Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:56 2025
****************************************


  Timing Path Group 'nvdla_core_clk'
  -----------------------------------
  Levels of Logic:            25.0000
  Critical Path Length:        4.1797
  Critical Path Slack:        -3.5530
  Critical Path Clk Period:    0.9000
  Total Negative Slack:   -23266.5254
  No. of Violating Paths:  14188.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        484
  Hierarchical Port Count:      37944
  Leaf Cell Count:              63600
  Buf/Inv Cell Count:            8743
  Buf Cell Count:                 537
  Inv Cell Count:                8206
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     49067
  Sequential Cell Count:        14533
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     126641.4814
  Noncombinational Area:  128008.0119
  Buf/Inv Area:            12016.6908
  Total Buffer Area:        1273.5156
  Total Inverter Area:     10743.1752
  Macro/Black Box Area:        0.0000
  Net Area:               112047.6395
  -----------------------------------
  Cell Area:              254649.4933
  Design Area:            366697.1328


  Design Rules
  -----------------------------------
  Total Number of Nets:         73456
  Nets With Violations:            42
  Max Trans Violations:            41
  Max Cap Violations:               1
  -----------------------------------


  Hostname: bender.engr.ucr.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0984
  Logic Optimization:               16.6794
  Mapping Optimization:            137.1129
  -----------------------------------------
  Overall Compile Time:            269.6083
  Overall Compile Wall Clock Time: 279.0537

  --------------------------------------------------------------------

  Design  WNS: 3.5530  TNS: 23266.5254  Number of Violating Paths: 14188


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -input_pins
        -nets
        -max_paths 50
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:56 2025
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1721 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1722 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[43] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n335 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1713 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1714 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[42] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n334 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1696 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1697 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[41] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n333 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5207 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6312 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8424 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0150 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3044 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6199 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8034 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8433 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9596 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0864 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4991 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/A2 (AO21X1_RVT)   0.0000   3.5781 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/Y (AO21X1_RVT)   0.1670   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/A1 (XNOR2X2_RVT)   0.0000   3.7451 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/Y (AND2X1_RVT)   0.1086   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.0196 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1602   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.1797 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.1797 f
  data arrival time                                                4.1797

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1797
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1721 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1722 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[43] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n335 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1713 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1714 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[42] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n334 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1696 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1697 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[41] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n333 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/A2 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U235/Y (OR2X2_RVT)   0.1682   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n115 (net)    15   0.0000    0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A2 (OA22X1_RVT)   0.0000   0.6091 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1570   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7660 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8701 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9988 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1689 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2902 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4615 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5598 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7606 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9348 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2462 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5402 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8511 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9149 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0893 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2244 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3659 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4990 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/A2 (AO21X1_RVT)   0.0000   3.5780 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/Y (AO21X1_RVT)   0.1670   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/A1 (XNOR2X2_RVT)   0.0000   3.7450 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/Y (XNOR2X2_RVT)   0.1659   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/A1 (AND2X1_RVT)   0.0000   3.9109 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/Y (AND2X1_RVT)   0.1086   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.0195 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1602   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.1796 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.1796 f
  data arrival time                                                4.1796

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1796
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5530


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U5/A1 (OAI21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U5/Y (OAI21X1_RVT)   0.2352   3.3144 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n86 (net)     3   0.0000   3.3144 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U854/A1 (AOI21X1_RVT)   0.0000   3.3144 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U854/Y (AOI21X1_RVT)   0.1987   3.5131 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1584 (net)     1   0.0000   3.5131 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U302/A3 (OA21X1_RVT)   0.0000   3.5131 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U302/Y (OA21X1_RVT)   0.1084   3.6215 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n18 (net)     1   0.0000   3.6215 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U301/A (INVX1_RVT)   0.0000   3.6215 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U301/Y (INVX1_RVT)   0.0480   3.6695 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n17 (net)     1   0.0000   3.6695 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U300/A1 (XNOR2X2_RVT)   0.0000   3.6695 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U300/Y (XNOR2X2_RVT)   0.1550   3.8245 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1589 (net)     1   0.0000   3.8245 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U735/A2 (MUX21X2_RVT)   0.0000   3.8245 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U735/Y (MUX21X2_RVT)   0.1711   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[24] (net)     2   0.0000   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[24] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[24] (net)   0.0000   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[24] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[24] (net)   0.0000   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U48/A2 (MUX21X1_RVT)   0.0000   3.9956 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U48/Y (MUX21X1_RVT)   0.1819   4.1775 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n109 (net)     1   0.0000   4.1775 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]/D (SDFFX1_RVT)   0.0000   4.1775 f
  data arrival time                                                4.1775

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2739     0.6261
  data required time                                               0.6261
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6261
  data arrival time                                               -4.1775
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5514


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/A2 (OA21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/Y (OA21X1_RVT)   0.1395   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1581 (net)     2   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/A2 (OA21X1_RVT)   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/Y (OA21X1_RVT)   0.1305   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n874 (net)     2   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/A3 (OA21X1_RVT)   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/Y (OA21X1_RVT)   0.1591   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n99 (net)     6   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/A (INVX2_RVT)   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/Y (INVX2_RVT)   0.0676   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n131 (net)     8   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U793/A1 (AO21X1_RVT)   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U793/Y (AO21X1_RVT)   0.1708   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1423 (net)     1   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U307/A1 (XNOR2X2_RVT)   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U307/Y (XNOR2X2_RVT)   0.1622   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1424 (net)     1   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U329/A1 (AND2X1_RVT)   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U329/Y (AND2X1_RVT)   0.1086   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (net)     2   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[43] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U5/A2 (MUX21X2_RVT)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U5/Y (MUX21X2_RVT)   0.1603   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n71 (net)     1   0.0000   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D (SDFFX1_RVT)   0.0000   4.1780 f
  data arrival time                                                4.1780

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1780
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5513


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/A2 (OA21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/Y (OA21X1_RVT)   0.1395   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1581 (net)     2   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/A2 (OA21X1_RVT)   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/Y (OA21X1_RVT)   0.1305   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n874 (net)     2   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/A3 (OA21X1_RVT)   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/Y (OA21X1_RVT)   0.1591   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n99 (net)     6   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/A (INVX2_RVT)   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/Y (INVX2_RVT)   0.0676   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n131 (net)     8   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U792/A1 (AO21X1_RVT)   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U792/Y (AO21X1_RVT)   0.1708   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1359 (net)     1   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U309/A1 (XNOR2X2_RVT)   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U309/Y (XNOR2X2_RVT)   0.1622   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1360 (net)     1   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U328/A1 (AND2X1_RVT)   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U328/Y (AND2X1_RVT)   0.1086   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (net)     2   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[40] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U27/A2 (MUX21X2_RVT)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U27/Y (MUX21X2_RVT)   0.1603   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n77 (net)     1   0.0000   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D (SDFFX1_RVT)   0.0000   4.1780 f
  data arrival time                                                4.1780

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1780
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5513


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/A2 (OA21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/Y (OA21X1_RVT)   0.1395   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1581 (net)     2   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/A2 (OA21X1_RVT)   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/Y (OA21X1_RVT)   0.1305   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n874 (net)     2   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/A3 (OA21X1_RVT)   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/Y (OA21X1_RVT)   0.1591   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n99 (net)     6   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/A (INVX2_RVT)   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/Y (INVX2_RVT)   0.0676   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n131 (net)     8   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1550/A1 (AO21X1_RVT)   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1550/Y (AO21X1_RVT)   0.1708   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1331 (net)     1   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U314/A1 (XNOR2X2_RVT)   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U314/Y (XNOR2X2_RVT)   0.1622   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1332 (net)     1   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U327/A1 (AND2X1_RVT)   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U327/Y (AND2X1_RVT)   0.1086   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U28/A2 (MUX21X2_RVT)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U28/Y (MUX21X2_RVT)   0.1603   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n79 (net)     1   0.0000   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.1780 f
  data arrival time                                                4.1780

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1780
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5513


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/A2 (OA21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/Y (OA21X1_RVT)   0.1395   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1581 (net)     2   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/A2 (OA21X1_RVT)   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/Y (OA21X1_RVT)   0.1305   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n874 (net)     2   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/A3 (OA21X1_RVT)   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/Y (OA21X1_RVT)   0.1591   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n99 (net)     6   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/A (INVX2_RVT)   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/Y (INVX2_RVT)   0.0676   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n131 (net)     8   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1551/A1 (AO21X1_RVT)   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1551/Y (AO21X1_RVT)   0.1708   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1294 (net)     1   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U320/A1 (XNOR2X2_RVT)   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U320/Y (XNOR2X2_RVT)   0.1622   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1295 (net)     1   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1086   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U30/A2 (MUX21X2_RVT)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U30/Y (MUX21X2_RVT)   0.1603   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n81 (net)     1   0.0000   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.1780 f
  data arrival time                                                4.1780

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1780
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5513


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/A2 (OA21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/Y (OA21X1_RVT)   0.1395   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1581 (net)     2   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/A2 (OA21X1_RVT)   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/Y (OA21X1_RVT)   0.1305   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n874 (net)     2   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/A3 (OA21X1_RVT)   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/Y (OA21X1_RVT)   0.1591   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n99 (net)     6   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/A (INVX2_RVT)   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/Y (INVX2_RVT)   0.0676   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n131 (net)     8   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1559/A1 (AO21X1_RVT)   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1559/Y (AO21X1_RVT)   0.1708   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1260 (net)     1   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U321/A1 (XNOR2X2_RVT)   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U321/Y (XNOR2X2_RVT)   0.1622   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1261 (net)     1   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U325/A1 (AND2X1_RVT)   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U325/Y (AND2X1_RVT)   0.1086   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U39/A2 (MUX21X2_RVT)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U39/Y (MUX21X2_RVT)   0.1603   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n83 (net)     1   0.0000   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.1780 f
  data arrival time                                                4.1780

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1780
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5513


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3204   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt[2] (net)     2   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/A2 (NAND2X0_RVT)   0.0000   0.3204 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U202/Y (NAND2X0_RVT)   0.1031   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n36 (net)     2   0.0000     0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/A2 (OR2X2_RVT)   0.0000   0.4235 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U69/Y (OR2X2_RVT)   0.1685   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n116 (net)    15   0.0000    0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/A2 (OA22X1_RVT)   0.0000   0.5920 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U249/Y (OA22X1_RVT)   0.1573   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/n76 (net)     1   0.0000     0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/A3 (NAND4X0_RVT)   0.0000   0.7493 r
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/U250/Y (NAND4X0_RVT)   0.1147   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (net)     1   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/out_data[6] (NV_NVDLA_SDP_RDMA_pack_128_1_16_3)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/bs_mul_in_pd[6] (net)           0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (NV_NVDLA_SDP_HLS_x1_int)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/chn_mul_op[6] (net)        0.0000     0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (NV_NVDLA_SDP_HLS_X_int_mul_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/chn_mul_op[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_in[6] (net)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/A1 (AND2X1_RVT)   0.0000   0.8640 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/U58/Y (AND2X1_RVT)   0.1287   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (net)     1   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_sync2data/data1_out[6] (NV_NVDLA_SDP_HLS_sync2data_16_33_1)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_sync[6] (net)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/A2 (MUX21X2_RVT)   0.0000   0.9927 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/U85/Y (MUX21X2_RVT)   0.1846   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_op_in[6] (net)     1   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/op_in[6] (net)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/A (INVX4_RVT)   0.0000   1.1773 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U48/Y (INVX4_RVT)   0.0707   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n174 (net)     1   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/A (INVX8_RVT)   0.0000   1.2480 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U72/Y (INVX8_RVT)   0.0550   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1282 (net)    16   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/A1 (XNOR2X2_RVT)   0.0000   1.3030 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U803/Y (XNOR2X2_RVT)   0.1647   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n434 (net)     2   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/A2 (OAI22X1_RVT)   0.0000   1.4677 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1034/Y (OAI22X1_RVT)   0.1969   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n439 (net)     1   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/CI (FADDX1_RVT)   0.0000   1.6646 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1081/S (FADDX1_RVT)   0.2697   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n436 (net)     1   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/CI (FADDX1_RVT)   0.0000   1.9343 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1080/S (FADDX1_RVT)   0.3153   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n514 (net)     1   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/B (FADDX1_RVT)   0.0000   2.2496 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1102/CO (FADDX1_RVT)   0.1968   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n495 (net)     2   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (XOR3X2_RVT)   0.0000   2.4464 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U303/Y (XOR3X2_RVT)   0.3214   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n852 (net)     2   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/A1 (NAND2X0_RVT)   0.0000   2.7678 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1239/Y (NAND2X0_RVT)   0.1287   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1545 (net)     3   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/A1 (OA21X1_RVT)   0.0000   2.8966 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U298/Y (OA21X1_RVT)   0.1827   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1554 (net)     4   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/A2 (OA21X1_RVT)   0.0000   3.0793 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U296/Y (OA21X1_RVT)   0.1395   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1581 (net)     2   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/A2 (OA21X1_RVT)   0.0000   3.2188 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U766/Y (OA21X1_RVT)   0.1305   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n874 (net)     2   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/A3 (OA21X1_RVT)   0.0000   3.3492 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U288/Y (OA21X1_RVT)   0.1591   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n99 (net)     6   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/A (INVX2_RVT)   0.0000   3.5084 r
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U317/Y (INVX2_RVT)   0.0676   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n131 (net)     8   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1615/A1 (AO21X1_RVT)   0.0000   3.5760 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U1615/Y (AO21X1_RVT)   0.1708   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1225 (net)     1   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U322/A1 (XNOR2X2_RVT)   0.0000   3.7469 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U322/Y (XNOR2X2_RVT)   0.1622   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/n1226 (net)     1   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U324/A1 (AND2X1_RVT)   0.0000   3.9091 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/U324/Y (AND2X1_RVT)   0.1086   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U42/A2 (MUX21X2_RVT)   0.0000   4.0177 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/U42/Y (MUX21X2_RVT)   0.1603   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/n85 (net)     1   0.0000   4.1780 f
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.1780 f
  data arrival time                                                4.1780

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1780
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5513


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1721 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1722 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[43] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n335 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1713 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1714 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[42] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n334 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1696 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1697 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[41] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n333 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2305   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/A3 (AO21X1_RVT)   0.0000   1.5180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1610/Y (AO21X1_RVT)   0.1105   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6285 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2112   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8397 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1726   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0123 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.2894   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3017 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/S (FADDX1_RVT)   0.3155   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1111 (net)     2   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CI (FADDX1_RVT)   0.0000   2.6172 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U761/CO (FADDX1_RVT)   0.1835   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1304 (net)     2   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/A (INVX1_RVT)   0.0000   2.8007 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U587/Y (INVX1_RVT)   0.0399   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n103 (net)     1   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A2 (AND2X1_RVT)   0.0000   2.8406 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1163   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/A1 (OR2X1_RVT)   0.0000   2.9569 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U781/Y (OR2X1_RVT)   0.1268   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/A1 (OR2X1_RVT)   0.0000   3.0836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U190/Y (OR2X1_RVT)   0.1217   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (OA21X1_RVT)   0.0000   3.2053 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1579   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3632 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/A2 (AO21X1_RVT)   0.0000   3.5754 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1602   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.1770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.1770 f
  data arrival time                                                4.1770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1162/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1721 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U628/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1722 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U712/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[43] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n335 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1166/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1713 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U632/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1714 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U718/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[42] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n334 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1167/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1696 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U634/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1697 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U719/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[41] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n333 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U547/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U612/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U710/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U529/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U708/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U5/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/Q (SDFFARX1_RVT)   0.3349   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[1] (net)     4   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/A1 (NAND2X0_RVT)   0.0000   0.3349 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U197/Y (NAND2X0_RVT)   0.1059   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n34 (net)     2   0.0000     0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/A1 (OR2X2_RVT)   0.0000   0.4408 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U181/Y (OR2X2_RVT)   0.1840   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n114 (net)    16   0.0000    0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/A4 (OA22X1_RVT)   0.0000   0.6249 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U272/Y (OA22X1_RVT)   0.1385   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n119 (net)     1   0.0000    0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A2 (NAND4X0_RVT)   0.0000   0.7633 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1041   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8674 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1287   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/A2 (MUX21X2_RVT)   0.0000   0.9961 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U68/Y (MUX21X2_RVT)   0.1701   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n62 (net)     1   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/A (NBUFFX8_RVT)   0.0000   1.1662 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U703/Y (NBUFFX8_RVT)   0.1213   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1780 (net)    10   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/A1 (XNOR2X2_RVT)   0.0000   1.2875 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U508/Y (XNOR2X2_RVT)   0.1713   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/A3 (AO21X1_RVT)   0.0000   1.4588 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U707/Y (AO21X1_RVT)   0.0983   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5571 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7579 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9321 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5375 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3109   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     3   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8484 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0638   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     1   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/A1 (OA21X1_RVT)   0.0000   2.9122 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U422/Y (OA21X1_RVT)   0.1744   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     3   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A2 (OA21X1_RVT)   0.0000   3.0866 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1351   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2217 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3631 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4963 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/A2 (AO21X1_RVT)   0.0000   3.5753 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/Y (AO21X1_RVT)   0.1670   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/A1 (XNOR2X2_RVT)   0.0000   3.7423 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U627/Y (XNOR2X2_RVT)   0.1659   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/A1 (AND2X1_RVT)   0.0000   3.9082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U711/Y (AND2X1_RVT)   0.1086   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.0168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1602   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.1769 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.1769 f
  data arrival time                                                4.1769

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1769
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/QN (SDFFARX1_RVT)   0.2790   0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n383 (net)     6   0.0000    0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U188/A (INVX1_RVT)   0.0000   0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U188/Y (INVX1_RVT)   0.0727   0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n527 (net)     4   0.0000    0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U173/A1 (OR2X2_RVT)   0.0000   0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U173/Y (OR2X2_RVT)   0.1517   0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n10 (net)     3   0.0000     0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U169/A2 (OR2X2_RVT)   0.0000   0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U169/Y (OR2X2_RVT)   0.1556   0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U172/A4 (OA22X1_RVT)   0.0000   0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U172/Y (OA22X1_RVT)   0.1469   0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n109 (net)     1   0.0000    0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U270/A1 (NAND4X0_RVT)   0.0000   0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U270/Y (NAND4X0_RVT)   0.0807   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[14] (net)     1   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[14] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[14] (net)          0.0000     0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[14] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[14] (net)       0.0000     0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[14] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[14] (net)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[14] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[14] (net)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U63/A1 (AND2X1_RVT)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U63/Y (AND2X1_RVT)   0.1047   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[14] (net)     1   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[14] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[14] (net)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U65/A3 (AO22X2_RVT)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U65/Y (AO22X2_RVT)   0.2624   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[14] (net)    17   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[14] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[14] (net)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1220/A1 (XNOR2X1_RVT)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1220/Y (XNOR2X1_RVT)   0.2875   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1205 (net)     2   0.0000   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U565/A3 (OAI22X1_RVT)   0.0000   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U565/Y (OAI22X1_RVT)   0.1776   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1225 (net)     3   0.0000   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U671/A (INVX1_RVT)   0.0000   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U671/Y (INVX1_RVT)   0.0537   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1228 (net)     1   0.0000   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1397/A2 (XOR3X2_RVT)   0.0000   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1397/Y (XOR3X2_RVT)   0.3247   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1257 (net)     1   0.0000   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1407/A (FADDX1_RVT)   0.0000   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1407/CO (FADDX1_RVT)   0.2184   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1273 (net)     1   0.0000   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1413/B (FADDX1_RVT)   0.0000   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1413/S (FADDX1_RVT)   0.3118   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1269 (net)     2   0.0000   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1412/CI (FADDX1_RVT)   0.0000   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1412/CO (FADDX1_RVT)   0.1784   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1293 (net)     2   0.0000   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U775/A1 (NOR2X0_RVT)   0.0000   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U775/Y (NOR2X0_RVT)   0.1644   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1557 (net)     3   0.0000   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U726/A2 (OR2X1_RVT)   0.0000   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U726/Y (OR2X1_RVT)   0.1050   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1297 (net)     2   0.0000   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A1 (OA21X1_RVT)   0.0000   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1459   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A2 (AO21X1_RVT)   0.0000   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (AO21X1_RVT)   0.1670   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/A1 (XNOR2X2_RVT)   0.0000   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U564/Y (XNOR2X2_RVT)   0.1659   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (AND2X1_RVT)   0.0000   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (AND2X1_RVT)   0.1086   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/A2 (MUX21X2_RVT)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/Y (MUX21X2_RVT)   0.1602   4.1766 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.1766 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.1766 f
  data arrival time                                                4.1766

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1766
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5499


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/QN (SDFFARX1_RVT)   0.2790   0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n383 (net)     6   0.0000    0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U188/A (INVX1_RVT)   0.0000   0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U188/Y (INVX1_RVT)   0.0727   0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n527 (net)     4   0.0000    0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U173/A1 (OR2X2_RVT)   0.0000   0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U173/Y (OR2X2_RVT)   0.1517   0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n10 (net)     3   0.0000     0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U169/A2 (OR2X2_RVT)   0.0000   0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U169/Y (OR2X2_RVT)   0.1556   0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U172/A4 (OA22X1_RVT)   0.0000   0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U172/Y (OA22X1_RVT)   0.1469   0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n109 (net)     1   0.0000    0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U270/A1 (NAND4X0_RVT)   0.0000   0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U270/Y (NAND4X0_RVT)   0.0807   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[14] (net)     1   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[14] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[14] (net)          0.0000     0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[14] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[14] (net)       0.0000     0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[14] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[14] (net)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[14] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[14] (net)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U63/A1 (AND2X1_RVT)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U63/Y (AND2X1_RVT)   0.1047   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[14] (net)     1   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[14] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[14] (net)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U65/A3 (AO22X2_RVT)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U65/Y (AO22X2_RVT)   0.2624   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[14] (net)    17   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[14] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[14] (net)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1220/A1 (XNOR2X1_RVT)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1220/Y (XNOR2X1_RVT)   0.2875   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1205 (net)     2   0.0000   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U565/A3 (OAI22X1_RVT)   0.0000   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U565/Y (OAI22X1_RVT)   0.1776   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1225 (net)     3   0.0000   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U671/A (INVX1_RVT)   0.0000   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U671/Y (INVX1_RVT)   0.0537   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1228 (net)     1   0.0000   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1397/A2 (XOR3X2_RVT)   0.0000   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1397/Y (XOR3X2_RVT)   0.3247   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1257 (net)     1   0.0000   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1407/A (FADDX1_RVT)   0.0000   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1407/CO (FADDX1_RVT)   0.2184   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1273 (net)     1   0.0000   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1413/B (FADDX1_RVT)   0.0000   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1413/S (FADDX1_RVT)   0.3118   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1269 (net)     2   0.0000   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1412/CI (FADDX1_RVT)   0.0000   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1412/CO (FADDX1_RVT)   0.1784   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1293 (net)     2   0.0000   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U775/A1 (NOR2X0_RVT)   0.0000   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U775/Y (NOR2X0_RVT)   0.1644   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1557 (net)     3   0.0000   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U726/A2 (OR2X1_RVT)   0.0000   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U726/Y (OR2X1_RVT)   0.1050   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1297 (net)     2   0.0000   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A1 (OA21X1_RVT)   0.0000   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1459   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/A2 (AO21X1_RVT)   0.0000   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/Y (AO21X1_RVT)   0.1670   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/A1 (XNOR2X2_RVT)   0.0000   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U572/Y (XNOR2X2_RVT)   0.1659   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/A1 (AND2X1_RVT)   0.0000   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U743/Y (AND2X1_RVT)   0.1086   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1602   4.1766 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.1766 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.1766 f
  data arrival time                                                4.1766

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1766
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5499


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/QN (SDFFARX1_RVT)   0.2790   0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n383 (net)     6   0.0000    0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U188/A (INVX1_RVT)   0.0000   0.2790 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U188/Y (INVX1_RVT)   0.0727   0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n527 (net)     4   0.0000    0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U173/A1 (OR2X2_RVT)   0.0000   0.3517 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U173/Y (OR2X2_RVT)   0.1517   0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n10 (net)     3   0.0000     0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U169/A2 (OR2X2_RVT)   0.0000   0.5034 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U169/Y (OR2X2_RVT)   0.1556   0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U172/A4 (OA22X1_RVT)   0.0000   0.6591 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U172/Y (OA22X1_RVT)   0.1469   0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n109 (net)     1   0.0000    0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U270/A1 (NAND4X0_RVT)   0.0000   0.8060 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U270/Y (NAND4X0_RVT)   0.0807   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[14] (net)     1   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[14] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[14] (net)          0.0000     0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[14] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[14] (net)       0.0000     0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[14] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[14] (net)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[14] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[14] (net)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U63/A1 (AND2X1_RVT)   0.0000   0.8866 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U63/Y (AND2X1_RVT)   0.1047   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[14] (net)     1   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[14] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[14] (net)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U65/A3 (AO22X2_RVT)   0.0000   0.9913 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U65/Y (AO22X2_RVT)   0.2624   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[14] (net)    17   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[14] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[14] (net)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1220/A1 (XNOR2X1_RVT)   0.0000   1.2537 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1220/Y (XNOR2X1_RVT)   0.2875   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1205 (net)     2   0.0000   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U565/A3 (OAI22X1_RVT)   0.0000   1.5412 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U565/Y (OAI22X1_RVT)   0.1776   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1225 (net)     3   0.0000   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U671/A (INVX1_RVT)   0.0000   1.7188 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U671/Y (INVX1_RVT)   0.0537   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1228 (net)     1   0.0000   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1397/A2 (XOR3X2_RVT)   0.0000   1.7726 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1397/Y (XOR3X2_RVT)   0.3247   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1257 (net)     1   0.0000   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1407/A (FADDX1_RVT)   0.0000   2.0973 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1407/CO (FADDX1_RVT)   0.2184   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1273 (net)     1   0.0000   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1413/B (FADDX1_RVT)   0.0000   2.3157 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1413/S (FADDX1_RVT)   0.3118   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1269 (net)     2   0.0000   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1412/CI (FADDX1_RVT)   0.0000   2.6276 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1412/CO (FADDX1_RVT)   0.1784   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1293 (net)     2   0.0000   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U775/A1 (NOR2X0_RVT)   0.0000   2.8060 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U775/Y (NOR2X0_RVT)   0.1644   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1557 (net)     3   0.0000   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U726/A2 (OR2X1_RVT)   0.0000   2.9704 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U726/Y (OR2X1_RVT)   0.1050   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1297 (net)     2   0.0000   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/A1 (OA21X1_RVT)   0.0000   3.0754 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U409/Y (OA21X1_RVT)   0.1459   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1807 (net)     1   0.0000   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A2 (OA21X1_RVT)   0.0000   3.2213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (OA21X1_RVT)   0.1415   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     3   0.0000   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/A3 (OA21X1_RVT)   0.0000   3.3628 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U487/Y (OA21X1_RVT)   0.1332   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)     1   0.0000   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A (INVX2_RVT)   0.0000   3.4960 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (INVX2_RVT)   0.0790   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)    13   0.0000   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/A2 (AO21X1_RVT)   0.0000   3.5750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/Y (AO21X1_RVT)   0.1670   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/A1 (XNOR2X2_RVT)   0.0000   3.7420 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U609/Y (XNOR2X2_RVT)   0.1659   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/A1 (AND2X1_RVT)   0.0000   3.9078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U744/Y (AND2X1_RVT)   0.1086   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.0164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1602   4.1766 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.1766 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.1766 f
  data arrival time                                                4.1766

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.1766
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.5499


1
 
****************************************
Report : constraint
        -all_violators
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:57 2025
****************************************


   max_delay/setup ('nvdla_core_clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D   0.6267   4.1797 f  -3.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   4.1775 f  -3.5514 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D   0.6267   4.1780 f  -3.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D   0.6267   4.1780 f  -3.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D   0.6267   4.1780 f  -3.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D   0.6267   4.1780 f  -3.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D   0.6267   4.1780 f  -3.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D   0.6267   4.1780 f  -3.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6378   4.1861 f  -3.5482 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6378   4.1859 f  -3.5482 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/D   0.6383   4.1861 f  -3.5478 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D   0.6382   4.1859 f  -3.5477 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6378   4.1823 f  -3.5446 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[36]/D   0.6267   4.1709 f  -3.5442 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D   0.6382   4.1823 f  -3.5441 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D   0.6267   4.1705 f  -3.5438 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6378   4.1805 f  -3.5427 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[30]/D   0.6383   4.1805 f  -3.5423 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6378   4.1794 f  -3.5416 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/D   0.6382   4.1794 f  -3.5412 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6378   4.1780 f  -3.5402 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6383   4.1785 f  -3.5402 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D   0.6382   4.1780 f  -3.5398 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[35]/D   0.6321   4.1714 f  -3.5393 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[45]/D   0.6267   4.1655 f  -3.5388 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6378   4.1728 f  -3.5350 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[32]/D   0.6383   4.1728 f  -3.5345 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6378   4.1691 f  -3.5313 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6383   4.1666 f  -3.5283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[32]/D   0.6382   4.1662 f  -3.5280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6378   4.1654 f  -3.5276 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6378   4.1653 f  -3.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[31]/D   0.6382   4.1654 f  -3.5272 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[30]/D   0.6382   4.1653 f  -3.5270 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6383   4.1649 f  -3.5266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6383   4.1649 f  -3.5266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6383   4.1649 f  -3.5266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6383   4.1649 f  -3.5266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6383   4.1649 f  -3.5266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6383   4.1649 f  -3.5266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[45]/D   0.6318   4.1582 f  -3.5265 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[26]/D   0.6267   4.1526 f  -3.5259 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6378   4.1626 f  -3.5248 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D   0.6318   4.1565 f  -3.5247 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[33]/D   0.6261   4.1506 f  -3.5245 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   4.1506 f  -3.5245 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[35]/D   0.6267   4.1510 f  -3.5243 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6378   4.1617 f  -3.5238 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[31]/D   0.6383   4.1617 f  -3.5234 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D   0.6267   4.1499 f  -3.5233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6378   4.1609 f  -3.5230 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[26]/D   0.6267   4.1494 f  -3.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6383   4.1578 f  -3.5195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6383   4.1574 f  -3.5191 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6378   4.1561 f  -3.5183 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   4.1441 f  -3.5180 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   4.1434 f  -3.5173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   4.1406 f  -3.5145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6383   4.1524 f  -3.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6383   4.1468 f  -3.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6383   4.1468 f  -3.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   4.1290 f  -3.5029 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6378   4.1403 f  -3.5025 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[27]/D   0.6267   4.1271 f  -3.5004 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6383   4.1378 f  -3.4995 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6383   4.1369 f  -3.4986 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6378   4.1361 f  -3.4984 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6383   4.1339 f  -3.4956 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[32]/D   0.5074   4.0025 r  -3.4951 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6383   4.1331 f  -3.4948 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   4.1179 f  -3.4918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   4.1179 f  -3.4918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6378   4.1226 f  -3.4849 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6378   4.1225 f  -3.4847 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6378   4.1225 f  -3.4847 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6383   4.1199 f  -3.4816 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6383   4.1199 f  -3.4816 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6378   4.1191 f  -3.4813 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   4.1044 f  -3.4783 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   4.1036 f  -3.4775 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6378   4.1138 f  -3.4760 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6378   4.1076 f  -3.4697 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6383   4.1079 f  -3.4696 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6383   4.1057 f  -3.4674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   4.0908 f  -3.4647 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   4.0908 f  -3.4647 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6383   4.1013 f  -3.4630 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[33]/D   0.6311   4.0917 f  -3.4606 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6383   4.0963 f  -3.4579 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[36]/D   0.6320   4.0895 f  -3.4575 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6378   4.0952 f  -3.4574 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   4.0767 f  -3.4506 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   4.0763 f  -3.4502 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   4.0609 f  -3.4348 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   4.0505 f  -3.4244 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[41]/D   0.6261   4.0434 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[44]/D   0.6261   4.0434 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[46]/D   0.6261   4.0434 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[40]/D   0.6261   4.0434 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[42]/D   0.6261   4.0434 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[43]/D   0.6261   4.0433 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[45]/D   0.6261   4.0433 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[47]/D   0.6261   4.0433 f  -3.4173 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   4.0398 f  -3.4137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[41]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[44]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[46]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[40]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[42]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[47]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[43]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[45]/D   0.6358   4.0449 f  -3.4091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6383   4.0462 f  -3.4079 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6383   4.0462 f  -3.4079 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6383   4.0352 f  -3.3968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6383   4.0349 f  -3.3966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   4.0164 f  -3.3903 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6378   4.0224 f  -3.3846 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   4.0107 f  -3.3846 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   4.0107 f  -3.3846 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   4.0058 f  -3.3797 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   4.0054 f  -3.3793 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6378   4.0118 f  -3.3740 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1471   3.5193 f  -3.3722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1471   3.5193 f  -3.3722 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6423   4.0075 f  -3.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6383   4.0027 f  -3.3644 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6383   4.0027 f  -3.3644 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6383   3.9997 f  -3.3614 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   3.9734 f  -3.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   3.9734 f  -3.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6383   3.9759 f  -3.3376 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6423   3.9797 f  -3.3374 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   3.9464 f  -3.3203 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6423   3.9543 f  -3.3120 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6358   3.9074 f  -3.2716 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6411   3.8934 f  -3.2524 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   3.8775 f  -3.2514 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6412   3.8924 f  -3.2512 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6423   3.8871 f  -3.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[33]/D   0.6261   3.8689 f  -3.2429 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6411   3.8827 f  -3.2416 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6358   3.8719 f  -3.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[33]/D   0.6358   3.8705 f  -3.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   3.8518 f  -3.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   3.8496 f  -3.2236 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6412   3.8620 f  -3.2208 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6412   3.8620 f  -3.2208 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[25]/D   0.6261   3.8460 f  -3.2200 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6412   3.8565 f  -3.2153 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[25]/D   0.6358   3.8476 f  -3.2118 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[39]/D   0.6261   3.8374 f  -3.2113 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6411   3.8522 f  -3.2112 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6411   3.8522 f  -3.2112 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6411   3.8522 f  -3.2112 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6411   3.8522 f  -3.2112 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6411   3.8522 f  -3.2112 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6358   3.8370 f  -3.2012 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   3.8242 f  -3.1982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[39]/D   0.6358   3.8319 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[48]/D   0.6679   3.8588 r  -3.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   3.8162 f  -3.1901 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6411   3.8289 f  -3.1878 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6411   3.8289 f  -3.1878 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6411   3.8289 f  -3.1878 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6411   3.8289 f  -3.1878 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6411   3.8289 f  -3.1878 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6412   3.8279 f  -3.1867 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1288   3.3135 f  -3.1847 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6412   3.8229 f  -3.1817 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6815   3.8578 r  -3.1763 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[35]/D   0.6261   3.7998 f  -3.1737 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[36]/D   0.6261   3.7996 f  -3.1735 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[37]/D   0.6261   3.7996 f  -3.1735 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[34]/D   0.6261   3.7996 f  -3.1735 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[32]/D   0.6261   3.7994 f  -3.1733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6412   3.8144 f  -3.1732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[38]/D   0.6261   3.7990 f  -3.1729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6411   3.8132 f  -3.1721 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6411   3.8132 f  -3.1721 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[30]/D   0.6260   3.7973 f  -3.1713 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6423   3.8098 f  -3.1676 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[35]/D   0.6358   3.8002 f  -3.1644 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[36]/D   0.6358   3.8001 f  -3.1642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[37]/D   0.6358   3.8001 f  -3.1642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[34]/D   0.6358   3.8000 f  -3.1642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[32]/D   0.6358   3.7999 f  -3.1640 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[29]/D   0.6260   3.7866 f  -3.1606 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[31]/D   0.6260   3.7866 f  -3.1606 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6410   3.7975 f  -3.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[38]/D   0.6358   3.7922 f  -3.1564 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6410   3.7971 f  -3.1560 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   3.7813 f  -3.1553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[48]/D   0.6261   3.7784 f  -3.1523 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[27]/D   0.6261   3.7745 f  -3.1484 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[29]/D   0.6261   3.7745 f  -3.1484 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[31]/D   0.6261   3.7745 f  -3.1484 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[24]/D   0.6261   3.7745 f  -3.1484 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[28]/D   0.6261   3.7745 f  -3.1483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[26]/D   0.6261   3.7745 f  -3.1483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[30]/D   0.6261   3.7745 f  -3.1483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6410   3.7826 f  -3.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[8]/D   0.6380   3.7774 f  -3.1394 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[27]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[29]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[31]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[24]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[28]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[26]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[30]/D   0.6358   3.7749 f  -3.1391 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[2]/D   0.6247   3.7608 f  -3.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[2]/D   0.6247   3.7608 f  -3.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6358   3.7717 f  -3.1359 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6358   3.7717 f  -3.1359 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1308   3.2655 f  -3.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   3.7571 f  -3.1310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[20]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[21]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[22]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[23]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[24]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[25]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[26]/D   0.6260   3.7562 f  -3.1302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6412   3.7690 f  -3.1279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[28]/D   0.6260   3.7507 f  -3.1247 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6815   3.8048 r  -3.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[9]/D   0.6380   3.7592 f  -3.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6815   3.8025 r  -3.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6815   3.8024 r  -3.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6815   3.8024 r  -3.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6815   3.8024 r  -3.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6358   3.7560 f  -3.1202 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6410   3.7562 f  -3.1152 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6423   3.7554 f  -3.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6412   3.7482 f  -3.1071 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[14]/D   0.6260   3.7328 f  -3.1068 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[15]/D   0.6260   3.7328 f  -3.1068 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[16]/D   0.6260   3.7328 f  -3.1068 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[17]/D   0.6260   3.7328 f  -3.1068 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[19]/D   0.6260   3.7328 f  -3.1068 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[12]/D   0.6260   3.7307 f  -3.1047 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[13]/D   0.6260   3.7307 f  -3.1047 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6815   3.7846 r  -3.1031 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6410   3.7381 f  -3.0971 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6410   3.7381 f  -3.0971 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6412   3.7381 f  -3.0969 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[18]/D   0.6260   3.7221 f  -3.0961 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[5]/D   0.6476   3.7390 r  -3.0914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[5]/D   0.6476   3.7390 r  -3.0914 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[6]/D   0.6260   3.7171 f  -3.0911 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[8]/D   0.6260   3.7171 f  -3.0911 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[10]/D   0.6260   3.7171 f  -3.0911 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[4]/D   0.6260   3.7150 f  -3.0890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[1]/D   0.6476   3.7330 r  -3.0854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[1]/D   0.6476   3.7330 r  -3.0854 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[28]/D   0.6260   3.7086 f  -3.0826 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6410   3.7204 f  -3.0794 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[29]/D   0.6260   3.7014 f  -3.0754 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[30]/D   0.6260   3.7010 f  -3.0750 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6410   3.7158 f  -3.0748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[6]/D   0.6276   3.7014 f  -3.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[6]/D   0.6276   3.7014 f  -3.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6423   3.7122 f  -3.0699 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6423   3.7114 f  -3.0692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[31]/D   0.6260   3.6865 f  -3.0605 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[7]/D   0.6380   3.6975 f  -3.0595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[8]/D   0.6261   3.6803 f  -3.0542 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   3.6798 f  -3.0537 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6815   3.7320 r  -3.0506 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[27]/D   0.6260   3.6703 f  -3.0444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6410   3.6807 f  -3.0396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6410   3.6807 f  -3.0396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6410   3.6807 f  -3.0396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6410   3.6807 f  -3.0396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6410   3.6807 f  -3.0396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[9]/D   0.6261   3.6649 f  -3.0388 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[20]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[21]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[22]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[23]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[24]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[25]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[26]/D   0.6260   3.6633 f  -3.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[13]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[14]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[15]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[16]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[17]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[18]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[19]/D   0.6260   3.6601 f  -3.0341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1288   3.1618 f  -3.0330 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6423   3.6740 f  -3.0318 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6423   3.6702 f  -3.0279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6358   3.6633 f  -3.0274 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[20]/D   0.6261   3.6530 f  -3.0270 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[22]/D   0.6261   3.6530 f  -3.0269 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[23]/D   0.6261   3.6490 f  -3.0230 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6423   3.6642 f  -3.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_p_reg/D   0.6125   3.6324 f  -3.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg/D   0.6125   3.6324 f  -3.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[20]/D   0.6679   3.6874 r  -3.0195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[22]/D   0.6679   3.6874 r  -3.0194 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[1]/D   0.6260   3.6425 f  -3.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[2]/D   0.6260   3.6424 f  -3.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[3]/D   0.6260   3.6424 f  -3.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[5]/D   0.6260   3.6424 f  -3.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[7]/D   0.6260   3.6424 f  -3.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[9]/D   0.6260   3.6424 f  -3.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[11]/D   0.6260   3.6424 f  -3.0164 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[8]/D   0.6260   3.6420 f  -3.0160 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[10]/D   0.6260   3.6420 f  -3.0160 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   3.6389 f  -3.0128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/r_nv_ram_rwsp_160x16/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1329   3.1439 f  -3.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ram/r_nv_ram_rwsp_160x16/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1329   3.1439 f  -3.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[23]/D   0.6679   3.6772 r  -3.0093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[12]/D   0.6260   3.6323 f  -3.0063 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[6]/D   0.6260   3.6244 f  -2.9984 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[4]/D   0.6260   3.6223 f  -2.9963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[27]/D   0.6260   3.6197 f  -2.9937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6358   3.6235 f  -2.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[13]/D   0.6380   3.6217 f  -2.9836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[11]/D   0.6380   3.6179 f  -2.9799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[7]/D   0.6247   3.6003 f  -2.9756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[4]/D   0.6247   3.6003 f  -2.9756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[7]/D   0.6247   3.6003 f  -2.9756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[4]/D   0.6247   3.6003 f  -2.9756 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6265   3.6009 f  -2.9744 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[12]/D   0.6380   3.6123 f  -2.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[52]/D   0.6265   3.6006 f  -2.9741 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[53]/D   0.6265   3.6006 f  -2.9741 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[7]/D   0.6261   3.5983 f  -2.9722 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   3.5957 f  -2.9696 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[13]/D   0.6261   3.5948 f  -2.9687 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[16]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[1]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[3]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[15]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[14]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[0]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[2]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[4]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[10]/D   0.6380   3.6044 f  -2.9664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[12]/D   0.6261   3.5855 f  -2.9594 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[1]/D   0.6260   3.5846 f  -2.9586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[2]/D   0.6260   3.5846 f  -2.9586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[3]/D   0.6260   3.5846 f  -2.9586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[5]/D   0.6260   3.5846 f  -2.9586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[9]/D   0.6260   3.5846 f  -2.9586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[11]/D   0.6260   3.5846 f  -2.9586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[18]/D   0.6261   3.5828 f  -2.9567 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[16]/D   0.6261   3.5828 f  -2.9567 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[17]/D   0.6261   3.5828 f  -2.9567 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[7]/D   0.6260   3.5825 f  -2.9565 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[19]/D   0.6261   3.5819 f  -2.9559 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   3.5813 f  -2.9553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[21]/D   0.6261   3.5760 f  -2.9499 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[18]/D   0.6681   3.6170 r  -2.9489 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[17]/D   0.6681   3.6170 r  -2.9489 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[16]/D   0.6681   3.6170 r  -2.9489 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[21]/D   0.6679   3.6102 r  -2.9422 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[19]/D   0.6358   3.5764 f  -2.9406 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6265   3.5621 f  -2.9355 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[53]/D   0.6265   3.5618 f  -2.9352 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[52]/D   0.6265   3.5618 f  -2.9352 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   3.5575 f  -2.9315 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   3.5620 f  -2.9237 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   3.5477 f  -2.9217 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   3.5574 f  -2.9190 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   3.5402 f  -2.9141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   3.5395 f  -2.9134 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[53]/D   0.6261   3.5393 f  -2.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[52]/D   0.6261   3.5393 f  -2.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[3]/D   0.6221   3.5269 f  -2.9048 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[3]/D   0.6221   3.5269 f  -2.9048 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6423   3.5467 f  -2.9044 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[41]/D   0.6260   3.5185 f  -2.8925 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[11]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[40]/D   0.6260   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[0]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[1]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[2]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[3]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[4]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[5]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[6]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[7]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[8]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[9]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[10]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[11]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[12]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[13]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[14]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[15]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[16]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[17]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[18]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[19]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[20]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[21]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[22]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[23]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[24]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[25]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[26]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[27]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[28]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[29]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[30]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[31]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[32]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[33]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[34]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[35]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[36]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[37]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[38]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[39]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[43]/D   0.6261   3.5185 f  -2.8924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[6]/D   0.6380   3.5278 f  -2.8898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[16]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[1]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[3]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[15]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[14]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[0]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[2]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[4]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[10]/D   0.6261   3.5052 f  -2.8791 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[41]/D   0.6251   3.5034 f  -2.8782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[40]/D   0.6252   3.5034 f  -2.8782 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6269   3.5051 f  -2.8782 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6269   3.5047 f  -2.8777 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6269   3.5046 f  -2.8777 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[8]/D   0.6260   3.5034 f  -2.8774 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[0]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[28]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[1]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[2]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[3]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[4]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[5]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[6]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[7]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[9]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[10]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[11]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[12]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[13]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[14]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[15]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[16]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[17]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[18]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[19]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[20]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[21]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[22]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[23]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[24]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[25]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[26]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[27]/D   0.6260   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[29]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[30]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[31]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[32]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[33]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[34]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[35]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[36]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[37]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[38]/D   0.6261   3.5034 f  -2.8773 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6269   3.5022 f  -2.8753 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   3.5007 f  -2.8745 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[53]/D   0.6261   3.5005 f  -2.8744 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[52]/D   0.6261   3.5005 f  -2.8744 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[6]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[12]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[0]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[1]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[2]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[3]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[4]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[5]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[7]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[8]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[9]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[10]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[11]/D   0.6259   3.5002 f  -2.8743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[6]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[12]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[0]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[1]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[2]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[3]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[4]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[5]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[7]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[8]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[9]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[10]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[11]/D   0.6259   3.5001 f  -2.8742 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[5]/D   0.6380   3.5040 f  -2.8660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[0]/D   0.6260   3.4912 f  -2.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6270   3.4895 f  -2.8625 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[0]/D   0.6260   3.4866 f  -2.8606 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[8]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[0]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[1]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[2]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[3]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[4]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[5]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[6]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[7]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[9]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[10]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[11]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[13]/D   0.6260   3.4855 f  -2.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[37]/D   0.6261   3.4855 f  -2.8594 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6358   3.4932 f  -2.8574 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[1]/D   0.6215   3.4750 f  -2.8534 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[41]/D   0.6251   3.4782 f  -2.8531 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[40]/D   0.6252   3.4782 f  -2.8530 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[28]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[12]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[14]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[15]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[16]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[17]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[18]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[19]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[20]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[21]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[22]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[23]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[24]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[25]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[26]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[27]/D   0.6260   3.4782 f  -2.8522 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[29]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[30]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[31]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[32]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[33]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[34]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[35]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[36]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[38]/D   0.6261   3.4782 f  -2.8521 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6423   3.4807 f  -2.8385 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9781 f  -2.8298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9749 f  -2.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[2]/D   0.6133   3.4399 f  -2.8265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[6]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[12]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[0]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[1]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[2]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[3]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[4]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[5]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[7]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[8]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[9]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[10]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[11]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[6]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[1]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[2]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[3]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[4]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[5]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[7]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[8]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[9]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11]/D   0.6259   3.4516 f  -2.8257 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[33]/D   0.6261   3.4498 f  -2.8238 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[32]/D   0.6261   3.4495 f  -2.8234 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[37]/D   0.6261   3.4494 f  -2.8234 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[36]/D   0.6261   3.4494 f  -2.8234 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6423   3.4637 f  -2.8214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6270   3.4424 f  -2.8154 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6270   3.4420 f  -2.8151 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6265   3.4415 f  -2.8149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6265   3.4415 f  -2.8149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6265   3.4415 f  -2.8149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6265   3.4414 f  -2.8149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6270   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6270   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6270   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6270   3.4415 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6270   3.4415 f  -2.8145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6270   3.4415 f  -2.8145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6270   3.4415 f  -2.8145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6270   3.4415 f  -2.8145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6270   3.4415 f  -2.8145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   3.4375 f  -2.8114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9594 f  -2.8112 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9585 f  -2.8102 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[6]/D   0.6261   3.4307 f  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[37]/D   0.6261   3.4306 f  -2.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[1]/D   0.6215   3.4179 f  -2.7964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   3.4166 f  -2.7905 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[41]/D   0.6260   3.4150 f  -2.7890 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[40]/D   0.6260   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[12]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[13]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[14]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[15]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[16]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[17]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[18]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[19]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[20]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[21]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[22]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[23]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[24]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[25]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[26]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[27]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[28]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[29]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[30]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[31]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[32]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[33]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[34]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[35]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[36]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[37]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[38]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[39]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[43]/D   0.6261   3.4150 f  -2.7889 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[5]/D   0.6261   3.4069 f  -2.7808 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6269   3.4035 f  -2.7766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[15]/D   0.6260   3.4025 f  -2.7765 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6265   3.4026 f  -2.7761 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6265   3.4026 f  -2.7761 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6265   3.4026 f  -2.7761 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6265   3.4026 f  -2.7760 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6269   3.4028 f  -2.7759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6269   3.4027 f  -2.7758 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6269   3.4026 f  -2.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6269   3.4026 f  -2.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6269   3.4026 f  -2.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6269   3.4026 f  -2.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6269   3.4026 f  -2.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[0]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[1]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[2]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[3]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[4]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[5]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[6]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[7]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[8]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[9]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[10]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[11]/D   0.6261   3.4010 f  -2.7749 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[57]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[61]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[51]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[59]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[50]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[55]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[60]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[54]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[58]/D   0.6265   3.3989 f  -2.7724 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[56]/D   0.6270   3.3989 f  -2.7719 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6265   3.3981 f  -2.7716 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[15]/D   0.6358   3.4056 f  -2.7698 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[2]/D   0.6133   3.3828 f  -2.7695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[35]/D   0.6261   3.3871 f  -2.7610 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[33]/D   0.6261   3.3868 f  -2.7607 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[42]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[32]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[38]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[36]/D   0.6261   3.3863 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[41]/D   0.6261   3.3863 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   3.3863 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[47]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[39]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[43]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[40]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[45]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[44]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[46]/D   0.6261   3.3863 f  -2.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[6]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[12]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[0]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[1]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[2]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[3]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[4]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[5]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[7]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[8]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[9]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[10]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[11]/D   0.6259   3.3859 f  -2.7600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[6]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[12]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[0]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[1]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[2]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[3]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[4]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[5]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[7]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[8]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[9]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[10]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[11]/D   0.6259   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[14]/D   0.6261   3.3859 f  -2.7599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[14]/D   0.6261   3.3859 f  -2.7598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[0]/D   0.6177   3.3772 f  -2.7595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[0]/D   0.6177   3.3772 f  -2.7595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[2]/D   0.6528   3.4119 r  -2.7591 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[2]/D   0.6528   3.4119 r  -2.7591 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1428   2.8978 f  -2.7550 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[62]/D   0.6265   3.3794 f  -2.7529 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[0]/D   0.6286   3.3753 f  -2.7467 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[1]/D   0.6286   3.3753 f  -2.7467 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[0]/D   0.6286   3.3753 f  -2.7467 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[1]/D   0.6286   3.3753 f  -2.7467 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6265   3.3701 f  -2.7435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[1]/D   0.6215   3.3492 f  -2.7277 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[57]/D   0.6265   3.3529 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[61]/D   0.6265   3.3529 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[51]/D   0.6265   3.3529 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[59]/D   0.6265   3.3529 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[50]/D   0.6265   3.3529 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[55]/D   0.6265   3.3528 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[60]/D   0.6265   3.3528 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[54]/D   0.6265   3.3528 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[58]/D   0.6265   3.3528 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[56]/D   0.6265   3.3528 f  -2.7263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6423   3.3684 f  -2.7261 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6423   3.3676 f  -2.7253 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[62]/D   0.6265   3.3513 f  -2.7248 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   3.3507 f  -2.7246 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[35]/D   0.6261   3.3482 f  -2.7222 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[42]/D   0.6261   3.3476 f  -2.7216 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[38]/D   0.6261   3.3475 f  -2.7215 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[41]/D   0.6261   3.3475 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   3.3475 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[47]/D   0.6261   3.3475 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[39]/D   0.6261   3.3474 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[43]/D   0.6261   3.3474 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[40]/D   0.6261   3.3474 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[45]/D   0.6261   3.3474 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[44]/D   0.6261   3.3474 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[46]/D   0.6261   3.3474 f  -2.7214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   3.3472 f  -2.7211 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[39]/D   0.6260   3.3455 f  -2.7195 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[39]/D   0.6260   3.3455 f  -2.7195 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[43]/D   0.6261   3.3455 f  -2.7195 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[43]/D   0.6261   3.3455 f  -2.7195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[57]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[61]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[51]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[59]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[50]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[55]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[60]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[54]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[58]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[56]/D   0.6261   3.3432 f  -2.7171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[48]/D   0.6261   3.3391 f  -2.7130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[6]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[12]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[6]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[12]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[0]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[1]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[2]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[3]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[4]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[5]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[7]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[8]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[9]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[10]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[11]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[0]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[1]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[2]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[3]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[4]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[5]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[7]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[8]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[9]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[10]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[11]/D   0.6259   3.3354 f  -2.7095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[14]/D   0.6261   3.3354 f  -2.7093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[14]/D   0.6261   3.3354 f  -2.7093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[2]/D   0.6133   3.3141 f  -2.7008 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[14]/D   0.6260   3.3259 f  -2.6999 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[12]/D   0.6260   3.3259 f  -2.6999 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[13]/D   0.6260   3.3259 f  -2.6999 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[62]/D   0.6261   3.3204 f  -2.6943 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[1]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[2]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[3]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[18]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[19]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[20]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[21]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[22]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[23]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[24]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[25]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[26]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[27]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[28]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[29]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[30]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[31]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[32]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[33]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[34]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[35]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[36]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[37]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[38]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[39]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[40]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[41]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[42]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[43]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[44]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[45]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[46]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[47]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[48]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[49]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[50]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[51]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[52]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[53]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[54]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[55]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[56]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[57]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[58]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[59]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[60]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[61]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[62]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[63]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[64]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[65]/D   0.6681   3.3620 r  -2.6939 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[14]/D   0.6358   3.3291 f  -2.6932 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[12]/D   0.6358   3.3291 f  -2.6932 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[13]/D   0.6358   3.3290 f  -2.6932 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[48]/D   0.6261   3.3111 f  -2.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1]/D   0.6177   3.3022 f  -2.6844 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[57]/D   0.6261   3.2972 f  -2.6711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[61]/D   0.6261   3.2971 f  -2.6711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[51]/D   0.6261   3.2971 f  -2.6711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[59]/D   0.6261   3.2971 f  -2.6711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[50]/D   0.6261   3.2971 f  -2.6711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[55]/D   0.6261   3.2971 f  -2.6710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[60]/D   0.6261   3.2971 f  -2.6710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[54]/D   0.6261   3.2971 f  -2.6710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[58]/D   0.6261   3.2971 f  -2.6710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[56]/D   0.6261   3.2971 f  -2.6710 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0]/D   0.6173   3.2881 f  -2.6708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[0]/D   0.6173   3.2881 f  -2.6708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[62]/D   0.6261   3.2923 f  -2.6662 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[4]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[5]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[6]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[7]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[8]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[9]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[10]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[11]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[12]/D   0.6681   3.3182 r  -2.6501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[13]/D   0.6681   3.3113 r  -2.6432 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[14]/D   0.6681   3.3113 r  -2.6432 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[15]/D   0.6681   3.3113 r  -2.6432 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[16]/D   0.6681   3.3113 r  -2.6432 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[17]/D   0.6681   3.3113 r  -2.6432 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[0]/D   0.6121   3.2526 f  -2.6405 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[1]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[2]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[3]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[4]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[5]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[6]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[7]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[8]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[10]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[11]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[13]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[14]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[17]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[18]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[19]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_cube_end_reg/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[0]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[1]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[3]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[4]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[6]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[7]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[8]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[11]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[12]/D   0.6122   3.2526 f  -2.6404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1]/D   0.6177   3.2544 f  -2.6366 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[0]/D   0.6681   3.2841 r  -2.6160 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0]/D   0.6173   3.2300 f  -2.6127 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0]/D   0.6173   3.2300 f  -2.6127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   3.2383 f  -2.6123 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   3.2375 f  -2.6115 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_cnt_reg[1]/D   0.6302   3.2339 f  -2.6037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_cnt_reg[1]/D   0.6302   3.2339 f  -2.6037 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_reg/D   0.6243   3.2248 f  -2.6005 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[1]/D   0.6287   3.2036 f  -2.5749 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6423   3.2032 f  -2.5609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[2]/D   0.6305   3.1901 f  -2.5596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[3]/D   0.6288   3.1805 f  -2.5517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[3]/D   0.6288   3.1805 f  -2.5517 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6423   3.1873 f  -2.5450 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0]/D   0.6173   3.1613 f  -2.5440 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0]/D   0.6173   3.1613 f  -2.5440 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_pvld_reg/D   0.6601   3.1973 r  -2.5372 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_pvld_reg/D   0.6601   3.1973 r  -2.5372 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/wr_popping_reg/D   0.6416   3.1779 r  -2.5363 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/wr_popping_reg/D   0.6416   3.1779 r  -2.5363 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2]/D   0.6302   3.1552 f  -2.5250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2]/D   0.6302   3.1479 f  -2.5177 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[10]/D   0.6261   3.1400 f  -2.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[10]/D   0.6681   3.1742 r  -2.5060 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1]/D   0.6177   3.1232 f  -2.5055 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[0]/D   0.6215   3.1176 f  -2.4962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   3.1291 f  -2.4908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_vld_reg/D   0.6466   3.1347 r  -2.4882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   3.1221 f  -2.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[9]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[12]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[15]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[16]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[20]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[21]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[22]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[23]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[24]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[25]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[26]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[27]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[28]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[9]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[10]/D   0.6122   3.0943 f  -2.4820 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[17]/D   0.6261   3.0998 f  -2.4737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_reg/D   0.6275   3.1005 f  -2.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1]/D   0.6175   3.0855 f  -2.4680 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[11]/D   0.6261   3.0937 f  -2.4677 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0]/D   0.6175   3.0830 f  -2.4655 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[16]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[8]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[4]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[10]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[12]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[18]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[1]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[9]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[11]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[17]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[19]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[13]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[14]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[15]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[5]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[6]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[7]/D   0.6305   3.0950 f  -2.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[11]/D   0.6681   3.1294 r  -2.4613 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg/D   0.6287   3.0900 f  -2.4612 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_int_reg/D   0.6287   3.0900 f  -2.4612 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[20]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[24]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[30]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[21]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[22]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[23]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[25]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[26]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[27]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[28]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[29]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[31]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[3]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[2]/D   0.6305   3.0790 f  -2.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   3.0731 f  -2.4470 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg/D   0.6768   3.1217 r  -2.4449 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   3.0572 f  -2.4311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[0]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[1]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[2]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[3]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[4]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[5]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[6]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[7]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[8]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[9]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[10]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[11]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[12]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[13]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[14]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[0]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[1]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[2]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[3]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[4]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[5]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[6]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[7]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[8]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[9]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[10]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[11]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[12]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[13]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[14]/D   0.6256   3.0498 f  -2.4243 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[17]/D   0.6679   3.0842 r  -2.4163 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1]/D   0.6177   3.0243 f  -2.4066 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[0]/D   0.6122   3.0136 f  -2.4013 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_busy_int_reg/D   0.6249   3.0194 f  -2.3944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   3.0229 f  -2.3847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_cnt_reg[1]/D   0.6281   3.0111 f  -2.3830 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count_reg[1]/D   0.6278   3.0063 f  -2.3785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count_reg[1]/D   0.6278   3.0053 f  -2.3775 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0]/D   0.6177   2.9933 f  -2.3755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_pvld_reg/D   0.6180   2.9918 f  -2.3738 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[45]/D   0.6254   2.9987 f  -2.3733 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[1]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[2]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[3]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[4]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[5]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[6]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[7]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[8]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[9]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[10]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[11]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[12]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[13]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[14]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[15]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[16]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[17]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[18]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[19]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[20]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[21]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[22]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[23]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[24]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[25]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[26]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[27]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[28]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[29]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[30]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[31]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[32]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[33]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[34]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[35]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[36]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[37]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[38]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[39]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[40]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[41]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[42]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[43]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[44]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[46]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[47]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[48]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[49]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[50]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[51]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[52]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[53]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[54]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[55]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[56]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[57]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[58]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[59]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[60]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[61]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[62]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[63]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[64]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[65]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[0]/D   0.6261   2.9987 f  -2.3726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_busy_int_reg/D   0.6249   2.9974 f  -2.3724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0498 r  -2.3714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   3.0497 r  -2.3713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   3.0497 r  -2.3713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   3.0497 r  -2.3713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   3.0497 r  -2.3713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   3.0497 r  -2.3713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   3.0497 r  -2.3713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[20]/D   0.6286   2.9947 f  -2.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[21]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[22]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[23]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[26]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[19]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[25]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[28]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[27]/D   0.6286   2.9944 f  -2.3658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[18]/D   0.6286   2.9944 f  -2.3657 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[24]/D   0.6286   2.9944 f  -2.3657 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[17]/D   0.6286   2.9944 f  -2.3657 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2]/D   0.6302   2.9949 f  -2.3647 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[1]/D   0.6278   2.9900 f  -2.3622 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[1]/D   0.6278   2.9889 f  -2.3611 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0360 r  -2.3576 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0346 r  -2.3562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.5014 f  -2.3531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9754 f  -2.3519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9745 f  -2.3510 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.9856 f  -2.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.9854 f  -2.3471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9853 f  -2.3470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0238 r  -2.3454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9818 f  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0207 r  -2.3423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   3.0203 r  -2.3419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.9794 f  -2.3411 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_bot_vld_reg/D   0.6287   2.9689 f  -2.3402 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9592 f  -2.3356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9580 f  -2.3345 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[20]/D   0.6288   2.9623 f  -2.3335 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[18]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[24]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[21]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[22]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[23]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[26]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[19]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[25]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[28]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[27]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[17]/D   0.6288   2.9621 f  -2.3333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   2.9689 f  -2.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   2.9689 f  -2.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9689 f  -2.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9689 f  -2.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[20]/D   0.6286   2.9589 f  -2.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[18]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[24]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[21]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[22]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[23]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[26]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[19]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[25]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[28]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[27]/D   0.6286   2.9588 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[17]/D   0.6286   2.9587 f  -2.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[20]/D   0.6247   2.9543 f  -2.3296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[18]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[24]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[21]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[22]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[23]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[26]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[19]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[25]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[28]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[27]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[17]/D   0.6247   2.9541 f  -2.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[3]/D   0.6288   2.9582 f  -2.3294 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9653 f  -2.3271 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.9633 f  -2.3250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.9631 f  -2.3248 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.9631 f  -2.3248 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.9631 f  -2.3248 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.9631 f  -2.3248 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.9631 f  -2.3248 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[9]/D   0.6260   2.9458 f  -2.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9536 f  -2.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[9]/D   0.6358   2.9490 f  -2.3131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   2.9478 f  -2.3095 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9477 f  -2.3094 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0]/D   0.6175   2.9228 f  -2.3052 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6412   2.9422 f  -2.3010 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1]/D   0.6175   2.9185 f  -2.3010 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9790 r  -2.3006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.4486 f  -2.3004 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9779 r  -2.2995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.9759 r  -2.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   2.9755 r  -2.2971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.9750 r  -2.2966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6412   2.9308 f  -2.2897 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[20]/D   0.6123   2.8998 f  -2.2876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[18]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[24]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[21]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[22]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[23]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[26]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[19]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[25]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[28]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[27]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[17]/D   0.6123   2.8996 f  -2.2874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.8969 f  -2.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[8]/D   0.6260   2.9099 f  -2.2839 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[8]/D   0.6358   2.9131 f  -2.2772 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.9009 f  -2.2748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   2.9508 r  -2.2724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9078 f  -2.2695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_busy_int_reg/D   0.6249   2.8937 f  -2.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   2.9459 r  -2.2675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6411   2.9073 f  -2.2661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   2.9042 f  -2.2659 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   2.9042 f  -2.2659 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   2.9042 f  -2.2659 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9039 f  -2.2656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9039 f  -2.2656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9039 f  -2.2656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9034 f  -2.2651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9034 f  -2.2651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9034 f  -2.2651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9034 f  -2.2651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9034 f  -2.2651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9034 f  -2.2651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_cnt_reg[0]/D   0.6305   2.8949 f  -2.2644 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_cnt_reg[0]/D   0.6305   2.8949 f  -2.2644 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   2.9426 r  -2.2642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.8993 f  -2.2610 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.8993 f  -2.2610 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.8993 f  -2.2610 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.8993 f  -2.2610 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.8993 f  -2.2610 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6412   2.9016 f  -2.2604 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[0]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[1]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[2]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[3]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[4]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[5]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[6]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[7]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[8]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[9]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[10]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[11]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[12]/D   0.6519   2.9102 r  -2.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6411   2.8927 f  -2.2515 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg/D   0.6279   2.8764 r  -2.2485 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.8878 r  -2.2419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9182 r  -2.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9182 r  -2.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9182 r  -2.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.9182 r  -2.2398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.8805 f  -2.2397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.8805 f  -2.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/beat_cnt_reg[1]/D   0.6302   2.8680 f  -2.2378 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/beat_cnt_reg[1]/D   0.6302   2.8680 f  -2.2378 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6815   2.9183 r  -2.2368 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_mc_dma_wr_req_vld_reg/D   0.6286   2.8630 f  -2.2343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6411   2.8743 f  -2.2331 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6411   2.8743 f  -2.2331 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6412   2.8737 f  -2.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6108   2.8388 f  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8537 f  -2.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/beat_cnt_reg[0]/D   0.6122   2.8376 f  -2.2254 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/beat_cnt_reg[0]/D   0.6122   2.8376 f  -2.2254 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[26]/D   0.6247   2.8496 f  -2.2249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[25]/D   0.6247   2.8496 f  -2.2249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[28]/D   0.6247   2.8496 f  -2.2249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[27]/D   0.6247   2.8496 f  -2.2249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.9011 r  -2.2227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8483 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[12]/D   0.6286   2.8500 f  -2.2214 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.8624 f  -2.2213 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[13]/D   0.6286   2.8498 f  -2.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[14]/D   0.6286   2.8498 f  -2.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[15]/D   0.6286   2.8498 f  -2.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[11]/D   0.6286   2.8498 f  -2.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[10]/D   0.6286   2.8498 f  -2.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[9]/D   0.6286   2.8498 f  -2.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.8978 r  -2.2194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.8595 f  -2.2187 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.8595 f  -2.2183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.8579 f  -2.2167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[1]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[2]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[3]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[4]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[5]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[6]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[7]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[8]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[9]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[10]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[11]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[12]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[13]/D   0.6261   2.8419 f  -2.2158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8416 f  -2.2156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.8315 f  -2.2137 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count_reg[0]/D   0.6177   2.8315 f  -2.2137 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8369 f  -2.2108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.8486 f  -2.2104 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.8207 f  -2.2091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   2.8314 f  -2.2053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6815   2.8828 r  -2.2013 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6815   2.8828 r  -2.2013 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6815   2.8828 r  -2.2013 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6815   2.8828 r  -2.2013 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6815   2.8828 r  -2.2013 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.8392 f  -2.2009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.8392 f  -2.2009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.8392 f  -2.2009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.8392 f  -2.2009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.8392 f  -2.2009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.8392 f  -2.2009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8252 f  -2.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.8345 f  -2.1962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.8345 f  -2.1962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.8345 f  -2.1962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.8345 f  -2.1962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.8345 f  -2.1962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.8345 f  -2.1962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.8738 r  -2.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   2.8201 f  -2.1940 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/beat_cnt_reg[1]/D   0.6302   2.8239 f  -2.1937 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.8312 f  -2.1929 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.8312 f  -2.1929 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.8312 f  -2.1929 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.8312 f  -2.1929 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.8312 f  -2.1929 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.8312 f  -2.1929 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/beat_cnt_reg[1]/D   0.6302   2.8229 f  -2.1927 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.8081 f  -2.1904 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count_reg[0]/D   0.6177   2.8081 f  -2.1904 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6411   2.8226 f  -2.1815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7991 f  -2.1814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/beat_cnt_reg[0]/D   0.6122   2.7935 f  -2.1813 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6815   2.8624 r  -2.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6455   2.8263 r  -2.1808 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/beat_cnt_reg[0]/D   0.6122   2.7925 f  -2.1803 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.8197 f  -2.1789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.8171 f  -2.1788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.8197 f  -2.1785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.8181 f  -2.1769 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.8181 f  -2.1769 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.7852 f  -2.1737 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[16]/D   0.6286   2.8021 f  -2.1735 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.7874 f  -2.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[0]/D   0.6177   2.7874 f  -2.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.7863 f  -2.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[0]/D   0.6177   2.7863 f  -2.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   2.7908 f  -2.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.8103 r  -2.1644 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[16]/D   0.6288   2.7921 f  -2.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7858 f  -2.1597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[16]/D   0.6286   2.7883 f  -2.1596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[16]/D   0.6247   2.7836 f  -2.1589 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7758 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.7926 f  -2.1543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.7924 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.7913 f  -2.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.7911 f  -2.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.7884 f  -2.1501 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.7882 f  -2.1499 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.7871 f  -2.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.7869 f  -2.1485 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[12]/D   0.6286   2.7711 f  -2.1425 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[10]/D   0.6286   2.7710 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[13]/D   0.6286   2.7709 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[14]/D   0.6286   2.7709 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[15]/D   0.6286   2.7709 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[11]/D   0.6286   2.7709 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[9]/D   0.6286   2.7709 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7600 f  -2.1423 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.7801 f  -2.1418 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.7801 f  -2.1418 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.7801 f  -2.1418 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.7801 f  -2.1418 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[12]/D   0.6247   2.7664 f  -2.1417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[10]/D   0.6247   2.7662 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[13]/D   0.6247   2.7662 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[14]/D   0.6247   2.7662 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[15]/D   0.6247   2.7662 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[11]/D   0.6247   2.7662 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[9]/D   0.6247   2.7662 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7589 f  -2.1412 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.7772 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7649 f  -2.1388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[0]/D   0.6261   2.7647 f  -2.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.7770 f  -2.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.7768 f  -2.1385 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.7768 f  -2.1385 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   2.7629 f  -2.1368 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.7730 f  -2.1347 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.7730 f  -2.1346 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.7730 f  -2.1346 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.7730 f  -2.1346 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.7728 f  -2.1344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[1]/D   0.6247   2.7589 f  -2.1343 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.7633 f  -2.1250 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[0]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[2]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[5]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[9]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[12]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[13]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[14]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[16]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[17]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[18]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[19]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[20]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[21]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[22]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[23]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[24]/D   0.6550   2.7790 r  -2.1240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1427   2.2625 f  -2.1198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7444 f  -2.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[16]/D   0.6123   2.7297 f  -2.1174 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6108   2.7272 f  -2.1164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[12]/D   0.6123   2.7268 f  -2.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[10]/D   0.6123   2.7266 f  -2.1143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[13]/D   0.6123   2.7266 f  -2.1143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[14]/D   0.6123   2.7266 f  -2.1143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[15]/D   0.6123   2.7266 f  -2.1143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[11]/D   0.6123   2.7266 f  -2.1143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[9]/D   0.6123   2.7266 f  -2.1143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7386 f  -2.1125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6592   2.7703 r  -2.1111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[0]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[1]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[2]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[3]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[4]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[5]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[6]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[7]/D   0.6286   2.7380 f  -2.1093 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[20]/D   0.6244   2.7334 f  -2.1089 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[21]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[22]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[23]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[26]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[19]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[25]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[28]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[27]/D   0.6244   2.7331 f  -2.1087 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[18]/D   0.6244   2.7331 f  -2.1086 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[24]/D   0.6244   2.7331 f  -2.1086 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[17]/D   0.6244   2.7331 f  -2.1086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[4]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[22]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[12]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[14]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[18]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[20]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[13]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[15]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[17]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[19]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[23]/D   0.6815   2.7859 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[16]/D   0.6815   2.7858 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[30]/D   0.6815   2.7858 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[21]/D   0.6815   2.7858 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[29]/D   0.6815   2.7858 r  -2.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[1]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[2]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[4]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[0]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[3]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[5]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[7]/D   0.6286   2.7320 f  -2.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.7425 f  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.7425 f  -2.1014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.7090 f  -2.0974 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[0]/D   0.6123   2.7094 f  -2.0972 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[33]/D   0.6261   2.7227 f  -2.0966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[33]/D   0.6261   2.7227 f  -2.0966 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7191 f  -2.0930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7181 f  -2.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7173 f  -2.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/sdp2glb_done_intr_pd_reg[1]/D   0.6528   2.7427 r  -2.0899 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[6]/D   0.6286   2.7184 f  -2.0897 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6594   2.7491 r  -2.0897 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[24]/D   0.6247   2.7108 f  -2.0861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[1]/D   0.6247   2.7100 f  -2.0853 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[26]/D   0.6217   2.7065 f  -2.0849 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[25]/D   0.6217   2.7065 f  -2.0849 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[28]/D   0.6217   2.7065 f  -2.0849 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[27]/D   0.6217   2.7065 f  -2.0849 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/sdp2glb_done_intr_pd_reg[0]/D   0.6527   2.7320 r  -2.0792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[15]/D   0.6288   2.7076 f  -2.0789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[0]/D   0.6120   2.6905 f  -2.0785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7027 f  -2.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[8]/D   0.6600   2.7356 r  -2.0756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[0]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[2]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[3]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[5]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[6]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[7]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[9]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[10]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[11]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[12]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[13]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[14]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[15]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[16]/D   0.6509   2.7255 r  -2.0746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dat_en_reg/D   0.6216   2.6953 f  -2.0736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[8]/D   0.6509   2.7235 r  -2.0727 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[1]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[3]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[4]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[6]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[7]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[10]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[11]/D   0.6551   2.7277 r  -2.0726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[5]/D   0.6476   2.7190 r  -2.0715 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.7344 r  -2.0707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.7344 r  -2.0707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[2]/D   0.6472   2.7174 r  -2.0703 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[31]/D   0.6379   2.7038 f  -2.0659 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[32]/D   0.6379   2.7038 f  -2.0659 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][13]/D   0.6734   2.7372 r  -2.0638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][13]/D   0.6734   2.7371 r  -2.0636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][13]/D   0.6735   2.7356 r  -2.0621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][13]/D   0.6735   2.7356 r  -2.0621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][13]/D   0.6735   2.7356 r  -2.0621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][13]/D   0.6735   2.7356 r  -2.0621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][13]/D   0.6735   2.7356 r  -2.0621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][13]/D   0.6735   2.7356 r  -2.0621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][13]/D   0.6735   2.7354 r  -2.0619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6455   2.7071 r  -2.0616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[7]/D   0.6261   2.6852 f  -2.0591 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.7031 r  -2.0572 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[1]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[2]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[6]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[10]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[3]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[5]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[7]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[11]/D   0.6527   2.7086 r  -2.0559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[4]/D   0.6527   2.7086 r  -2.0558 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[8]/D   0.6528   2.7086 r  -2.0558 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[9]/D   0.6528   2.7086 r  -2.0558 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[12]/D   0.6528   2.7086 r  -2.0558 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[7]/D   0.6679   2.7202 r  -2.0523 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pvld_reg/D   0.6287   2.6789 f  -2.0502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6594   2.7093 r  -2.0499 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[33]/D   0.6681   2.7134 r  -2.0453 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[33]/D   0.6681   2.7134 r  -2.0453 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.6911 r  -2.0452 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_cnt_reg[0]/D   0.6619   2.7062 r  -2.0443 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6659 f  -2.0435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6641 f  -2.0417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[3]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[4]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[0]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[1]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[2]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[5]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[6]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[7]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[8]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[9]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[10]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[11]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[12]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[13]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[14]/D   0.6288   2.6686 f  -2.0399 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo0_unequal_reg/D   0.6607   2.6973 r  -2.0366 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6610 f  -2.0350 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6610 f  -2.0350 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6610 f  -2.0350 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6610 f  -2.0350 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[19]/D   0.6379   2.6666 f  -2.0287 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[20]/D   0.6379   2.6666 f  -2.0287 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[12]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[14]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[18]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[20]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[22]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[13]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[15]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[17]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[19]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[23]/D   0.6738   2.7017 r  -2.0280 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[16]/D   0.6738   2.7017 r  -2.0279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[21]/D   0.6738   2.7017 r  -2.0279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[4]/D   0.6738   2.7017 r  -2.0279 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[29]/D   0.6738   2.7017 r  -2.0278 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[30]/D   0.6738   2.7017 r  -2.0278 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[5]/D   0.6476   2.6748 r  -2.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6509 f  -2.0271 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[21]/D   0.6399   2.6666 f  -2.0267 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[22]/D   0.6399   2.6666 f  -2.0267 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[23]/D   0.6399   2.6666 f  -2.0267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.6903 r  -2.0266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6487 f  -2.0263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6499 f  -2.0261 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[18]/D   0.6410   2.6666 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.6893 r  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[12]/D   0.6410   2.6665 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[13]/D   0.6410   2.6665 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[14]/D   0.6410   2.6665 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[15]/D   0.6410   2.6665 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[16]/D   0.6410   2.6665 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[17]/D   0.6410   2.6665 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6477 f  -2.0253 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[1]/D   0.6509   2.6755 r  -2.0246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[2]/D   0.6509   2.6755 r  -2.0246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[4]/D   0.6509   2.6755 r  -2.0246 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg/D   0.6218   2.6417 f  -2.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[31]/D   0.6261   2.6452 f  -2.0191 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[32]/D   0.6261   2.6452 f  -2.0191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6446 f  -2.0185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6446 f  -2.0185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6446 f  -2.0185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6446 f  -2.0185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[2]/D   0.6472   2.6647 r  -2.0175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[8]/D   0.6600   2.6765 r  -2.0165 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[0]/D   0.6509   2.6665 r  -2.0156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[3]/D   0.6509   2.6665 r  -2.0156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[5]/D   0.6509   2.6665 r  -2.0156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[6]/D   0.6509   2.6665 r  -2.0156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[7]/D   0.6509   2.6665 r  -2.0156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[8]/D   0.6509   2.6644 r  -2.0136 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6264   2.6399 f  -2.0135 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[3]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[18]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[27]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[39]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[52]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[53]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[54]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[55]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[56]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[57]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[58]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[59]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[60]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[61]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[62]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[63]/D   0.6261   2.6395 f  -2.0134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6346 f  -2.0108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6335 f  -2.0097 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[2]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[20]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[21]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[40]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[41]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[42]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[43]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[44]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[45]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[46]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[47]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[48]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[49]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[50]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[51]/D   0.6261   2.6351 f  -2.0090 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[24]/D   0.6379   2.6463 f  -2.0084 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[25]/D   0.6379   2.6463 f  -2.0084 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[26]/D   0.6379   2.6463 f  -2.0084 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[27]/D   0.6379   2.6463 f  -2.0084 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[28]/D   0.6379   2.6463 f  -2.0084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[1]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[2]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[3]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[4]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[5]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[6]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[7]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[8]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[9]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[10]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[11]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[12]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[13]/D   0.6253   2.6291 f  -2.0037 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6380   2.6401 f  -2.0021 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6380   2.6400 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[23]/D   0.6247   2.6253 f  -2.0006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.6141 f  -1.9964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[12]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[13]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[14]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[15]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[16]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[17]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[18]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[19]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[20]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[21]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[22]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[23]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[24]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[25]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[26]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[29]/D   0.6410   2.6244 f  -1.9834 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[18]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[19]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[20]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[21]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[22]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[23]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[12]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[13]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[14]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[15]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[16]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[17]/D   0.6261   2.6085 f  -1.9824 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.5931 f  -1.9753 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_en_reg/D   0.6179   2.5924 f  -1.9745 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6586   2.6329 r  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.6002 f  -1.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[0]/D   0.6033   2.5764 f  -1.9731 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[0]/D   0.6033   2.5764 f  -1.9731 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[0]/D   0.6033   2.5757 f  -1.9724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[0]/D   0.6033   2.5757 f  -1.9724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5882 f  -1.9651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5882 f  -1.9651 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[0]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[1]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[2]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[3]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[4]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[5]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[6]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[7]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[8]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[9]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[10]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[11]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[27]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[28]/D   0.6410   2.6053 f  -1.9643 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dp2reg_done_reg/D   0.6480   2.6122 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5882 f  -1.9641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5882 f  -1.9641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[0]/D   0.6123   2.5758 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[0]/D   0.6123   2.5758 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[12]/D   0.6244   2.5876 f  -1.9632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[13]/D   0.6244   2.5874 f  -1.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[14]/D   0.6244   2.5874 f  -1.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[15]/D   0.6244   2.5874 f  -1.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11]/D   0.6244   2.5874 f  -1.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10]/D   0.6244   2.5874 f  -1.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[9]/D   0.6244   2.5874 f  -1.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[24]/D   0.6261   2.5881 f  -1.9620 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[25]/D   0.6261   2.5881 f  -1.9620 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[26]/D   0.6261   2.5881 f  -1.9620 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[27]/D   0.6261   2.5881 f  -1.9620 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[28]/D   0.6261   2.5881 f  -1.9620 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.5778 f  -1.9600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.5766 f  -1.9589 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/r_nv_ram_rwsp_160x65/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1275   2.0856 f  -1.9580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.5798 f  -1.9537 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   2.5753 f  -1.9493 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[0]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[1]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[2]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[3]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[4]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[5]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[7]/D   0.6478   2.5954 r  -1.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[6]/D   0.6480   2.5954 r  -1.9474 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[8]/D   0.6480   2.5954 r  -1.9474 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[3]/D   0.6811   2.6272 r  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[1]/D   0.6811   2.6272 r  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[5]/D   0.6811   2.6272 r  -1.9460 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/D   0.6811   2.6272 r  -1.9460 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[4]/D   0.6815   2.6272 r  -1.9458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[10]/D   0.6815   2.6272 r  -1.9458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[9]/D   0.6815   2.6272 r  -1.9458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[11]/D   0.6815   2.6272 r  -1.9458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[0]/D   0.6815   2.6272 r  -1.9457 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[8]/D   0.6815   2.6272 r  -1.9457 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[2]/D   0.6815   2.6272 r  -1.9457 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[6]/D   0.6815   2.6272 r  -1.9457 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[0]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[1]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[2]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[3]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[4]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[5]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[6]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[7]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[8]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[9]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[10]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[11]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[12]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[13]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[14]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[15]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[16]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[17]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[18]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[19]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[20]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[21]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[22]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[23]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[24]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[25]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[26]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[27]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[28]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[29]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[30]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[31]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[32]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[33]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[34]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[35]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[36]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[37]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[38]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[39]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[40]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[41]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[42]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[43]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[44]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[45]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[46]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[47]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[48]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[49]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[50]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[51]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[52]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[53]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[54]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[55]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[56]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[57]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[58]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[59]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[60]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[61]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[62]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[63]/D   0.6261   2.5702 f  -1.9441 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5649 f  -1.9417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5649 f  -1.9417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5649 f  -1.9408 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5649 f  -1.9408 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   2.5658 f  -1.9397 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   2.5656 f  -1.9396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[0]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[1]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[2]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[3]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[4]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[5]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[6]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[7]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[8]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[9]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[10]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[11]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[12]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[13]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[14]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[15]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[16]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[17]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[18]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[19]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[20]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[21]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[22]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[23]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[24]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[25]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[26]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[27]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[28]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[29]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[30]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[31]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[32]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[33]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[34]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[35]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[36]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[37]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[38]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[39]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[40]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[41]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[42]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[43]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[44]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[45]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[46]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[47]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[48]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[49]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[50]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[51]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[52]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[53]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[54]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[55]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[56]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[57]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[58]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[59]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[60]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[61]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[62]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[63]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[30]/D   0.6815   2.6155 r  -1.9341 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[31]/D   0.6815   2.6155 r  -1.9341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[0]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[1]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[2]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[3]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[4]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[5]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[6]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[7]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[8]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[9]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[10]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[11]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[12]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[13]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[14]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[15]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[16]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[17]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[18]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[19]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[20]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[21]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[22]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[23]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[24]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[25]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[26]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[27]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[28]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[29]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[30]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[31]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[32]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[33]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[34]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[35]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[36]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[37]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[38]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[39]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[40]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[41]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[42]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[43]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[44]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[45]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[46]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[47]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[48]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[49]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[50]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[51]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[52]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[53]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[54]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[55]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[56]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[57]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[58]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[59]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[60]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[61]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[62]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[63]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[0]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[1]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[2]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[3]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[4]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[5]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[6]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[7]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[8]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[9]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[10]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[11]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[12]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[13]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[14]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[15]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[16]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[17]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[18]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[19]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[20]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[21]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[22]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[23]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[24]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[25]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[26]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[27]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[28]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[29]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[30]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[31]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[32]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[33]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[34]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[35]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[36]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[37]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[38]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[39]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[40]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[41]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[42]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[43]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[44]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[45]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[46]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[47]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[48]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[49]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[50]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[51]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[52]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[53]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[54]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[55]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[56]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[57]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[58]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[59]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[60]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[61]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[62]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[63]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6412   2.5706 f  -1.9294 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[1]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[4]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[17]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[18]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[19]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[20]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[21]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[22]/D   0.6509   2.5799 r  -1.9290 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[31]/D   0.6811   2.6094 r  -1.9283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[32]/D   0.6811   2.6094 r  -1.9283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   2.5520 f  -1.9260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6251   2.5468 f  -1.9217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.5459 f  -1.9199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.5459 f  -1.9199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.5459 f  -1.9199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.5459 f  -1.9199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[257]/D   0.6748   2.5929 r  -1.9181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[0]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[1]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[2]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[3]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[4]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[5]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[6]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[7]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[8]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[9]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[10]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[11]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[16]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[17]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[22]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[46]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[47]/D   0.6261   2.5431 f  -1.9170 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[26]/D   0.6811   2.5966 r  -1.9155 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[28]/D   0.6811   2.5966 r  -1.9155 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[25]/D   0.6811   2.5966 r  -1.9155 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[16]/D   0.6244   2.5398 f  -1.9154 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[24]/D   0.6815   2.5966 r  -1.9151 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[30]/D   0.6815   2.5966 r  -1.9151 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[27]/D   0.6815   2.5966 r  -1.9151 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[29]/D   0.6815   2.5966 r  -1.9151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5354 f  -1.9123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5354 f  -1.9123 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[6]/D   0.6261   2.5375 f  -1.9114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5354 f  -1.9114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5354 f  -1.9114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[12]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[13]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[14]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[18]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[19]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[23]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[36]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[37]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[38]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[39]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[40]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[41]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[42]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[44]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[45]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[48]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[49]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[50]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[51]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[52]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[53]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[54]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[55]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[56]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[57]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[58]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[59]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[60]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[61]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[62]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[63]/D   0.6261   2.5368 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.5349 f  -1.9089 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.5349 f  -1.9089 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[15]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[20]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[21]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[24]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[25]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[26]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[27]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[28]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[29]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[30]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[31]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[32]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[33]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[34]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[35]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[43]/D   0.6261   2.5345 f  -1.9084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/r_nv_ram_rwsp_160x65/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1275   2.0328 f  -1.9053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_p_reg/D   0.6235   2.5274 f  -1.9039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[6]/D   0.6679   2.5717 r  -1.9037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1427   2.0457 f  -1.9030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[4]/D   0.6573   2.5590 r  -1.9016 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5237 f  -1.9006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5237 f  -1.9006 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[6]/D   0.6573   2.5572 r  -1.8998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5237 f  -1.8996 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5237 f  -1.8996 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[3]/D   0.6815   2.5779 r  -1.8965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[10]/D   0.6815   2.5779 r  -1.8965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[9]/D   0.6815   2.5779 r  -1.8965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[11]/D   0.6815   2.5779 r  -1.8965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[0]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[1]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[8]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[2]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[5]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[6]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/D   0.6815   2.5779 r  -1.8964 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pvld_reg/D   0.6282   2.5239 f  -1.8958 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pvld_reg/D   0.6282   2.5239 f  -1.8958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[0]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[1]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[2]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[3]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[4]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[5]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[6]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[7]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[8]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[9]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[10]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[11]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[12]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[13]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[14]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[15]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[16]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[17]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[18]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[19]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[20]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[21]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[22]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[23]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[24]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[25]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[26]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[27]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[28]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[29]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[30]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[31]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[32]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[33]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[34]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[35]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[36]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[37]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[38]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[39]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[40]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[41]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[42]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[43]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[44]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[45]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[46]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[47]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[48]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[49]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[50]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[51]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[52]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[53]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[54]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[55]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[56]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[57]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[58]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[59]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[60]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[61]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[62]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[63]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[0]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[1]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[2]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[3]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[4]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[5]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[6]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[7]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[8]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[9]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[10]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[11]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[12]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[13]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[14]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[15]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[16]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[17]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[18]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[19]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[20]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[21]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[22]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[23]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[24]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[25]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[26]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[27]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[28]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[29]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[30]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[31]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[32]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[33]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[34]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[35]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[36]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[37]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[38]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[39]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[40]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[41]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[42]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[43]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[44]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[45]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[46]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[47]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[48]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[49]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[50]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[51]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[52]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[53]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[54]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[55]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[56]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[57]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[58]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[59]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[60]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[61]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[62]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[63]/D   0.6261   2.5189 f  -1.8928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.5143 f  -1.8912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.5143 f  -1.8912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.5143 f  -1.8902 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.5143 f  -1.8902 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.5133 f  -1.8902 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.5133 f  -1.8902 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6559   2.5457 r  -1.8898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pvld_reg/D   0.6264   2.5158 f  -1.8894 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.5133 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.5133 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[1]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[2]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[3]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[4]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[5]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[6]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[7]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[8]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[9]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[10]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[11]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[12]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[1]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[2]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[3]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[4]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[5]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[6]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[7]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[8]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[9]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[10]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[11]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[12]/D   0.6202   2.5092 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[1]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[2]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[3]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[4]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[5]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[6]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[7]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[8]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[9]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[10]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[11]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[12]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[1]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[2]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[3]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[4]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[5]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[6]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[7]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[8]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[9]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[10]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[11]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[12]/D   0.6202   2.5085 f  -1.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6392   2.5271 f  -1.8879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_reg/D   0.6235   2.5110 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6407   2.5282 f  -1.8875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6407   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6408   2.5279 f  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6411   2.5282 f  -1.8871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6410   2.5279 f  -1.8869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[1]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[2]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[3]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[4]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[5]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[6]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[7]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[8]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[9]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[10]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[1]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[2]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[3]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[4]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[5]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[6]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[7]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[8]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[9]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[10]/D   0.6256   2.5124 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6411   2.5279 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6406   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6407   2.5271 f  -1.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6407   2.5271 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.5115 f  -1.8855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.5115 f  -1.8855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6392   2.5243 f  -1.8850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6392   2.5243 f  -1.8850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6392   2.5243 f  -1.8850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.5021 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6407   2.5254 f  -1.8847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6407   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6408   2.5251 f  -1.8843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6410   2.5251 f  -1.8841 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6410   2.5251 f  -1.8840 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6411   2.5251 f  -1.8839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6406   2.5243 f  -1.8837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6407   2.5243 f  -1.8836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6407   2.5243 f  -1.8836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6407   2.5243 f  -1.8836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6407   2.5243 f  -1.8836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6407   2.5243 f  -1.8836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6407   2.5243 f  -1.8836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6392   2.5225 f  -1.8833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6407   2.5236 f  -1.8829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6407   2.5233 f  -1.8826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6410   2.5233 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pvld_reg/D   0.6282   2.5104 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6411   2.5233 f  -1.8822 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6406   2.5225 f  -1.8819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6407   2.5225 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0]/D   0.6244   2.5040 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[1]/D   0.6244   2.5039 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[2]/D   0.6244   2.5039 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[6]/D   0.6244   2.5039 f  -1.8794 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[7]/D   0.6244   2.5039 f  -1.8794 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[3]/D   0.6244   2.5039 f  -1.8794 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[42]/D   0.6681   2.5465 r  -1.8784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[42]/D   0.6681   2.5465 r  -1.8784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[34]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[35]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[36]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[37]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[38]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[39]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[40]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[41]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[34]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[35]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[36]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[37]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[38]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[39]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[40]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[41]/D   0.6681   2.5464 r  -1.8783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[34]/D   0.6261   2.5025 f  -1.8764 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[34]/D   0.6261   2.5025 f  -1.8764 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.4979 f  -1.8748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.4979 f  -1.8748 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.4979 f  -1.8738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.4979 f  -1.8738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.4969 f  -1.8738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.4969 f  -1.8738 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[0]/D   0.6121   2.4852 f  -1.8731 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[7]/D   0.6278   2.5008 f  -1.8730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.4969 f  -1.8728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.4969 f  -1.8728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[7]/D   0.6278   2.5005 f  -1.8727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[35]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[36]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[37]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[38]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[39]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[40]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[41]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[42]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[35]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[36]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[37]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[38]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[39]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[40]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[41]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[42]/D   0.6261   2.4985 f  -1.8724 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[4]/D   0.6528   2.5241 r  -1.8713 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[5]/D   0.6528   2.5241 r  -1.8713 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[8]/D   0.6528   2.5241 r  -1.8713 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[10]/D   0.6738   2.5431 r  -1.8693 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[9]/D   0.6738   2.5431 r  -1.8693 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[11]/D   0.6738   2.5431 r  -1.8693 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[4]/D   0.6738   2.5431 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[3]/D   0.6738   2.5431 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[0]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[1]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[8]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[2]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[5]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[6]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[7]/D   0.6738   2.5430 r  -1.8692 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[257]/D   0.6261   2.4948 f  -1.8687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.4809 f  -1.8636 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[6]/D   0.6276   2.4910 f  -1.8634 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/UJ_clk_gate_core/qd_reg/D   0.1483   2.0098 f  -1.8616 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.4868 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.4868 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[0]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[1]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[4]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[5]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[6]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[7]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[8]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[9]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[10]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[11]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[12]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[13]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[14]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[15]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[16]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[17]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[19]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[22]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[23]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[24]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[25]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[26]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[28]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[29]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[30]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[31]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[32]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[33]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[34]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[35]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[36]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[37]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[38]/D   0.6261   2.4869 f  -1.8608 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6412   2.5017 f  -1.8606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6262   2.4867 f  -1.8606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.4856 f  -1.8596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.4856 f  -1.8596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][13]/D   0.6737   2.5332 r  -1.8595 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[8]/D   0.6512   2.5100 r  -1.8587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][13]/D   0.6738   2.5316 r  -1.8578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][13]/D   0.6738   2.5316 r  -1.8578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][13]/D   0.6738   2.5316 r  -1.8578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][13]/D   0.6738   2.5316 r  -1.8578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][13]/D   0.6738   2.5316 r  -1.8578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][13]/D   0.6738   2.5316 r  -1.8578 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1295   1.9872 f  -1.8577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[43]/D   0.6681   2.5243 r  -1.8562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[43]/D   0.6681   2.5243 r  -1.8562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[0]/D   0.6121   2.4667 f  -1.8546 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[32]/D   0.6738   2.5252 r  -1.8514 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[31]/D   0.6738   2.5252 r  -1.8514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[0]/D   0.6121   2.4628 f  -1.8508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[0]/D   0.6121   2.4628 f  -1.8508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[0]/D   0.6121   2.4621 f  -1.8500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[0]/D   0.6121   2.4621 f  -1.8500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[4]/D   0.6573   2.5062 r  -1.8489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.4655 f  -1.8483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[43]/D   0.6261   2.4742 f  -1.8481 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[43]/D   0.6261   2.4742 f  -1.8481 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.4644 f  -1.8472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[7]/D   0.6539   2.5003 r  -1.8464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6262   2.4721 f  -1.8459 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/dfifo_wr_prdy_reg/D   0.6154   2.4599 f  -1.8445 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[0]/D   0.6492   2.4926 r  -1.8433 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[1]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[2]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[3]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[4]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[5]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[6]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[7]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[8]/D   0.6492   2.4900 r  -1.8407 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[9]/D   0.6492   2.4899 r  -1.8406 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[24]/D   0.6738   2.5124 r  -1.8387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[26]/D   0.6738   2.5124 r  -1.8387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[25]/D   0.6738   2.5124 r  -1.8387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[28]/D   0.6738   2.5124 r  -1.8386 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[30]/D   0.6738   2.5124 r  -1.8386 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[27]/D   0.6738   2.5124 r  -1.8386 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[29]/D   0.6738   2.5124 r  -1.8386 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6380   2.4745 f  -1.8364 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   2.4598 f  -1.8337 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6380   2.4715 f  -1.8335 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[7]/D   0.6246   2.4535 f  -1.8288 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[3]/D   0.6573   2.4858 r  -1.8284 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[32]/D   0.6261   2.4513 f  -1.8252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[32]/D   0.6261   2.4513 f  -1.8252 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo1_unequal_reg/D   0.6238   2.4485 f  -1.8246 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo2_unequal_reg/D   0.6238   2.4485 f  -1.8246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6559   2.4801 r  -1.8242 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[10]/D   0.6738   2.4938 r  -1.8200 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[9]/D   0.6738   2.4938 r  -1.8200 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[11]/D   0.6738   2.4938 r  -1.8200 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[3]/D   0.6738   2.4938 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[0]/D   0.6738   2.4938 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[1]/D   0.6738   2.4937 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[8]/D   0.6738   2.4937 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[2]/D   0.6738   2.4937 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[5]/D   0.6738   2.4937 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[6]/D   0.6738   2.4937 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[7]/D   0.6738   2.4937 r  -1.8199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[0]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[1]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[2]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[4]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[6]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[20]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[21]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[22]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[23]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[24]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[25]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[26]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[27]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[28]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[29]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[30]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[31]/D   0.6261   2.4420 f  -1.8159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/cmd_process_reg/D   0.6287   2.4431 f  -1.8145 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6407   2.4546 f  -1.8139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6559   2.4681 r  -1.8122 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo3_unequal_reg/D   0.6238   2.4350 f  -1.8111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6251   2.4351 f  -1.8100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6412   2.4465 f  -1.8053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[1]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[2]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[3]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[4]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[5]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[6]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[7]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[8]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[9]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[10]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[1]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[2]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[3]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[4]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[5]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[6]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[7]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[8]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[9]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[10]/D   0.6525   2.4498 r  -1.7973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[1]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[2]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[3]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[4]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[5]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[6]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[7]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[8]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[9]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[10]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[1]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[2]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[3]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[4]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[5]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[6]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[7]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[8]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[9]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[10]/D   0.6525   2.4490 r  -1.7965 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[1]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[2]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[3]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[4]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[5]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[6]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[7]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[8]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[9]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[10]/D   0.6255   2.4218 f  -1.7963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[3]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[5]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[7]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[8]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[9]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[10]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[11]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[12]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[13]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[14]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[15]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[16]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[17]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[18]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[19]/D   0.6261   2.4187 f  -1.7926 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[3]/D   0.6573   2.4480 r  -1.7907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[0]/D   0.6175   2.4034 f  -1.7859 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[6]/D   0.6278   2.4132 f  -1.7854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[6]/D   0.6278   2.4129 f  -1.7852 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[1]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[2]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[3]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[4]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[5]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[6]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[7]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[8]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[9]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[10]/D   0.6256   2.4100 f  -1.7844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/cmd_process_reg/D   0.6247   2.4061 f  -1.7815 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/cmd_process_reg/D   0.6247   2.4061 f  -1.7815 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   2.4001 f  -1.7740 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   2.3999 f  -1.7738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.3966 f  -1.7705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3957 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[16]/D   0.6260   2.3952 f  -1.7692 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   2.3910 f  -1.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[32]/D   0.6356   2.3970 f  -1.7614 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[32]/D   0.6358   2.3970 f  -1.7612 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[44]/D   0.6261   2.3851 f  -1.7590 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[44]/D   0.6261   2.3851 f  -1.7590 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4153 r  -1.7585 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4150 r  -1.7582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4150 r  -1.7582 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[10]/D   0.6492   2.4067 r  -1.7575 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4142 r  -1.7574 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3813 f  -1.7552 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.3781 f  -1.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6262   2.3750 f  -1.7489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3733 f  -1.7472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[4]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[6]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[7]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[8]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[9]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[21]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[22]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[23]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[24]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[25]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[26]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[27]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[28]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[29]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[30]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[44]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[45]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46]/D   0.6358   2.3829 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[21]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[22]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[23]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[24]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[25]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[26]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[27]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[28]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[29]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[30]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46]/D   0.6356   2.3826 f  -1.7470 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[4]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[6]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[7]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[8]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[9]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[44]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[45]/D   0.6358   2.3826 f  -1.7468 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6412   2.3795 f  -1.7383 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6262   2.3604 f  -1.7342 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[5]/D   0.6260   2.3594 f  -1.7333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[0]/D   0.6175   2.3507 f  -1.7332 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][9]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][10]/D   0.6724   2.3990 r  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[5]/D   0.6358   2.3625 f  -1.7267 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][1]/D   0.6724   2.3983 r  -1.7259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][10]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][9]/D   0.6725   2.3974 r  -1.7249 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][1]/D   0.6724   2.3966 r  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]/D   0.6358   2.3534 f  -1.7176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]/D   0.6358   2.3518 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3407 f  -1.7147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.3399 f  -1.7138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[16]/D   0.6134   2.3255 f  -1.7122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[17]/D   0.6134   2.3254 f  -1.7120 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   2.3357 f  -1.7097 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6559   2.3610 r  -1.7050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6559   2.3610 r  -1.7050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[0]/D   0.6557   2.3603 r  -1.7047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pvld_d_reg/D   0.6188   2.3199 f  -1.7011 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[24]/D   0.6270   2.3278 f  -1.7009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[26]/D   0.6270   2.3278 f  -1.7009 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6559   2.3490 r  -1.6930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[13]/D   0.6270   2.3144 f  -1.6874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[14]/D   0.6270   2.3144 f  -1.6874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[15]/D   0.6270   2.3144 f  -1.6874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[18]/D   0.6270   2.3144 f  -1.6874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[19]/D   0.6270   2.3144 f  -1.6874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pvld_d_reg/D   0.6510   2.3375 r  -1.6865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6251   2.3038 f  -1.6787 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[36]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[37]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[96]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[98]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[100]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[101]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[102]/D   0.6383   2.3168 f  -1.6784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[65]/D   0.6383   2.3165 f  -1.6782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[66]/D   0.6383   2.3165 f  -1.6782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[67]/D   0.6383   2.3165 f  -1.6782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[68]/D   0.6383   2.3165 f  -1.6782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[69]/D   0.6383   2.3165 f  -1.6782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[70]/D   0.6383   2.3165 f  -1.6782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[32]/D   0.6383   2.3161 f  -1.6778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[33]/D   0.6383   2.3161 f  -1.6778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[64]/D   0.6383   2.3161 f  -1.6778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[97]/D   0.6383   2.3161 f  -1.6778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[99]/D   0.6383   2.3161 f  -1.6778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[34]/D   0.6383   2.3146 f  -1.6763 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[38]/D   0.6383   2.3146 f  -1.6763 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[35]/D   0.6383   2.3140 f  -1.6757 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6759   2.3485 r  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pvld_d_reg/D   0.6510   2.3221 r  -1.6711 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pvld_d_reg/D   0.6510   2.3211 r  -1.6701 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6380   2.3060 f  -1.6679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[45]/D   0.6261   2.2924 f  -1.6664 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[45]/D   0.6261   2.2924 f  -1.6664 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[0]/D   0.6122   2.2783 f  -1.6660 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[0]/D   0.6122   2.2783 f  -1.6660 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.2867 f  -1.6606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/rod_wr_prdy_reg/D   0.6551   2.3156 r  -1.6606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/rod_wr_prdy_reg/D   0.6551   2.3156 r  -1.6606 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/dfifo_wr_prdy_reg/D   0.6154   2.2753 f  -1.6598 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/dfifo_wr_prdy_reg/D   0.6154   2.2753 f  -1.6598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[4]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[6]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[7]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[8]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[9]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[30]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[32]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[33]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[34]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[35]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[36]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[37]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[38]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[39]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[40]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[41]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[42]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[43]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[44]/D   0.6358   2.2936 f  -1.6577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/rod_wr_prdy_reg/D   0.6551   2.3123 r  -1.6572 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/rod_wr_prdy_reg/D   0.6551   2.3123 r  -1.6572 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/rod_wr_prdy_reg/D   0.6551   2.3123 r  -1.6572 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/rod_wr_prdy_reg/D   0.6551   2.3123 r  -1.6572 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/rod_wr_prdy_reg/D   0.6551   2.3123 r  -1.6572 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/rod_wr_prdy_reg/D   0.6551   2.3123 r  -1.6572 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6543   2.3113 r  -1.6570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[34]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[36]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[37]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[38]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[96]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[98]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[100]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[101]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[102]/D   0.6261   2.2777 f  -1.6516 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[65]/D   0.6261   2.2775 f  -1.6514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[66]/D   0.6261   2.2775 f  -1.6514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[67]/D   0.6261   2.2775 f  -1.6514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[68]/D   0.6261   2.2775 f  -1.6514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[69]/D   0.6261   2.2775 f  -1.6514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[70]/D   0.6261   2.2775 f  -1.6514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[32]/D   0.6261   2.2771 f  -1.6510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[33]/D   0.6261   2.2771 f  -1.6510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[35]/D   0.6261   2.2771 f  -1.6510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[64]/D   0.6261   2.2771 f  -1.6510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[97]/D   0.6261   2.2771 f  -1.6510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[99]/D   0.6261   2.2771 f  -1.6510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[79]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[80]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[81]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[82]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[83]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[84]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[85]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[86]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[87]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[88]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[89]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[90]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[91]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[92]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[93]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[94]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[95]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[111]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[112]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[113]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[114]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[115]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[116]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[117]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[118]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[119]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[120]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[121]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[122]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[123]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[124]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[125]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[126]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[127]/D   0.6383   2.2872 f  -1.6489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[128]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[129]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[130]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[131]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[132]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[133]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[134]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[163]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[165]/D   0.6383   2.2856 f  -1.6473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46]/D   0.6261   2.2727 f  -1.6466 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46]/D   0.6261   2.2727 f  -1.6466 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[166]/D   0.6383   2.2849 f  -1.6466 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[227]/D   0.6383   2.2849 f  -1.6466 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/dfifo_wr_prdy_reg/D   0.6154   2.2618 f  -1.6463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.2696 f  -1.6435 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   2.2687 f  -1.6426 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[6]/D   0.6278   2.2703 f  -1.6425 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[2]/D   0.6270   2.2676 f  -1.6406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[3]/D   0.6270   2.2676 f  -1.6406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[4]/D   0.6270   2.2676 f  -1.6406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[5]/D   0.6270   2.2676 f  -1.6406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.2647 f  -1.6387 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2538 f  -1.6361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[20]/D   0.6270   2.2622 f  -1.6352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[21]/D   0.6270   2.2622 f  -1.6352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[22]/D   0.6270   2.2622 f  -1.6352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[23]/D   0.6270   2.2622 f  -1.6352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[25]/D   0.6270   2.2621 f  -1.6351 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[31]/D   0.6270   2.2621 f  -1.6351 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.2604 f  -1.6343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.2604 f  -1.6343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.2604 f  -1.6343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.2604 f  -1.6343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.2604 f  -1.6343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.2580 f  -1.6319 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.2580 f  -1.6319 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2452 f  -1.6276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2451 f  -1.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6264   2.2533 f  -1.6269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[128]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[129]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[130]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[131]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[132]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[133]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[134]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[163]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[165]/D   0.6261   2.2506 f  -1.6245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[166]/D   0.6261   2.2498 f  -1.6238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[227]/D   0.6261   2.2498 f  -1.6238 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/cmd_vld_reg/D   0.6284   2.2504 f  -1.6220 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_valid_reg/D   0.6629   2.2840 r  -1.6211 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[0]/D   0.6122   2.2330 f  -1.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pvld_int_o_reg/D   0.6287   2.2492 f  -1.6205 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[1]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[2]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[3]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[4]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[5]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[6]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[7]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[8]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[9]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[10]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[11]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[12]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[13]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[14]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[15]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[16]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[17]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[18]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[19]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[20]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[21]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[22]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[23]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[24]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[25]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[26]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[27]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[28]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[29]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[30]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[31]/D   0.6617   2.2802 r  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_ready_flop_reg/D   0.6218   2.2403 f  -1.6185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[5]/D   0.6235   2.2418 f  -1.6183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[5]/D   0.6235   2.2415 f  -1.6180 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[1]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[2]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[3]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[4]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[5]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[6]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[7]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[8]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[9]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[10]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[11]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[1]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[2]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[3]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[4]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[5]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[6]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[7]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[8]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[9]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[10]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[11]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[12]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[12]/D   0.6527   2.2702 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[1]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[2]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[3]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[4]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[5]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[6]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[7]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[8]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[9]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[10]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[11]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[1]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[2]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[3]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[4]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[5]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[6]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[7]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[8]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[9]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[10]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[11]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[12]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[12]/D   0.6527   2.2694 r  -1.6167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][2]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][3]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][4]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][5]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][7]/D   0.6729   2.2893 r  -1.6164 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6380   2.2533 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6380   2.2533 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[6]/D   0.6278   2.2430 f  -1.6152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][2]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][3]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][4]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][5]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][7]/D   0.6729   2.2876 r  -1.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.2406 f  -1.6145 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.2405 f  -1.6144 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.2405 f  -1.6144 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.2405 f  -1.6144 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][6]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][8]/D   0.6730   2.2856 r  -1.6125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[3]/D   0.6278   2.2401 f  -1.6123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[3]/D   0.6278   2.2399 f  -1.6121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2297 f  -1.6119 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2287 f  -1.6109 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][6]/D   0.6731   2.2839 r  -1.6108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][8]/D   0.6731   2.2839 r  -1.6108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][6]/D   0.6731   2.2839 r  -1.6108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][8]/D   0.6731   2.2839 r  -1.6108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][6]/D   0.6731   2.2839 r  -1.6108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][8]/D   0.6731   2.2839 r  -1.6108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.2360 f  -1.6100 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2248 f  -1.6072 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.2332 f  -1.6071 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[8]/D   0.6260   2.2296 f  -1.6036 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][0]/D   0.6734   2.2766 r  -1.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.2290 f  -1.6029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.2290 f  -1.6029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.2290 f  -1.6029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][0]/D   0.6735   2.2749 r  -1.6014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][0]/D   0.6735   2.2749 r  -1.6014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][0]/D   0.6735   2.2749 r  -1.6014 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pvld_int_o_reg/D   0.6287   2.2259 f  -1.5971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[7]/D   0.6270   2.2198 f  -1.5928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[10]/D   0.6270   2.2198 f  -1.5928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[12]/D   0.6270   2.2198 f  -1.5928 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2094 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[1]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[2]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[3]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[4]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[5]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[6]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[7]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[8]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[9]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[10]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[11]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[12]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[1]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[2]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[3]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[4]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[5]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[6]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[7]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[8]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[9]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[10]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[11]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[12]/D   0.6253   2.2168 f  -1.5915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2084 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[0]/D   0.6560   2.2450 r  -1.5891 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[0]/D   0.6560   2.2450 r  -1.5891 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[0]/D   0.6560   2.2442 r  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[0]/D   0.6560   2.2442 r  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[27]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[28]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[29]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[30]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][0]/D   0.6740   2.2586 r  -1.5845 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[1]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[2]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[3]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[4]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[5]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[6]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[8]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[10]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[12]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[13]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[17]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[20]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[21]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[22]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[23]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[24]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[26]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[28]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[29]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[34]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[35]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[37]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[38]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[39]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[40]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[43]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[49]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[52]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[53]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[55]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[60]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[61]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[65]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[66]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[67]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[68]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[69]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[71]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[72]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[73]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[81]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[83]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[84]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[87]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[88]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[89]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[97]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[100]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[103]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[104]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[105]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[106]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[113]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[116]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[118]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[119]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[120]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[121]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[123]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[125]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[50]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[114]/D   0.6261   2.2104 f  -1.5843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][0]/D   0.6741   2.2570 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[1]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[2]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[3]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[4]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[5]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[6]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[7]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[8]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[9]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[10]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[11]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[12]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[13]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[14]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[15]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[16]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[17]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[18]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[19]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[20]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[21]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[22]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[23]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[24]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[30]/D   0.6617   2.2446 r  -1.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[32]/D   0.6740   2.2565 r  -1.5825 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2375 r  -1.5825 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2343 r  -1.5792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2342 r  -1.5792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2342 r  -1.5791 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[41]/D   0.6751   2.2520 r  -1.5769 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[42]/D   0.6751   2.2520 r  -1.5769 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2338 r  -1.5765 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[33]/D   0.6751   2.2507 r  -1.5755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[21]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[22]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[23]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[24]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[25]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[26]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[27]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[28]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[29]/D   0.6358   2.2092 f  -1.5734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2305 r  -1.5732 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2305 r  -1.5732 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[12]/D   0.6251   2.1979 f  -1.5728 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[11]/D   0.6252   2.1979 f  -1.5727 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[12]/D   0.6251   2.1978 f  -1.5727 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[11]/D   0.6252   2.1978 f  -1.5726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[1]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[2]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[3]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[4]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[5]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[6]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[7]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[8]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[10]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[9]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[0]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[0]/D   0.6134   2.1851 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[1]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[2]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[3]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[4]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[5]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[6]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[7]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[8]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[10]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[9]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[0]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[9]/D   0.6270   2.1980 f  -1.5711 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/rod_wr_prdy_reg/D   0.6583   2.2282 r  -1.5699 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pvld_int_o_reg/D   0.6595   2.2277 r  -1.5682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pvld_int_o_reg/D   0.6595   2.2268 r  -1.5672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][6]/D   0.6742   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][8]/D   0.6742   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][6]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][8]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][6]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][8]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][6]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][8]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][6]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][8]/D   0.6743   2.2400 r  -1.5658 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[4]/D   0.6539   2.2180 r  -1.5641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][6]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][8]/D   0.6744   2.2385 r  -1.5640 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[4]/D   0.6539   2.2177 r  -1.5638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6260   2.1896 f  -1.5636 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[13]/D   0.6254   2.1842 f  -1.5587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][2]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][3]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][4]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][5]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][7]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][2]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][3]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][4]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][5]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][7]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][4]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][7]/D   0.6742   2.2320 r  -1.5578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][2]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][3]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][4]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][5]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][7]/D   0.6743   2.2320 r  -1.5577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][2]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][3]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][4]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][5]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][7]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][2]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][3]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][4]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][5]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][7]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][2]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][3]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][4]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][5]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][7]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][2]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][3]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][4]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][5]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][7]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][2]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][3]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][4]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][5]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][7]/D   0.6744   2.2304 r  -1.5560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[5]/D   0.6601   2.2133 r  -1.5531 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[1]/D   0.6215   2.1745 f  -1.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.1788 f  -1.5527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.1786 f  -1.5525 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.1786 f  -1.5525 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[0]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[2]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[3]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[5]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[7]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[9]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[10]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[11]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[12]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[14]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[20]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[21]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[22]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[23]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[24]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[25]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[26]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[27]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[28]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[29]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[30]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[31]/D   0.6260   2.1773 f  -1.5513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[7]/D   0.6260   2.1770 f  -1.5510 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[5]/D   0.6260   2.1770 f  -1.5509 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[6]/D   0.6260   2.1770 f  -1.5509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.1761 f  -1.5500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.1760 f  -1.5500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.1760 f  -1.5500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.1760 f  -1.5500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.1760 f  -1.5499 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.1759 f  -1.5498 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12]/D   0.6251   2.1747 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11]/D   0.6252   2.1747 f  -1.5495 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[1]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[2]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[3]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[4]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[5]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[6]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[7]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[8]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[9]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[1]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[2]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[3]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[4]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[5]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[6]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[7]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[8]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[9]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[10]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[11]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[12]/D   0.6256   2.1706 f  -1.5451 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[0]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[1]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[2]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[3]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[4]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[5]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[6]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[7]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[10]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[11]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[13]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[14]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[16]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[20]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[21]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[22]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[23]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[24]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[25]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[26]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[27]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[28]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[29]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[30]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[31]/D   0.6261   2.1686 f  -1.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[0]/D   0.6746   2.2165 r  -1.5419 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.1667 f  -1.5406 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.1666 f  -1.5405 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[1]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[2]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[3]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[4]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[5]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[6]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[7]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[8]/D   0.6746   2.2133 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[9]/D   0.6746   2.2132 r  -1.5386 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[12]/D   0.6251   2.1624 f  -1.5372 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[11]/D   0.6252   2.1624 f  -1.5372 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[160]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[161]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[162]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[164]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[192]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[193]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[194]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[196]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[197]/D   0.6383   2.1751 f  -1.5368 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[10]/D   0.6261   2.1624 f  -1.5363 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[1]/D   0.6134   2.1467 f  -1.5333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.1567 f  -1.5306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6557   2.1861 r  -1.5305 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.1559 f  -1.5298 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[2]/D   0.6133   2.1394 f  -1.5261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[72]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[73]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[74]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[75]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[76]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[77]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[78]/D   0.6383   2.1644 f  -1.5260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[106]/D   0.6383   2.1633 f  -1.5250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[107]/D   0.6383   2.1633 f  -1.5250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[110]/D   0.6383   2.1633 f  -1.5250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[104]/D   0.6383   2.1611 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[105]/D   0.6383   2.1611 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[108]/D   0.6383   2.1611 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[109]/D   0.6383   2.1611 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[48]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[49]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[50]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[51]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[52]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[53]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[54]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[55]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[56]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[57]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[58]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[59]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[60]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[61]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[62]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[63]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[47]/D   0.6383   2.1581 f  -1.5198 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[4]/D   0.6260   2.1441 f  -1.5180 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]/D   0.6358   2.1517 f  -1.5158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[160]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[161]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[162]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[164]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[192]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[193]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[194]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[196]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[197]/D   0.6261   2.1400 f  -1.5139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[79]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[80]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[81]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[82]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[83]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[84]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[85]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[86]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[87]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[88]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[89]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[90]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[91]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[92]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[93]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[94]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[95]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[111]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[112]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[113]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[114]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[115]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[116]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[117]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[118]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[119]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[120]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[121]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[122]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[123]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[124]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[125]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[126]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[127]/D   0.6383   2.1500 f  -1.5116 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[4]/D   0.6358   2.1472 f  -1.5113 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[14]/D   0.6383   2.1471 f  -1.5088 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[13]/D   0.6383   2.1453 f  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[10]/D   0.6383   2.1450 f  -1.5067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[12]/D   0.6383   2.1450 f  -1.5067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[72]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[73]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[74]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[75]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[76]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[77]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[78]/D   0.6261   2.1314 f  -1.5053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[9]/D   0.6383   2.1434 f  -1.5051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[8]/D   0.6383   2.1432 f  -1.5049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[11]/D   0.6383   2.1432 f  -1.5049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[104]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[105]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[106]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[107]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[108]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[109]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[110]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[0]/D   0.6272   2.1211 f  -1.4938 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[20]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[22]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[24]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[26]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[28]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[30]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[4]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[5]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[6]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[7]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[8]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[9]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[11]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[12]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[13]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[15]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[18]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[23]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[24]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[15]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[23]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[4]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[5]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[6]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[21]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[23]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[25]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[27]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[29]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[31]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[17]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[19]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[22]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[27]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[28]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[29]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[31]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[13]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[22]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[26]/D   0.6616   2.1538 r  -1.4922 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[16]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[26]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[20]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[14]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[21]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[25]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[9]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[10]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[12]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[13]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[12]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[17]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[19]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[21]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[27]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[29]/D   0.6619   2.1538 r  -1.4919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][9]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][10]/D   0.6742   2.1656 r  -1.4914 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[32]/SETB   0.4759   1.9668 f  -1.4910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][1]/D   0.6742   2.1642 r  -1.4900 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][1]/D   0.6742   2.1642 r  -1.4900 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][1]/D   0.6742   2.1642 r  -1.4900 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][9]/D   0.6743   2.1640 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][9]/D   0.6743   2.1640 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][10]/D   0.6743   2.1640 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][9]/D   0.6743   2.1640 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][10]/D   0.6743   2.1640 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][10]/D   0.6743   2.1640 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[10]/D   0.6261   2.1145 f  -1.4884 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[12]/D   0.6261   2.1145 f  -1.4884 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[14]/D   0.6261   2.1145 f  -1.4884 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][1]/D   0.6743   2.1627 r  -1.4883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[14]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[10]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[14]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[2]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[3]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[4]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[5]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[7]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[9]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[20]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[0]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[1]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[2]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[3]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[7]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[30]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[6]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[10]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[18]/D   0.6616   2.1495 r  -1.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[0]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[8]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[16]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[3]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[11]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[1]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[11]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[31]/D   0.6619   2.1495 r  -1.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[9]/D   0.6261   2.1129 f  -1.4868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[8]/D   0.6261   2.1127 f  -1.4866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[11]/D   0.6261   2.1127 f  -1.4866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[13]/D   0.6261   2.1127 f  -1.4866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[42]/D   0.6383   2.1197 f  -1.4814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[195]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[198]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[224]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[225]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[226]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[228]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[229]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[230]/D   0.6383   2.1194 f  -1.4811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[1]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[2]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[3]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[4]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[5]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[6]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[7]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[8]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[9]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[10]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[11]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[12]/D   0.6255   2.1065 f  -1.4810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[41]/D   0.6383   2.1182 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[44]/D   0.6383   2.1182 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[46]/D   0.6383   2.1182 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[43]/D   0.6383   2.1176 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[45]/D   0.6383   2.1176 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[40]/D   0.6383   2.1161 f  -1.4777 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/wr_popping_reg/D   0.6082   2.0856 f  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[32]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[34]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[35]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[36]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[37]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[38]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[39]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[40]/D   0.6751   2.1498 r  -1.4746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[2]/D   0.6247   2.0990 f  -1.4743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[2]/D   0.6247   2.0987 f  -1.4741 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[135]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[136]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[137]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[138]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[139]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[140]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[141]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[142]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[143]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[144]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[145]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[146]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[147]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[148]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[149]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[150]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[151]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[152]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[153]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[154]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[155]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[156]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[157]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[158]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[159]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[167]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[168]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[169]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[170]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[171]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[172]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[173]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[174]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[175]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[176]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[177]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[178]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[179]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[180]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[181]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[182]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[183]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[184]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[185]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[186]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[187]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[188]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[189]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[190]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[191]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[199]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[200]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[201]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[202]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[203]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[204]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[205]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[206]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[207]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[208]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[209]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[210]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[211]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[212]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[213]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[214]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[215]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[216]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[217]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[218]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[219]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[220]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[221]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[222]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[223]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[231]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[232]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[233]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[234]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[235]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[236]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[237]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[238]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[239]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[240]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[241]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[242]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[243]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[244]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[245]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[246]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[247]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[248]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[249]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[250]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[251]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[252]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[253]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[254]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[255]/D   0.6383   2.1119 f  -1.4736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[16]/D   0.6301   2.0972 f  -1.4671 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[18]/D   0.6301   2.0972 f  -1.4671 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[15]/D   0.6302   2.0923 f  -1.4621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[17]/D   0.6302   2.0923 f  -1.4621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[19]/D   0.6302   2.0923 f  -1.4621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[25]/D   0.6302   2.0923 f  -1.4621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][11]/D   0.6258   2.0857 f  -1.4599 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][11]/D   0.6258   2.0856 f  -1.4598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][12]/D   0.6261   2.0857 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][12]/D   0.6261   2.0856 f  -1.4596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][12]/D   0.6261   2.0856 f  -1.4595 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[6]/D   0.6270   2.0864 f  -1.4594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[8]/D   0.6270   2.0864 f  -1.4594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[11]/D   0.6270   2.0864 f  -1.4594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[195]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[198]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[224]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[225]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[226]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[228]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[229]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[230]/D   0.6261   2.0843 f  -1.4582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][11]/D   0.6249   2.0806 f  -1.4557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][11]/D   0.6249   2.0806 f  -1.4557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][11]/D   0.6249   2.0806 f  -1.4557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[42]/D   0.6261   2.0812 f  -1.4551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[43]/D   0.6261   2.0812 f  -1.4551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[45]/D   0.6261   2.0812 f  -1.4551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][11]/D   0.6256   2.0806 f  -1.4550 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][11]/D   0.6256   2.0806 f  -1.4550 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][11]/D   0.6256   2.0806 f  -1.4550 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][12]/D   0.6259   2.0806 f  -1.4547 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][12]/D   0.6259   2.0806 f  -1.4547 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][12]/D   0.6259   2.0806 f  -1.4547 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][12]/D   0.6259   2.0806 f  -1.4547 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][12]/D   0.6259   2.0806 f  -1.4547 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][12]/D   0.6259   2.0806 f  -1.4547 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][11]/D   0.6249   2.0795 f  -1.4546 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][11]/D   0.6249   2.0795 f  -1.4546 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][11]/D   0.6249   2.0795 f  -1.4546 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[25]/D   0.6303   2.0842 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[26]/D   0.6303   2.0842 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[27]/D   0.6303   2.0842 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[28]/D   0.6303   2.0842 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[29]/D   0.6303   2.0842 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[31]/D   0.6303   2.0842 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][11]/D   0.6256   2.0795 f  -1.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[40]/D   0.6261   2.0796 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[41]/D   0.6261   2.0796 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[44]/D   0.6261   2.0796 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[46]/D   0.6261   2.0796 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][12]/D   0.6259   2.0795 f  -1.4536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][11]/D   0.6261   2.0795 f  -1.4535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][11]/D   0.6261   2.0795 f  -1.4535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][11]/D   0.6261   2.0795 f  -1.4535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][11]/D   0.6261   2.0795 f  -1.4535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][11]/D   0.6261   2.0795 f  -1.4535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[0]/D   0.6284   2.0742 f  -1.4459 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_valid_reg/D   0.6601   2.1030 r  -1.4429 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[30]/D   0.6492   2.0913 r  -1.4422 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[31]/D   0.6492   2.0913 r  -1.4422 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[16]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[17]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[18]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[19]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[20]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[21]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[22]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[23]/D   0.6491   2.0885 r  -1.4394 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[24]/D   0.6492   2.0885 r  -1.4393 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[25]/D   0.6492   2.0885 r  -1.4393 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[26]/D   0.6492   2.0885 r  -1.4393 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[27]/D   0.6492   2.0885 r  -1.4393 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[28]/D   0.6492   2.0885 r  -1.4393 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[29]/D   0.6492   2.0885 r  -1.4393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/sdp2mcif_rd_cdt_lat_fifo_pop_reg/D   0.6274   2.0605 f  -1.4331 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[5]/D   0.6278   2.0594 f  -1.4316 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[12]/D   0.6254   2.0569 f  -1.4315 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[17]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[15]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[19]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[20]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[22]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[23]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[25]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[26]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[28]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[29]/D   0.6780   2.1029 r  -1.4250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[16]/D   0.6780   2.1028 r  -1.4248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[18]/D   0.6780   2.1028 r  -1.4248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[21]/D   0.6780   2.1028 r  -1.4248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[24]/D   0.6780   2.1028 r  -1.4248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[27]/D   0.6780   2.1028 r  -1.4248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[31]/D   0.6780   2.1028 r  -1.4248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[30]/D   0.6780   2.1026 r  -1.4246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/wr_popping_reg/D   0.6082   2.0328 f  -1.4246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[71]/D   0.6383   2.0564 f  -1.4180 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[7]/D   0.6383   2.0542 f  -1.4159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[0]/D   0.6383   2.0541 f  -1.4158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[2]/D   0.6383   2.0541 f  -1.4158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[3]/D   0.6383   2.0541 f  -1.4158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[4]/D   0.6383   2.0541 f  -1.4158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[39]/D   0.6383   2.0541 f  -1.4158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[6]/D   0.6383   2.0517 f  -1.4134 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[2]/D   0.6492   2.0624 r  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[1]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[3]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[9]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[13]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[14]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[15]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[17]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[22]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[24]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[26]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[27]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[29]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[30]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[31]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[33]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[38]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[39]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[42]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[43]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[44]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[45]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[46]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[47]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[50]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[55]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[62]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[63]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[66]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[76]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[77]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[78]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[79]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[81]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[89]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[93]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[94]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[95]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[97]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[105]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[109]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[110]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[111]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[113]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[114]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[115]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[123]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[125]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[126]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[127]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/ctrl_done_reg[0]/D   0.6261   2.0392 f  -1.4132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[3]/D   0.6492   2.0621 r  -1.4130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[48]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[49]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[50]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[51]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[52]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[53]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[54]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[55]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[56]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[57]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[58]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[59]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[60]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[61]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[62]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[63]/D   0.6418   2.0544 f  -1.4125 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[0]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[6]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[8]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[10]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[11]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[12]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[16]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[18]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[19]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[21]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[23]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[25]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[28]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[32]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[34]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[35]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[40]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[41]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[48]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[49]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[51]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[52]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[54]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[56]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[58]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[60]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[64]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[67]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[72]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[73]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[80]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[82]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[83]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[87]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[92]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[96]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[98]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[99]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[103]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[107]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[108]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[112]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[116]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[118]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[119]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[120]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[121]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[122]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[124]/D   0.6261   2.0382 f  -1.4121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[1]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[2]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[3]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[8]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[9]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[10]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[11]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[12]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[13]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[14]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[15]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[17]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[19]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[21]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[22]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[23]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[24]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[25]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[26]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[27]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[28]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[29]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[30]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[31]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[33]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[34]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[35]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[38]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[39]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[40]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[41]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[42]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[43]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[44]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[45]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[46]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[47]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[49]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[50]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[51]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[52]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[54]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[55]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[56]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[57]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[58]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[59]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[61]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[62]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[63]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[65]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[66]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[67]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[72]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[74]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[75]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[76]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[77]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[78]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[79]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[80]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[81]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[83]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[85]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[86]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[87]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[88]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[89]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[90]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[91]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[92]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[93]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[94]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[95]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[97]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[99]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[101]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[102]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[103]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[104]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[105]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[106]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[107]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[108]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[109]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[110]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[111]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[113]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[114]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[115]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[116]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[120]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[121]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[122]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[123]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[124]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[125]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[126]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[127]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/ctrl_done_reg[0]/D   0.6261   2.0371 f  -1.4110 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[5]/D   0.6383   2.0482 f  -1.4099 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[103]/D   0.6383   2.0482 f  -1.4099 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[4]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[5]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[20]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[21]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[37]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[52]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[53]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[68]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[69]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[84]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[85]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[100]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[116]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[120]/D   0.6261   2.0353 f  -1.4093 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[0]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[11]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[16]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[32]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[33]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[48]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[64]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[78]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[80]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[91]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[96]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[106]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[112]/D   0.6261   2.0314 f  -1.4053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[1]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[2]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[6]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[7]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[8]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[9]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[12]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[13]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[17]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[22]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[23]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[29]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[34]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[38]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[39]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[40]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[44]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[49]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[54]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[55]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[61]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[65]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[66]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[70]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[71]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[72]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[73]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[76]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[81]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[86]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[87]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[88]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[89]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[92]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[93]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[97]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[101]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[102]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[103]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[104]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[107]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[108]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[113]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[117]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[118]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[119]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[121]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[123]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[124]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[125]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[50]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[114]/D   0.6261   2.0301 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_pvld_reg/D   0.6224   2.0264 f  -1.4040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[4]/D   0.6492   2.0492 r  -1.4001 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[5]/D   0.6492   2.0492 r  -1.4001 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[3]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[15]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[19]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[26]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[31]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[35]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[36]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[47]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[51]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[63]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[67]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[79]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[83]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[94]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[95]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[99]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[105]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[110]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[111]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[115]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[126]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[127]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[18]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[82]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[98]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/ctrl_done_reg[0]/D   0.6261   2.0243 f  -1.3982 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/cmux2dp_prdy_reg/D   0.6140   2.0118 f  -1.3978 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][11]/D   0.6249   2.0142 f  -1.3893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][11]/D   0.6249   2.0142 f  -1.3893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][11]/D   0.6249   2.0142 f  -1.3893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][11]/D   0.6249   2.0142 f  -1.3892 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][12]/D   0.6259   2.0142 f  -1.3883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][12]/D   0.6259   2.0142 f  -1.3883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][12]/D   0.6259   2.0142 f  -1.3883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][12]/D   0.6259   2.0142 f  -1.3883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][12]/D   0.6259   2.0142 f  -1.3883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][12]/D   0.6259   2.0142 f  -1.3882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][12]/D   0.6259   2.0142 f  -1.3882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][11]/D   0.6261   2.0142 f  -1.3882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][11]/D   0.6261   2.0142 f  -1.3882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][11]/D   0.6261   2.0142 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][11]/D   0.6249   2.0130 f  -1.3881 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][12]/D   0.6259   2.0130 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[0]/D   0.6177   2.0044 f  -1.3867 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[0]/D   0.6177   2.0041 f  -1.3864 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[13]/D   0.6491   2.0353 r  -1.3863 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6264   2.0121 f  -1.3857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][11]/D   0.6258   2.0091 f  -1.3833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][12]/D   0.6261   2.0091 f  -1.3830 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6380   2.0199 f  -1.3819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[135]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[136]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[137]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[138]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[139]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[140]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[141]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[142]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[143]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[144]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[145]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[146]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[147]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[148]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[149]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[150]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[151]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[152]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[153]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[154]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[155]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[156]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[157]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[158]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[159]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[167]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[168]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[169]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[170]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[171]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[172]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[173]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[174]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[175]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[176]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[177]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[178]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[179]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[180]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[181]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[182]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[183]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[184]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[185]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[186]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[187]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[188]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[189]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[190]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[191]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[199]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[200]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[201]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[202]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[203]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[204]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[205]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[206]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[207]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[208]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[209]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[210]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[211]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[212]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[213]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[214]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[215]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[216]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[217]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[218]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[219]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[220]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[221]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[222]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[223]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[231]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[232]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[233]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[234]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[235]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[236]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[237]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[238]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[239]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[240]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[241]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[242]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[243]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[244]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[245]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[246]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[247]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[248]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[249]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[250]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[251]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[252]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[253]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[254]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[255]/D   0.6383   2.0188 f  -1.3805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/sdp2mcif_rd_cdt_lat_fifo_pop_reg/D   0.6274   2.0078 f  -1.3803 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[0]/D   0.6125   1.9900 f  -1.3775 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[4]/D   0.6539   2.0281 r  -1.3742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_int_reg/D   0.6455   2.0179 r  -1.3725 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[14]/D   0.6130   1.9823 f  -1.3694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[15]/D   0.6130   1.9823 f  -1.3694 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0]/D   0.6173   1.9866 f  -1.3693 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[0]/D   0.6173   1.9866 f  -1.3693 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[3]/D   0.6601   2.0264 r  -1.3664 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[0]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[1]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[2]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[3]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[4]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[5]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[6]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[7]/D   0.6260   1.9920 f  -1.3660 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[0]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[1]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[2]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[3]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[4]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[5]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[6]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[7]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[8]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[9]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[10]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[11]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[12]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[13]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[14]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[15]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[16]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[17]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[18]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[19]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[20]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[21]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[22]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[23]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[24]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[25]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[26]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[27]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[28]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[29]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[30]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[31]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[0]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[1]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[2]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[3]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[4]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[5]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[6]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[7]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[8]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[9]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[10]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[11]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[12]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[13]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[14]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[15]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[16]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[17]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[18]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[19]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[20]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[21]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[22]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[23]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[24]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[25]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[26]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[27]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[28]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[29]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[30]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[31]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[1]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[2]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[3]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[4]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[5]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[6]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[7]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[8]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[9]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[10]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[11]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[12]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[13]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[14]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[15]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[16]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[17]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[18]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[19]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[20]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[21]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[22]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[23]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[24]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[25]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[26]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[27]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[28]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[29]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[30]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[31]/D   0.6524   2.0176 r  -1.3652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[0]/D   0.6527   2.0176 r  -1.3649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_valid_reg/D   0.6627   2.0265 r  -1.3639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][11]/D   0.6256   1.9877 f  -1.3620 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][11]/D   0.6256   1.9877 f  -1.3620 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][11]/D   0.6256   1.9877 f  -1.3620 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][11]/D   0.6256   1.9876 f  -1.3620 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][11]/D   0.6256   1.9875 f  -1.3619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][12]/D   0.6259   1.9877 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][12]/D   0.6259   1.9877 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][12]/D   0.6259   1.9877 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][12]/D   0.6259   1.9877 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][12]/D   0.6259   1.9877 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][12]/D   0.6259   1.9876 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][12]/D   0.6259   1.9876 f  -1.3617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][11]/D   0.6261   1.9877 f  -1.3616 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][11]/D   0.6261   1.9877 f  -1.3616 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][11]/D   0.6261   1.9876 f  -1.3615 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][12]/D   0.6259   1.9875 f  -1.3615 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][11]/D   0.6256   1.9865 f  -1.3609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg/D   0.6098   1.9705 f  -1.3607 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/alu_shift_prdy_reg/D   0.6211   1.9818 f  -1.3607 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][12]/D   0.6259   1.9865 f  -1.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg/D   0.6098   1.9702 f  -1.3604 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[1]/D   0.6383   1.9958 f  -1.3574 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[0]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[7]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[9]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[11]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[14]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[16]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[19]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[25]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[27]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[30]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[31]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[32]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[33]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[36]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[41]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[42]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[44]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[45]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[46]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[48]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[51]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[54]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[56]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[57]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[58]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[59]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[62]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[63]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[64]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[70]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[74]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[75]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[76]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[77]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[78]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[79]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[80]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[85]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[86]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[90]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[91]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[92]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[93]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[96]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[99]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[101]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[107]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[108]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[109]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[110]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[111]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[112]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[115]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[122]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[124]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[126]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[127]/D   0.6261   1.9815 f  -1.3555 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[18]/D   0.6261   1.9815 f  -1.3554 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[82]/D   0.6261   1.9815 f  -1.3554 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[98]/D   0.6261   1.9815 f  -1.3554 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/ctrl_done_reg[0]/D   0.6261   1.9815 f  -1.3554 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_busy_int_reg/D   0.6266   1.9812 f  -1.3546 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_busy_int_reg/D   0.6266   1.9809 f  -1.3543 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_valid_reg/D   0.6627   2.0149 r  -1.3523 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[11]/D   0.6125   1.9645 f  -1.3520 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[12]/D   0.6130   1.9645 f  -1.3515 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[1]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[4]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[6]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[8]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[13]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[15]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[16]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[17]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[18]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[19]/D   0.6260   1.9773 f  -1.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[3]/D   0.6278   1.9781 f  -1.3503 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/alu_shift_prdy_reg/D   0.6211   1.9702 f  -1.3491 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[1]/D   0.6601   2.0077 r  -1.3475 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[7]/D   0.6492   1.9965 r  -1.3474 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[6]/D   0.6125   1.9577 f  -1.3451 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[71]/D   0.6261   1.9678 f  -1.3417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[103]/D   0.6261   1.9678 f  -1.3417 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[10]/D   0.6125   1.9539 f  -1.3414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_p_reg/D   0.6123   1.9489 f  -1.3366 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[0]/D   0.6109   1.9466 f  -1.3357 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[2]/D   0.6113   1.9466 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[3]/D   0.6113   1.9466 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[4]/D   0.6113   1.9466 f  -1.3353 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[5]/D   0.6113   1.9466 f  -1.3353 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[7]/D   0.6115   1.9466 f  -1.3352 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[8]/D   0.6117   1.9466 f  -1.3349 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[9]/D   0.6117   1.9466 f  -1.3349 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[16]/D   0.6118   1.9466 f  -1.3349 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[17]/D   0.6118   1.9466 f  -1.3349 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[10]/D   0.6118   1.9466 f  -1.3348 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[11]/D   0.6118   1.9466 f  -1.3348 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[6]/D   0.6119   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[24]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[25]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[26]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[27]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[28]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[29]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[30]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[31]/D   0.6120   1.9466 f  -1.3347 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[12]/D   0.6120   1.9466 f  -1.3346 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[13]/D   0.6120   1.9466 f  -1.3346 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[1]/D   0.6120   1.9466 f  -1.3346 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[14]/D   0.6121   1.9466 f  -1.3345 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[15]/D   0.6121   1.9466 f  -1.3345 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[0]/D   0.6109   1.9438 f  -1.3329 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[2]/D   0.6113   1.9438 f  -1.3325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[3]/D   0.6113   1.9438 f  -1.3325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[14]/D   0.6113   1.9438 f  -1.3325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[15]/D   0.6113   1.9438 f  -1.3325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[7]/D   0.6115   1.9438 f  -1.3323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg/D   0.6220   1.9542 f  -1.3322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[8]/D   0.6117   1.9438 f  -1.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[9]/D   0.6117   1.9438 f  -1.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[17]/D   0.6118   1.9438 f  -1.3320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[12]/D   0.6118   1.9438 f  -1.3320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[18]/D   0.6119   1.9438 f  -1.3319 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[6]/D   0.6119   1.9438 f  -1.3319 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[24]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[25]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[26]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[27]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[28]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[29]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[30]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[31]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[10]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[11]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[13]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[1]/D   0.6120   1.9438 f  -1.3318 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[4]/D   0.6121   1.9438 f  -1.3317 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[5]/D   0.6121   1.9438 f  -1.3317 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[0]/D   0.6109   1.9423 f  -1.3314 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1]/D   0.6177   1.9489 f  -1.3312 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[2]/D   0.6113   1.9423 f  -1.3310 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[3]/D   0.6113   1.9423 f  -1.3310 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[4]/D   0.6113   1.9423 f  -1.3310 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[2]/D   0.6113   1.9422 f  -1.3310 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[3]/D   0.6113   1.9422 f  -1.3310 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[5]/D   0.6113   1.9423 f  -1.3309 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[14]/D   0.6113   1.9422 f  -1.3309 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[15]/D   0.6113   1.9422 f  -1.3309 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[7]/D   0.6115   1.9423 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[7]/D   0.6115   1.9422 f  -1.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[0]/D   0.6115   1.9422 f  -1.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[8]/D   0.6117   1.9423 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[9]/D   0.6117   1.9423 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[16]/D   0.6118   1.9423 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[17]/D   0.6118   1.9423 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[8]/D   0.6117   1.9422 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[9]/D   0.6117   1.9422 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[10]/D   0.6118   1.9423 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[11]/D   0.6118   1.9423 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[16]/D   0.6118   1.9422 f  -1.3304 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[17]/D   0.6118   1.9422 f  -1.3304 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[12]/D   0.6118   1.9422 f  -1.3304 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[18]/D   0.6119   1.9423 f  -1.3304 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[6]/D   0.6119   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[24]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[26]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[27]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[28]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[29]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[30]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[31]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[12]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[6]/D   0.6119   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[13]/D   0.6120   1.9423 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[24]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[25]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[26]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[27]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[28]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[29]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[30]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[31]/D   0.6120   1.9422 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[1]/D   0.6120   1.9423 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[10]/D   0.6120   1.9422 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[11]/D   0.6120   1.9422 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[13]/D   0.6120   1.9422 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[1]/D   0.6120   1.9422 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[14]/D   0.6121   1.9423 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[15]/D   0.6121   1.9423 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[4]/D   0.6121   1.9422 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[5]/D   0.6121   1.9422 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[8]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[9]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[12]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[15]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[17]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[18]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[19]/D   0.6261   1.9512 f  -1.3251 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_busy_int_reg/D   0.6042   1.9290 f  -1.3248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[15]/D   0.6113   1.9320 f  -1.3207 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[0]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[1]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[2]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[14]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[15]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[16]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[17]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[18]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[19]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[20]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[21]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[22]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[23]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[24]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[25]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[26]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[27]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[28]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[29]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[30]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[31]/D   0.6495   1.9700 r  -1.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[0]/D   0.6115   1.9320 f  -1.3204 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[16]/D   0.6118   1.9320 f  -1.3202 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[17]/D   0.6118   1.9320 f  -1.3202 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[18]/D   0.6119   1.9320 f  -1.3201 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[19]/D   0.6119   1.9320 f  -1.3201 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[20]/D   0.6119   1.9320 f  -1.3201 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[21]/D   0.6119   1.9320 f  -1.3201 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[22]/D   0.6119   1.9320 f  -1.3201 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[23]/D   0.6119   1.9320 f  -1.3201 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[24]/D   0.6120   1.9320 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[25]/D   0.6120   1.9320 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[26]/D   0.6120   1.9320 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[28]/D   0.6120   1.9320 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.9455 f  -1.3195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[0]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[1]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[2]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[3]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[4]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[5]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[6]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[7]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[8]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[9]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[10]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[11]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[12]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[13]/D   0.6510   1.9700 r  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_status_unequal_reg/D   0.6521   1.9700 r  -1.3179 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[16]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[17]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[18]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[19]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[20]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[21]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[22]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[23]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[24]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[25]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[26]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[27]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[29]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[15]/D   0.6121   1.9290 f  -1.3169 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[0]/D   0.6111   1.9271 f  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[3]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[4]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[5]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[6]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[8]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[10]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[11]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[12]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[23]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[25]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[29]/D   0.6495   1.9651 r  -1.3156 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[22]/D   0.6119   1.9271 f  -1.3152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[27]/D   0.6119   1.9271 f  -1.3152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[3]/D   0.6120   1.9271 f  -1.3151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[4]/D   0.6120   1.9271 f  -1.3151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[5]/D   0.6120   1.9271 f  -1.3151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[1]/D   0.6120   1.9271 f  -1.3151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[2]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[15]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[18]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[20]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[21]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[26]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[7]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[13]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[14]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[16]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[17]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[19]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[23]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[24]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[25]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[28]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[29]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[30]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[31]/D   0.6121   1.9271 f  -1.3150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[21]/D   0.6510   1.9651 r  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[26]/D   0.6510   1.9651 r  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[27]/D   0.6510   1.9651 r  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[28]/D   0.6510   1.9651 r  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[30]/D   0.6510   1.9651 r  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[31]/D   0.6510   1.9651 r  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[11]/D   0.6254   1.9395 f  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[16]/D   0.6118   1.9252 f  -1.3134 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[17]/D   0.6118   1.9252 f  -1.3134 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[18]/D   0.6119   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[19]/D   0.6119   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[20]/D   0.6119   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[21]/D   0.6119   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[22]/D   0.6119   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[23]/D   0.6119   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[25]/D   0.6120   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[27]/D   0.6120   1.9252 f  -1.3133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[12]/D   0.6120   1.9252 f  -1.3132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[13]/D   0.6120   1.9252 f  -1.3132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[14]/D   0.6121   1.9252 f  -1.3131 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[15]/D   0.6121   1.9252 f  -1.3131 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[3]/D   0.6261   1.9391 f  -1.3131 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[3]/D   0.6681   1.9807 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.9378 f  -1.3117 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[16]/D   0.6118   1.9205 f  -1.3087 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[17]/D   0.6118   1.9205 f  -1.3087 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[19]/D   0.6119   1.9206 f  -1.3087 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[23]/D   0.6119   1.9206 f  -1.3087 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[24]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[25]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[26]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[27]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[28]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[29]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[30]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[31]/D   0.6120   1.9206 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[18]/D   0.6119   1.9205 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[19]/D   0.6119   1.9205 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[20]/D   0.6119   1.9205 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[21]/D   0.6119   1.9205 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[22]/D   0.6119   1.9205 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[23]/D   0.6119   1.9205 f  -1.3086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[25]/D   0.6120   1.9205 f  -1.3085 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[27]/D   0.6120   1.9205 f  -1.3085 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[12]/D   0.6120   1.9205 f  -1.3085 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[13]/D   0.6120   1.9205 f  -1.3085 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[14]/D   0.6121   1.9205 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[15]/D   0.6121   1.9205 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[8]/D   0.6125   1.9191 f  -1.3066 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[9]/D   0.6125   1.9191 f  -1.3066 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[0]/D   0.6111   1.9163 f  -1.3052 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[15]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[18]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[20]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[21]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[26]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[0]/D   0.6111   1.9160 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[0]/D   0.6111   1.9160 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[15]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[18]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[20]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[21]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[26]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[15]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[18]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[20]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[21]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[26]/D   0.6113   1.9160 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[16]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[17]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[19]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[22]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[23]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[24]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[25]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[28]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[30]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[4]/D   0.6117   1.9160 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[3]/D   0.6120   1.9163 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[4]/D   0.6120   1.9163 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[5]/D   0.6120   1.9163 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[1]/D   0.6120   1.9163 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[6]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[7]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[8]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[9]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[10]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[11]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[12]/D   0.6121   1.9163 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[14]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[16]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[17]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[19]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[22]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[23]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[24]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[25]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[28]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[29]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[31]/D   0.6119   1.9160 f  -1.3042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[14]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[16]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[17]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[19]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[22]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[23]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[24]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[25]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[28]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[29]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[31]/D   0.6119   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[1]/D   0.6120   1.9160 f  -1.3041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[1]/D   0.6120   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[6]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[7]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[8]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[9]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[10]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[11]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[3]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[5]/D   0.6121   1.9160 f  -1.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[6]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[7]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[8]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[9]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[10]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[11]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[12]/D   0.6121   1.9160 f  -1.3039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[2]/D   0.6113   1.9150 f  -1.3038 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[3]/D   0.6113   1.9150 f  -1.3038 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[0]/D   0.6115   1.9150 f  -1.3035 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[8]/D   0.6117   1.9150 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[9]/D   0.6117   1.9150 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[16]/D   0.6118   1.9150 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[17]/D   0.6118   1.9150 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[12]/D   0.6118   1.9150 f  -1.3032 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[18]/D   0.6119   1.9150 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[20]/D   0.6119   1.9150 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[21]/D   0.6119   1.9150 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[22]/D   0.6119   1.9150 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[6]/D   0.6119   1.9150 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[10]/D   0.6120   1.9150 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[11]/D   0.6120   1.9150 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[13]/D   0.6120   1.9150 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[1]/D   0.6120   1.9150 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[7]/D   0.6121   1.9150 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[4]/D   0.6121   1.9150 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[5]/D   0.6121   1.9150 f  -1.3029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[1]/D   0.6125   1.9121 f  -1.2997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[1]/D   0.6125   1.9118 f  -1.2994 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_pvld_reg/D   0.6256   1.9231 f  -1.2975 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[4]/D   0.6287   1.9247 f  -1.2961 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[2]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[8]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[9]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[22]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[28]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[30]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[32]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[38]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[40]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[64]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[69]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[70]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[72]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[73]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[75]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[77]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[89]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[93]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[96]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[97]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[101]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[102]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[103]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[105]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[106]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[107]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[108]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[109]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[110]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[112]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[118]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[122]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[124]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[131]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[135]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[136]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[142]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[144]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[153]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[168]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[169]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[170]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[186]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[192]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[196]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[200]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[214]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[215]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[218]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[219]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[227]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[232]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[233]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[236]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[237]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[239]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[240]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[246]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[247]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[249]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[250]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[253]/D   0.6261   1.9207 f  -1.2946 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[3]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[4]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[6]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[12]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[13]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[15]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[16]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[20]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[21]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[25]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[33]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[35]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[52]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[53]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[55]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[56]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[59]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[61]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[66]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[68]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[78]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[80]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[84]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[85]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[86]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[91]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[94]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[104]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[113]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[117]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[126]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[128]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[129]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[148]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[149]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[154]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[160]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[163]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[166]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[167]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[173]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[180]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[181]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[184]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[187]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[201]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[202]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[203]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[204]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[205]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[207]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[212]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[216]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[220]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[229]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[231]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[234]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[244]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[245]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[248]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[252]/D   0.6261   1.9197 f  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[0]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[1]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[5]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[7]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[10]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[11]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[14]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[17]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[18]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[19]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[23]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[24]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[26]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[27]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[29]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[34]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[36]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[37]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[39]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[41]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[42]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[43]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[44]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[45]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[46]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[47]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[48]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[49]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[50]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[51]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[54]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[57]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[58]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[60]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[65]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[67]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[71]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[74]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[76]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[79]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[81]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[82]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[83]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[87]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[88]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[90]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[92]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[98]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[99]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[100]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[111]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[114]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[115]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[116]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[119]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[120]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[121]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[123]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[125]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[130]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[132]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[133]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[134]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[137]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[138]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[139]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[140]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[141]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[143]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[145]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[146]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[147]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[150]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[151]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[152]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[155]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[156]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[157]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[161]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[162]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[164]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[165]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[171]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[172]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[174]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[175]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[176]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[177]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[178]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[179]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[182]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[183]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[185]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[188]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[189]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[190]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[193]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[194]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[195]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[197]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[198]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[199]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[206]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[208]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[209]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[210]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[211]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[213]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[217]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[221]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[224]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[225]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[226]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[228]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[230]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[235]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[238]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[241]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[242]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[243]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[251]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[254]/D   0.6261   1.9185 f  -1.2924 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[0]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[1]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[2]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[3]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[4]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[5]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[6]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[7]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[0]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[1]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[2]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[3]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[4]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[5]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[6]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[7]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[0]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[1]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[2]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[3]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[4]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[5]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[6]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[7]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[0]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[1]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[2]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[3]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[4]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[5]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[6]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[7]/D   0.6260   1.9180 f  -1.2919 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[0]/D   0.6476   1.9366 r  -1.2890 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[2]/D   0.6113   1.8940 f  -1.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[3]/D   0.6113   1.8940 f  -1.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[2]/D   0.6113   1.8940 f  -1.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[3]/D   0.6113   1.8940 f  -1.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[0]/D   0.6115   1.8940 f  -1.2825 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[8]/D   0.6117   1.8940 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[9]/D   0.6117   1.8940 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[8]/D   0.6117   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[9]/D   0.6117   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[16]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[17]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[16]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[17]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[10]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[11]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[12]/D   0.6118   1.8940 f  -1.2822 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[5]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[18]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[19]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[20]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[21]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[22]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[23]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[18]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[19]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[20]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[21]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[22]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[23]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[6]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[6]/D   0.6119   1.8940 f  -1.2821 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[24]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[25]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[26]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[27]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[28]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[29]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[30]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[31]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[0]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[24]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[25]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[26]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[27]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[28]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[29]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[30]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[31]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[12]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[4]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[10]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[11]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[13]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[1]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[13]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[1]/D   0.6120   1.8940 f  -1.2820 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[7]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[14]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[15]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[7]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[4]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[14]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[15]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[5]/D   0.6121   1.8940 f  -1.2819 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[3]/D   0.6113   1.8905 f  -1.2792 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[4]/D   0.6113   1.8905 f  -1.2792 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[5]/D   0.6113   1.8905 f  -1.2791 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[0]/D   0.6115   1.8905 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[8]/D   0.6117   1.8905 f  -1.2787 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[9]/D   0.6117   1.8905 f  -1.2787 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[16]/D   0.6118   1.8905 f  -1.2787 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[17]/D   0.6118   1.8905 f  -1.2787 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[12]/D   0.6118   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[18]/D   0.6119   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[19]/D   0.6119   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[20]/D   0.6119   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[21]/D   0.6119   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[22]/D   0.6119   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[23]/D   0.6119   1.8905 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[6]/D   0.6119   1.8905 f  -1.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[10]/D   0.6120   1.8905 f  -1.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[11]/D   0.6120   1.8905 f  -1.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[13]/D   0.6120   1.8905 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[0]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[2]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[8]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[28]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[1]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[24]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[30]/D   0.6619   1.9404 r  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[1]/D   0.6120   1.8905 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[14]/D   0.6121   1.8905 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[15]/D   0.6121   1.8905 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[7]/D   0.6121   1.8905 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6412   1.9184 f  -1.2772 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_pvld_reg/D   0.6433   1.9197 r  -1.2764 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_vld_reg/D   0.6543   1.9290 r  -1.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_vld_reg/D   0.6543   1.9287 r  -1.2744 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_vld_reg/D   0.6543   1.9287 r  -1.2744 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_vld_reg/D   0.6543   1.9279 r  -1.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[22]/D   0.6119   1.8829 f  -1.2710 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[27]/D   0.6119   1.8829 f  -1.2710 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[15]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[18]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[20]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[21]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[12]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[13]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[14]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[16]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[17]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[19]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[23]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[25]/D   0.6121   1.8829 f  -1.2708 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[2]/D   0.6113   1.8809 f  -1.2697 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[3]/D   0.6113   1.8809 f  -1.2697 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[0]/D   0.6115   1.8809 f  -1.2694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[2]/D   0.6113   1.8806 f  -1.2694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[3]/D   0.6113   1.8806 f  -1.2694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[2]/D   0.6113   1.8806 f  -1.2694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[3]/D   0.6113   1.8806 f  -1.2694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[2]/D   0.6113   1.8806 f  -1.2693 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[3]/D   0.6113   1.8806 f  -1.2693 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[8]/D   0.6117   1.8809 f  -1.2692 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[9]/D   0.6117   1.8809 f  -1.2692 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[16]/D   0.6118   1.8809 f  -1.2691 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[17]/D   0.6118   1.8809 f  -1.2691 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[12]/D   0.6118   1.8809 f  -1.2691 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[0]/D   0.6115   1.8806 f  -1.2691 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[18]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[19]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[20]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[21]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[22]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[23]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[6]/D   0.6119   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[24]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[25]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[26]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[27]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[28]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[29]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[30]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[31]/D   0.6120   1.8809 f  -1.2690 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[10]/D   0.6120   1.8809 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[11]/D   0.6120   1.8809 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[13]/D   0.6120   1.8809 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[1]/D   0.6120   1.8809 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[8]/D   0.6117   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[9]/D   0.6117   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[8]/D   0.6117   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[9]/D   0.6117   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[16]/D   0.6118   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[17]/D   0.6118   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[8]/D   0.6117   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[9]/D   0.6117   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[16]/D   0.6118   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[17]/D   0.6118   1.8806 f  -1.2689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[14]/D   0.6121   1.8809 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[15]/D   0.6121   1.8809 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[7]/D   0.6121   1.8809 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[16]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[17]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[4]/D   0.6121   1.8809 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[10]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[11]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[10]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[11]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[5]/D   0.6121   1.8809 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[12]/D   0.6118   1.8806 f  -1.2688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[5]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[5]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[18]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[19]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[20]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[21]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[22]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[23]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[18]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[19]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[20]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[21]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[22]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[23]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[18]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[19]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[20]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[21]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[22]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[23]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[6]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[6]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[6]/D   0.6119   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[24]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[25]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[26]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[27]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[28]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[29]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[30]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[31]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[24]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[25]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[26]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[27]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[28]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[29]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[30]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[31]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[0]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[0]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[24]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[25]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[26]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[27]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[28]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[29]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[30]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[31]/D   0.6120   1.8806 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[12]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[12]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[4]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[4]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[10]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[11]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[13]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[13]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[1]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[1]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[13]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[1]/D   0.6120   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[7]/D   0.6121   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[7]/D   0.6121   1.8806 f  -1.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[14]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[15]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[7]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[4]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[14]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[15]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[14]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[15]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[5]/D   0.6121   1.8806 f  -1.2685 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[0]/D   0.6111   1.8793 f  -1.2682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[0]/D   0.6111   1.8793 f  -1.2682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[15]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[18]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[20]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[21]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[26]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[15]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[18]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[20]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[21]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[26]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[4]/D   0.6117   1.8793 f  -1.2676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[14]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[16]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[17]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[19]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[22]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[23]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[24]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[25]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[28]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[29]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[13]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[16]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[17]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[19]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[22]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[23]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[24]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[25]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[27]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[29]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[31]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[2]/D   0.6120   1.8793 f  -1.2673 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[1]/D   0.6120   1.8793 f  -1.2673 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[1]/D   0.6120   1.8793 f  -1.2673 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[6]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[7]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[8]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[9]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[10]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[11]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[6]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[7]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[8]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[9]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[10]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[11]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[12]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[3]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[5]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[16]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[17]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[18]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[19]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[20]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[21]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[22]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[23]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[24]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[25]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[26]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[27]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[28]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[29]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[30]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[31]/D   0.6418   1.9057 f  -1.2638 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[0]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[1]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[2]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[3]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[4]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[5]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[6]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[7]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[0]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[1]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[2]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[3]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[4]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[5]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[6]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[7]/D   0.6260   1.8887 f  -1.2626 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[31]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[62]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[63]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[95]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[127]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[158]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[159]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[191]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[222]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[223]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[255]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/ctrl_done_reg[1]/D   0.6261   1.8877 f  -1.2616 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[2]/D   0.6113   1.8727 f  -1.2614 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[3]/D   0.6113   1.8727 f  -1.2614 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[2]/D   0.6113   1.8726 f  -1.2614 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[3]/D   0.6113   1.8726 f  -1.2614 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[0]/D   0.6115   1.8726 f  -1.2611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[8]/D   0.6117   1.8727 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[9]/D   0.6117   1.8727 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[8]/D   0.6117   1.8726 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[9]/D   0.6117   1.8726 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[16]/D   0.6118   1.8727 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[17]/D   0.6118   1.8727 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[16]/D   0.6118   1.8726 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[17]/D   0.6118   1.8726 f  -1.2609 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[10]/D   0.6118   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[11]/D   0.6118   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[12]/D   0.6118   1.8726 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[5]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[18]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[19]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[20]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[21]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[22]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[23]/D   0.6119   1.8727 f  -1.2608 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[18]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[19]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[20]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[21]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[22]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[23]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[6]/D   0.6119   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[6]/D   0.6119   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[24]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[25]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[26]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[27]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[28]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[29]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[30]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[31]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[0]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[24]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[25]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[26]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[27]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[28]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[29]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[30]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[31]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[12]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[4]/D   0.6120   1.8727 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[10]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[11]/D   0.6120   1.8726 f  -1.2607 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[13]/D   0.6120   1.8727 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[1]/D   0.6120   1.8727 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[13]/D   0.6120   1.8726 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[1]/D   0.6120   1.8726 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[7]/D   0.6121   1.8727 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[14]/D   0.6121   1.8726 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[15]/D   0.6121   1.8726 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[7]/D   0.6121   1.8726 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[4]/D   0.6121   1.8726 f  -1.2606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[14]/D   0.6121   1.8727 f  -1.2605 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[15]/D   0.6121   1.8727 f  -1.2605 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[5]/D   0.6121   1.8726 f  -1.2605 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.8859 f  -1.2598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[1]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[2]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[19]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[22]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[24]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[27]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[40]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[41]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[42]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[43]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[44]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[45]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[46]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[47]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[48]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[49]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[50]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[51]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[52]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[53]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[54]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[55]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[56]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[57]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[58]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[59]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[60]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[61]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[62]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[63]/D   0.6261   1.8848 f  -1.2587 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[2]/D   0.6113   1.8692 f  -1.2580 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[3]/D   0.6113   1.8692 f  -1.2580 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[2]/D   0.6113   1.8692 f  -1.2579 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[3]/D   0.6113   1.8692 f  -1.2579 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[0]/D   0.6115   1.8692 f  -1.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[8]/D   0.6117   1.8692 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[9]/D   0.6117   1.8692 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[8]/D   0.6117   1.8692 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[9]/D   0.6117   1.8692 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[16]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[17]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[16]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[17]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[10]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[11]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[12]/D   0.6118   1.8692 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[5]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[18]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[19]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[20]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[21]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[22]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[23]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[18]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[19]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[20]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[21]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[22]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[23]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[6]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[6]/D   0.6119   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[24]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[25]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[26]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[27]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[28]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[29]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[30]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[31]/D   0.6120   1.8692 f  -1.2573 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[24]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[25]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[26]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[27]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[28]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[29]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[30]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[31]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[0]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[12]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[10]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[11]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[4]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[2]/D   0.6113   1.8685 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[3]/D   0.6113   1.8685 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[13]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[1]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[13]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[1]/D   0.6120   1.8692 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[14]/D   0.6113   1.8685 f  -1.2572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[7]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[14]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[15]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[7]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[4]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[14]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[15]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[5]/D   0.6121   1.8692 f  -1.2571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[7]/D   0.6115   1.8685 f  -1.2570 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[8]/D   0.6117   1.8685 f  -1.2567 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[9]/D   0.6117   1.8685 f  -1.2567 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[12]/D   0.6118   1.8685 f  -1.2566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[6]/D   0.6119   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[27]/D   0.6120   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[29]/D   0.6120   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[30]/D   0.6120   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[31]/D   0.6120   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[10]/D   0.6120   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[11]/D   0.6120   1.8685 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[13]/D   0.6120   1.8685 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[1]/D   0.6120   1.8685 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[4]/D   0.6121   1.8685 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[5]/D   0.6121   1.8685 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[2]/D   0.6113   1.8670 f  -1.2558 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[24]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[25]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[26]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[27]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[28]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[29]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[30]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[31]/D   0.6120   1.8670 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[0]/D   0.6109   1.8657 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[2]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[3]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[4]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[5]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[7]/D   0.6115   1.8657 f  -1.2542 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[8]/D   0.6117   1.8657 f  -1.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[9]/D   0.6117   1.8657 f  -1.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[10]/D   0.6118   1.8657 f  -1.2539 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[11]/D   0.6118   1.8657 f  -1.2539 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[6]/D   0.6119   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[28]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[30]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[31]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[12]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[13]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[1]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[14]/D   0.6121   1.8657 f  -1.2536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[2]/D   0.6113   1.8616 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[3]/D   0.6113   1.8616 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[4]/D   0.6113   1.8616 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[5]/D   0.6113   1.8616 f  -1.2502 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[8]/D   0.6117   1.8616 f  -1.2498 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[9]/D   0.6117   1.8616 f  -1.2498 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[10]/D   0.6118   1.8616 f  -1.2498 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[11]/D   0.6118   1.8616 f  -1.2498 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[6]/D   0.6119   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[24]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[26]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[28]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[29]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[30]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[31]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[0]/D   0.6120   1.8616 f  -1.2496 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[1]/D   0.6120   1.8616 f  -1.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[7]/D   0.6121   1.8616 f  -1.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[2]/D   0.6113   1.8597 f  -1.2485 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[3]/D   0.6113   1.8597 f  -1.2485 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[14]/D   0.6113   1.8597 f  -1.2484 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[15]/D   0.6113   1.8597 f  -1.2484 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[4]/D   0.6113   1.8597 f  -1.2484 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[5]/D   0.6114   1.8597 f  -1.2484 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[7]/D   0.6115   1.8597 f  -1.2482 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[8]/D   0.6118   1.8597 f  -1.2480 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[9]/D   0.6118   1.8597 f  -1.2480 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[16]/D   0.6118   1.8597 f  -1.2479 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[10]/D   0.6119   1.8597 f  -1.2479 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[11]/D   0.6119   1.8597 f  -1.2479 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[12]/D   0.6119   1.8597 f  -1.2479 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[21]/D   0.6119   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[6]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[24]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[25]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[26]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[27]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[28]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[29]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[30]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[31]/D   0.6120   1.8597 f  -1.2478 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[13]/D   0.6121   1.8597 f  -1.2477 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[1]/D   0.6121   1.8597 f  -1.2477 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[0]/D   0.6121   1.8597 f  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[1]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[2]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[3]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[4]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[5]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[6]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[7]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[8]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[9]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[10]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[11]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[12]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[13]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[14]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[15]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[16]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[17]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[18]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[19]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[20]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[21]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[22]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[23]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[24]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[25]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[26]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[27]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[28]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[29]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[30]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[31]/D   0.6511   1.8987 r  -1.2476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[22]/D   0.6119   1.8584 f  -1.2465 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[3]/D   0.6120   1.8584 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[5]/D   0.6120   1.8584 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[4]/D   0.6121   1.8584 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[15]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[18]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[20]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[21]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[26]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[6]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[7]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[9]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[10]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[11]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[12]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[13]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[14]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[16]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[17]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[19]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[23]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[24]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[25]/D   0.6121   1.8584 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6410   1.8872 f  -1.2462 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6410   1.8872 f  -1.2462 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6410   1.8872 f  -1.2462 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6410   1.8872 f  -1.2462 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[63]/D   0.6410   1.8872 f  -1.2462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[0]/D   0.6109   1.8570 f  -1.2461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6411   1.8872 f  -1.2460 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[2]/D   0.6113   1.8570 f  -1.2457 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[3]/D   0.6113   1.8570 f  -1.2457 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[8]/D   0.6117   1.8570 f  -1.2452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[9]/D   0.6117   1.8570 f  -1.2452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[10]/D   0.6118   1.8570 f  -1.2451 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[11]/D   0.6118   1.8570 f  -1.2451 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[5]/D   0.6119   1.8570 f  -1.2451 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[6]/D   0.6119   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[24]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[26]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[28]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[29]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[30]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[31]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[4]/D   0.6120   1.8570 f  -1.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[1]/D   0.6120   1.8570 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[7]/D   0.6121   1.8570 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[2]/D   0.6113   1.8532 f  -1.2420 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[3]/D   0.6113   1.8532 f  -1.2420 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[2]/D   0.6113   1.8532 f  -1.2420 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[3]/D   0.6113   1.8532 f  -1.2420 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[4]/D   0.6113   1.8532 f  -1.2419 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[14]/D   0.6113   1.8532 f  -1.2419 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[15]/D   0.6113   1.8532 f  -1.2419 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[7]/D   0.6115   1.8532 f  -1.2418 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[7]/D   0.6115   1.8532 f  -1.2418 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[0]/D   0.6115   1.8532 f  -1.2417 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[8]/D   0.6117   1.8532 f  -1.2415 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[9]/D   0.6117   1.8532 f  -1.2415 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[8]/D   0.6117   1.8532 f  -1.2415 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[9]/D   0.6117   1.8532 f  -1.2415 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[10]/D   0.6118   1.8532 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[11]/D   0.6118   1.8532 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[12]/D   0.6118   1.8532 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[5]/D   0.6119   1.8532 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[6]/D   0.6119   1.8532 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[6]/D   0.6119   1.8532 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[0]/D   0.6120   1.8532 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[12]/D   0.6120   1.8532 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[10]/D   0.6120   1.8532 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[11]/D   0.6120   1.8532 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[13]/D   0.6120   1.8532 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[1]/D   0.6120   1.8532 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[13]/D   0.6120   1.8532 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[1]/D   0.6120   1.8532 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[47]/D   0.6220   1.8632 f  -1.2412 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[4]/D   0.6121   1.8532 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[14]/D   0.6121   1.8532 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[15]/D   0.6121   1.8532 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[5]/D   0.6121   1.8532 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[3]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[4]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[5]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[6]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[7]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[8]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[9]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[10]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[11]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[12]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[13]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[14]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[20]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[22]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[25]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[28]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[29]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[30]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[0]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[2]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[3]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[5]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[6]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[8]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[9]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[18]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[20]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[21]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[22]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[24]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[28]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[29]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[30]/D   0.6301   1.8701 f  -1.2400 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[0]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[1]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[2]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[15]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[16]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[17]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[18]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[19]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[21]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[23]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[24]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[26]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[27]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[31]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_status_unequal_reg/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[1]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[4]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[7]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[10]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[11]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[12]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[13]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[14]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[15]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[16]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[17]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[19]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[23]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[25]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[26]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[27]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[31]/D   0.6302   1.8701 f  -1.2399 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6410   1.8803 f  -1.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6410   1.8803 f  -1.2393 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6411   1.8803 f  -1.2392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6411   1.8803 f  -1.2392 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[1]/D   0.6125   1.8495 f  -1.2369 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[2]/D   0.6117   1.8480 f  -1.2363 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[22]/D   0.6119   1.8480 f  -1.2362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[27]/D   0.6119   1.8480 f  -1.2362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[2]/D   0.6117   1.8478 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[4]/D   0.6117   1.8478 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[2]/D   0.6117   1.8478 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[4]/D   0.6117   1.8478 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[13]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[14]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[16]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[17]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[19]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[23]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[24]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[25]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[28]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[29]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[30]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[31]/D   0.6119   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[3]/D   0.6120   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[5]/D   0.6120   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[1]/D   0.6120   1.8480 f  -1.2361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[0]/D   0.6120   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[3]/D   0.6120   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[4]/D   0.6120   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[5]/D   0.6120   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[0]/D   0.6120   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[2]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[4]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[1]/D   0.6120   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[15]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[18]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[20]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[21]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[26]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[6]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[7]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[8]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[9]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[10]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[11]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[12]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[13]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[14]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[16]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[17]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[19]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[23]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[24]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[25]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[28]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[29]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[30]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[31]/D   0.6121   1.8480 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[13]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[14]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[16]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[17]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[19]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[23]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[24]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[25]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[28]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[29]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[30]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[31]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[13]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[14]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[16]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[17]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[19]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[23]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[24]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[25]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[28]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[29]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[30]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[31]/D   0.6119   1.8478 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[15]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[18]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[20]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[21]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[26]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[22]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[27]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[6]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[7]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[8]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[9]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[10]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[11]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[12]/D   0.6121   1.8480 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[3]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[5]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[3]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[5]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[7]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[8]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[9]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[10]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[11]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[12]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[0]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[0]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[1]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[1]/D   0.6120   1.8478 f  -1.2358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[15]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[18]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[20]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[21]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[26]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[15]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[18]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[20]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[21]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[26]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[22]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[27]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[6]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[7]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[8]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[9]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[10]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[11]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[12]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[22]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[27]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[6]/D   0.6121   1.8478 f  -1.2357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[22]/D   0.6119   1.8475 f  -1.2356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[27]/D   0.6119   1.8475 f  -1.2356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[15]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[18]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[20]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[21]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[12]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[13]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[14]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[16]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[17]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[19]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[23]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[25]/D   0.6121   1.8475 f  -1.2354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[0]/D   0.6111   1.8460 f  -1.2349 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[15]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[18]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[20]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[21]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[26]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[15]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[18]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[20]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[21]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[26]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[14]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[16]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[17]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[19]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[22]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[23]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[24]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[25]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[27]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[29]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[31]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[13]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[14]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[16]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[17]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[19]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[22]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[23]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[24]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[25]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[27]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[31]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[2]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[0]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[1]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[1]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[6]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[7]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[8]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[9]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[10]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[11]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[6]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[7]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[8]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[9]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[10]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[11]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[12]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[3]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[5]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[2]/D   0.6539   1.8874 r  -1.2335 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[2]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[3]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[2]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[3]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[2]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[3]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[14]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[15]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[4]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[14]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[15]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[7]/D   0.6115   1.8446 f  -1.2331 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[7]/D   0.6115   1.8446 f  -1.2331 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[7]/D   0.6115   1.8446 f  -1.2331 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[0]/D   0.6115   1.8446 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[2]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[3]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[0]/D   0.6115   1.8446 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[4]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[7]/D   0.6115   1.8443 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[8]/D   0.6117   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[9]/D   0.6117   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[8]/D   0.6117   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[9]/D   0.6117   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[8]/D   0.6117   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[9]/D   0.6117   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[10]/D   0.6118   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[11]/D   0.6118   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[12]/D   0.6118   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[12]/D   0.6118   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[5]/D   0.6119   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[6]/D   0.6119   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[6]/D   0.6119   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[6]/D   0.6119   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[0]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[12]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[10]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[11]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[13]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[14]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[16]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[17]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[19]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[23]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[25]/D   0.6119   1.8444 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[10]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[11]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[13]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[13]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[8]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[9]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[1]/D   0.6120   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[1]/D   0.6120   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[13]/D   0.6120   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[1]/D   0.6120   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[4]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[10]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[11]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[4]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[5]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[14]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[15]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[5]/D   0.6121   1.8446 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[5]/D   0.6119   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[15]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[18]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[20]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[21]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[6]/D   0.6119   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[22]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[27]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[12]/D   0.6121   1.8444 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[0]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[12]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[13]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[0]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[1]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[2]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[3]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[4]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[5]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[6]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[7]/D   0.6260   1.8583 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[1]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[14]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[15]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[2]/D   0.6113   1.8397 f  -1.2285 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[3]/D   0.6113   1.8397 f  -1.2285 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[2]/D   0.6113   1.8397 f  -1.2285 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[3]/D   0.6113   1.8397 f  -1.2285 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[2]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[3]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[2]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[3]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[4]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[4]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[5]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[5]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[0]/D   0.6115   1.8397 f  -1.2282 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[0]/D   0.6115   1.8397 f  -1.2282 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[8]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[9]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[8]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[9]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[8]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[9]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[8]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[9]/D   0.6117   1.8397 f  -1.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[10]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[11]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[10]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[11]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[12]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[12]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[5]/D   0.6119   1.8397 f  -1.2278 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[6]/D   0.6119   1.8397 f  -1.2278 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[6]/D   0.6119   1.8397 f  -1.2278 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[6]/D   0.6119   1.8397 f  -1.2278 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[6]/D   0.6119   1.8397 f  -1.2278 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[0]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[0]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[12]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[12]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[4]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[10]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[11]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[10]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[11]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[13]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[13]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[1]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[1]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[13]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[13]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[1]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[1]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[7]/D   0.6121   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[7]/D   0.6121   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[14]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[15]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[14]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[15]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[7]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[7]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[4]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[14]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[15]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[14]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[15]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[5]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[0]/D   0.6177   1.8453 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[2]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[4]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[5]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[7]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[20]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[36]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[37]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[53]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[57]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[59]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[61]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[65]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[68]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[69]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[70]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[71]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[74]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[75]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[84]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[85]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[86]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[88]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[90]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[91]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[100]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[101]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[102]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[104]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[106]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[117]/D   0.6261   1.8534 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[0]/D   0.6111   1.8380 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[15]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[18]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[20]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[21]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[26]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[0]/D   0.6111   1.8379 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[15]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[18]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[20]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[21]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[26]/D   0.6113   1.8381 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[0]/D   0.6111   1.8379 f  -1.2268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[15]/D   0.6113   1.8379 f  -1.2266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[18]/D   0.6113   1.8379 f  -1.2266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[20]/D   0.6113   1.8379 f  -1.2266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[21]/D   0.6113   1.8379 f  -1.2266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[26]/D   0.6113   1.8379 f  -1.2266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[4]/D   0.6117   1.8381 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[13]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[14]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[16]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[17]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[19]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[22]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[23]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[24]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[25]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[27]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[28]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[29]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[30]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[31]/D   0.6119   1.8381 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[13]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[14]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[16]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[17]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[19]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[22]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[23]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[24]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[25]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[27]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[28]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[29]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[30]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[31]/D   0.6119   1.8381 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[22]/D   0.6119   1.8380 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[27]/D   0.6119   1.8380 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[1]/D   0.6120   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[2]/D   0.6117   1.8378 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[2]/D   0.6120   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[0]/D   0.6120   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[1]/D   0.6120   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[0]/D   0.6120   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[2]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[4]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[1]/D   0.6120   1.8380 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[6]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[7]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[8]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[9]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[10]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[11]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[12]/D   0.6121   1.8381 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[13]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[14]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[16]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[17]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[19]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[22]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[23]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[24]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[25]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[27]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[28]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[29]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[30]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[31]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[3]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[5]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[22]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[27]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[6]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[7]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[8]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[9]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[10]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[11]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[12]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[22]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[27]/D   0.6119   1.8379 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[2]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[4]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[15]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[18]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[20]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[21]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[26]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[6]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[7]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[8]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[9]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[10]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[11]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[12]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[13]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[14]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[16]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[17]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[19]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[23]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[24]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[25]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[28]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[29]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[30]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[31]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[3]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[5]/D   0.6121   1.8380 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[2]/D   0.6117   1.8376 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[2]/D   0.6117   1.8376 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[3]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[5]/D   0.6121   1.8381 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[2]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[3]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[4]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[5]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[13]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[14]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[16]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[17]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[19]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[23]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[24]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[25]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[28]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[29]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[30]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[31]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[1]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[2]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[1]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[1]/D   0.6120   1.8379 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[4]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[5]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[6]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[7]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[8]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[9]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[10]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[11]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[12]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[0]/D   0.6120   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[6]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[7]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[8]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[9]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[10]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[11]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[12]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[0]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[4]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[1]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[2]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[4]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[15]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[18]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[20]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[21]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[26]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[6]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[7]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[8]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[9]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[10]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[11]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[12]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[13]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[14]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[16]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[17]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[19]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[23]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[24]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[25]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[28]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[29]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[30]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[31]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[15]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[18]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[20]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[21]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[26]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[6]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[7]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[8]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[9]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[10]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[11]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[12]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[3]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[5]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[13]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[14]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[16]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[17]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[19]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[23]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[24]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[25]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[28]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[29]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[30]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[31]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[3]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[5]/D   0.6121   1.8379 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[13]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[14]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[16]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[17]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[19]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[23]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[24]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[25]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[28]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[29]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[30]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[31]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[13]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[14]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[16]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[17]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[19]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[23]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[24]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[25]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[28]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[29]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[30]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[31]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[13]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[14]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[16]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[17]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[19]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[23]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[24]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[25]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[28]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[29]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[30]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[31]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[15]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[18]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[20]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[21]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[26]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[22]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[27]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[2]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[4]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[6]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[7]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[8]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[9]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[10]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[11]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[12]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[3]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[4]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[6]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[7]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[8]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[9]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[10]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[11]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[12]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[0]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[4]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[6]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[7]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[8]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[9]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[10]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[11]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[12]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[0]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[1]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[0]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[1]/D   0.6120   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[1]/D   0.6120   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[15]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[18]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[20]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[21]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[26]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[15]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[18]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[20]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[21]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[26]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[22]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[27]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[15]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[18]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[20]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[21]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[26]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[22]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[27]/D   0.6121   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[22]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[27]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[3]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[5]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[3]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[5]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[3]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[5]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[0]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[4]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[5]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[6]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[7]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[16]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[18]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[20]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[32]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[36]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[37]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[48]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[53]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[60]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[64]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[68]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[69]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[70]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[71]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[73]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[82]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[84]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[96]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[98]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[100]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[112]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[117]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[118]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[119]/D   0.6261   1.8512 f  -1.2251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6412   1.8654 f  -1.2243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[0]/D   0.6111   1.8349 f  -1.2238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[27]/D   0.6119   1.8349 f  -1.2231 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[1]/D   0.6120   1.8349 f  -1.2230 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[2]/D   0.6121   1.8349 f  -1.2229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[8]/D   0.6121   1.8349 f  -1.2229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[28]/D   0.6121   1.8349 f  -1.2229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[29]/D   0.6121   1.8349 f  -1.2229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[30]/D   0.6121   1.8349 f  -1.2229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[31]/D   0.6121   1.8349 f  -1.2229 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[2]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[3]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[2]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[3]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[4]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[14]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[15]/D   0.6113   1.8330 f  -1.2217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[5]/D   0.6113   1.8330 f  -1.2216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[7]/D   0.6115   1.8330 f  -1.2215 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[7]/D   0.6115   1.8330 f  -1.2215 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[0]/D   0.6115   1.8330 f  -1.2214 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[8]/D   0.6117   1.8330 f  -1.2212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[9]/D   0.6117   1.8330 f  -1.2212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[8]/D   0.6117   1.8330 f  -1.2212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[9]/D   0.6117   1.8330 f  -1.2212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[10]/D   0.6118   1.8330 f  -1.2212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[11]/D   0.6118   1.8330 f  -1.2212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[12]/D   0.6118   1.8330 f  -1.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[5]/D   0.6119   1.8330 f  -1.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[6]/D   0.6119   1.8330 f  -1.2211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[6]/D   0.6119   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[0]/D   0.6120   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[12]/D   0.6120   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[10]/D   0.6120   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[11]/D   0.6120   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[13]/D   0.6120   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[1]/D   0.6120   1.8330 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[13]/D   0.6120   1.8330 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[1]/D   0.6120   1.8330 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[4]/D   0.6121   1.8330 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[14]/D   0.6121   1.8330 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[15]/D   0.6121   1.8330 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.8457 f  -1.2197 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.8457 f  -1.2197 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_d1_op_en_reg/D   0.6621   1.8794 r  -1.2172 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6380   1.8520 f  -1.2140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[15]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[18]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[20]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[21]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[26]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[15]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[18]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[20]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[21]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[26]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[16]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[17]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[19]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[22]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[23]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[24]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[25]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[28]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[16]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[17]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[19]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[22]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[23]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[24]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[25]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[28]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[13]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[14]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[16]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[17]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[19]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[23]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[25]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[22]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[27]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[12]/D   0.6120   1.8242 f  -1.2123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[1]/D   0.6120   1.8243 f  -1.2123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[1]/D   0.6120   1.8243 f  -1.2123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[15]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[18]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[20]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[21]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[15]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[18]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[20]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[21]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[12]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[22]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[27]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[13]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[14]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[16]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[17]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[19]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[23]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[25]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/r_nv_ram_rwsp_80x65/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1189   1.3310 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg/D   0.6123   1.8239 f  -1.2117 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[4]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[6]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[7]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[8]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[9]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[11]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[12]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[13]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[14]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[15]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[16]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[17]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[18]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[19]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[20]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[21]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[22]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[23]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[24]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[25]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[26]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[27]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[28]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[29]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[30]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[31]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[3]/D   0.6261   1.8351 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[4]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[6]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[7]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[8]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[9]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[11]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[12]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[13]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[14]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[15]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[16]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[17]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[18]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[19]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[20]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[21]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[22]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[23]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[24]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[25]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[26]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[27]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[28]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[29]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[30]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[31]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[3]/D   0.6261   1.8348 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[0]/D   0.6109   1.8195 f  -1.2087 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[10]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[14]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[24]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[25]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[27]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[28]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[30]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[41]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[42]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[43]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[45]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[46]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[56]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[57]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[58]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[59]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[60]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[62]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[74]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[75]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[77]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[90]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[109]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[122]/D   0.6261   1.8347 f  -1.2086 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[2]/D   0.6113   1.8195 f  -1.2083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[3]/D   0.6113   1.8195 f  -1.2083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[2]/D   0.6113   1.8195 f  -1.2083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[3]/D   0.6113   1.8195 f  -1.2083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[0]/D   0.6111   1.8192 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[0]/D   0.6115   1.8195 f  -1.2080 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[8]/D   0.6117   1.8195 f  -1.2078 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[9]/D   0.6117   1.8195 f  -1.2078 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[8]/D   0.6117   1.8195 f  -1.2078 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[9]/D   0.6117   1.8195 f  -1.2078 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[10]/D   0.6118   1.8195 f  -1.2077 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[11]/D   0.6118   1.8195 f  -1.2077 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[12]/D   0.6118   1.8195 f  -1.2077 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[5]/D   0.6119   1.8195 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[6]/D   0.6119   1.8195 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[6]/D   0.6119   1.8195 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[12]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[10]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[11]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[4]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[13]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[13]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[1]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[1]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[7]/D   0.6121   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[14]/D   0.6121   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[15]/D   0.6121   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[7]/D   0.6121   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[4]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[5]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[14]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[15]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[1]/D   0.6120   1.8192 f  -1.2072 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[2]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[4]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[26]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[6]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[7]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[8]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[9]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[10]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[11]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[24]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[28]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[29]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[30]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[31]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[3]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[5]/D   0.6121   1.8192 f  -1.2071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/alu_layer_done_reg/D   0.6123   1.8146 f  -1.2023 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_pvld_reg/D   0.6092   1.8087 f  -1.1995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[13]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[14]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[16]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[17]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[19]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[23]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[25]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[22]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[27]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[12]/D   0.6120   1.8112 f  -1.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[15]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[18]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[20]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[21]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[15]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[18]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[20]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[21]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[12]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[22]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[27]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[13]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[14]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[16]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[17]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[19]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[23]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[25]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_bypass_reg/D   0.6063   1.8051 f  -1.1988 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_lut_bypass_reg/D   0.6067   1.8051 f  -1.1984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_lut_bypass_reg/D   0.6067   1.8051 f  -1.1984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_bypass_reg/D   0.6067   1.8051 f  -1.1984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_bypass_reg/D   0.6067   1.8051 f  -1.1983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_bypass_reg/D   0.6068   1.8051 f  -1.1983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_bypass_reg/D   0.6068   1.8051 f  -1.1983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_bypass_reg/D   0.6068   1.8051 f  -1.1983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/alu_layer_done_reg/D   0.6123   1.8103 f  -1.1980 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[10]/D   0.6254   1.8221 f  -1.1966 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[0]/D   0.6109   1.8070 f  -1.1961 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[5]/D   0.6122   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[0]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[1]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[2]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[3]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[4]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_src_reg/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[5]/D   0.6122   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[0]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[1]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[2]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[3]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[4]/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_src_reg/D   0.6123   1.8083 f  -1.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[2]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[3]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[2]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[3]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[4]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[2]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[3]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[4]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[2]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[3]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[4]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[5]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[4]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[5]/D   0.6113   1.8070 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[5]/D   0.6113   1.8070 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[5]/D   0.6113   1.8070 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[7]/D   0.6115   1.8070 f  -1.1955 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[7]/D   0.6115   1.8070 f  -1.1955 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[0]/D   0.6115   1.8070 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[0]/D   0.6115   1.8070 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[8]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[9]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[8]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[9]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[8]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[9]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[8]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[9]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[10]/D   0.6118   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[11]/D   0.6118   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[10]/D   0.6118   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[11]/D   0.6118   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[12]/D   0.6118   1.8070 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[12]/D   0.6118   1.8070 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[6]/D   0.6119   1.8070 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[6]/D   0.6119   1.8070 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[6]/D   0.6119   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[6]/D   0.6119   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[0]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[12]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[12]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[1]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[1]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[10]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[11]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[10]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[11]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[7]/D   0.6121   1.8070 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[1]/D   0.6120   1.8070 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[1]/D   0.6120   1.8070 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[7]/D   0.6121   1.8070 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_algo_reg[0]/D   0.6113   1.8051 f  -1.1939 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_algo_reg[1]/D   0.6113   1.8051 f  -1.1939 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_algo_reg[0]/D   0.6113   1.8051 f  -1.1938 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_algo_reg[1]/D   0.6113   1.8051 f  -1.1938 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_prelu_reg/D   0.6119   1.8051 f  -1.1932 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_prelu_reg/D   0.6121   1.8051 f  -1.1930 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_bypass_reg/D   0.6057   1.7976 f  -1.1919 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_relu_bypass_reg/D   0.6067   1.7976 f  -1.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_relu_bypass_reg/D   0.6067   1.7976 f  -1.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_bypass_reg/D   0.6067   1.7976 f  -1.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_bypass_reg/D   0.6067   1.7976 f  -1.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_bypass_reg/D   0.6068   1.7976 f  -1.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_bypass_reg/D   0.6068   1.7976 f  -1.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg/D   0.6094   1.8002 f  -1.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_bypass_reg/D   0.6068   1.7976 f  -1.1907 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_sync_prdy_reg/D   0.6225   1.8111 f  -1.1886 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_algo_reg[0]/D   0.6113   1.7976 f  -1.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_algo_reg[1]/D   0.6113   1.7976 f  -1.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_algo_reg[0]/D   0.6113   1.7976 f  -1.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_algo_reg[1]/D   0.6113   1.7976 f  -1.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_prelu_reg/D   0.6113   1.7976 f  -1.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_prelu_reg/D   0.6121   1.7976 f  -1.1855 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6815   1.8646 r  -1.1831 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg/D   0.6137   1.7943 f  -1.1806 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_src_reg/D   0.6109   1.7866 f  -1.1757 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_src_reg/D   0.6115   1.7866 f  -1.1751 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[0]/D   0.6117   1.7866 f  -1.1749 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[1]/D   0.6117   1.7866 f  -1.1749 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[0]/D   0.6117   1.7866 f  -1.1748 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[1]/D   0.6117   1.7866 f  -1.1748 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[2]/D   0.6118   1.7866 f  -1.1748 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[3]/D   0.6118   1.7866 f  -1.1748 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[4]/D   0.6118   1.7866 f  -1.1748 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[4]/D   0.6120   1.7866 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[2]/D   0.6120   1.7866 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[3]/D   0.6120   1.7866 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[5]/D   0.6120   1.7866 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[5]/D   0.6120   1.7866 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_bypass_reg/D   0.6057   1.7798 f  -1.1741 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_bypass_reg/D   0.6061   1.7798 f  -1.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_prelu_reg/D   0.6061   1.7798 f  -1.1737 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_bypass_reg/D   0.6063   1.7798 f  -1.1735 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_relu_bypass_reg/D   0.6067   1.7798 f  -1.1732 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_relu_bypass_reg/D   0.6067   1.7798 f  -1.1731 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_bypass_reg/D   0.6068   1.7798 f  -1.1731 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_bypass_reg/D   0.6068   1.7798 f  -1.1730 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_bypass_reg/D   0.6068   1.7798 f  -1.1730 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_prelu_reg/D   0.6068   1.7798 f  -1.1730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[1]/D   0.6120   1.7841 f  -1.1721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[0]/D   0.6120   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[2]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[4]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[26]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[6]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[7]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[8]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[9]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[10]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[11]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[24]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[28]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[29]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[30]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[31]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[3]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[5]/D   0.6121   1.7841 f  -1.1720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[0]/D   0.6111   1.7808 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[24]/D   0.6119   1.7808 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[28]/D   0.6119   1.7808 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[29]/D   0.6119   1.7808 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[30]/D   0.6119   1.7808 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[31]/D   0.6119   1.7808 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[2]/D   0.6113   1.7801 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[3]/D   0.6113   1.7801 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[2]/D   0.6113   1.7801 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[3]/D   0.6113   1.7801 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[4]/D   0.6113   1.7801 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[2]/D   0.6120   1.7808 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[3]/D   0.6120   1.7808 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[4]/D   0.6120   1.7808 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[5]/D   0.6120   1.7808 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[6]/D   0.6120   1.7808 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[1]/D   0.6120   1.7808 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[5]/D   0.6113   1.7801 f  -1.1688 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[26]/D   0.6121   1.7808 f  -1.1687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[7]/D   0.6121   1.7808 f  -1.1687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[8]/D   0.6121   1.7808 f  -1.1687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[9]/D   0.6121   1.7808 f  -1.1687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[10]/D   0.6121   1.7808 f  -1.1687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[11]/D   0.6121   1.7808 f  -1.1687 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[0]/D   0.6115   1.7801 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[0]/D   0.6115   1.7801 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_algo_reg[0]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_algo_reg[1]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[2]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[3]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[2]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[3]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_algo_reg[0]/D   0.6113   1.7798 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_algo_reg[1]/D   0.6113   1.7798 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[4]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[5]/D   0.6113   1.7799 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[1]/D   0.6120   1.7801 f  -1.1681 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[1]/D   0.6120   1.7801 f  -1.1681 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[4]/D   0.6121   1.7801 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[5]/D   0.6121   1.7801 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[5]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[0]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[0]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[4]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[1]/D   0.6120   1.7799 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[1]/D   0.6120   1.7799 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[2]/D   0.6113   1.7731 f  -1.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[3]/D   0.6113   1.7731 f  -1.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[14]/D   0.6113   1.7731 f  -1.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[15]/D   0.6113   1.7731 f  -1.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[4]/D   0.6113   1.7731 f  -1.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[5]/D   0.6114   1.7731 f  -1.1617 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[7]/D   0.6115   1.7731 f  -1.1616 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[8]/D   0.6118   1.7731 f  -1.1613 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[9]/D   0.6118   1.7731 f  -1.1613 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[0]/D   0.6118   1.7731 f  -1.1613 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[1]/D   0.6118   1.7731 f  -1.1613 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[10]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[11]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[12]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[2]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[3]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[4]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[5]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[6]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[7]/D   0.6119   1.7731 f  -1.1612 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[6]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[8]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[9]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[10]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[11]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[12]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[13]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[14]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[15]/D   0.6120   1.7731 f  -1.1611 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[13]/D   0.6121   1.7731 f  -1.1610 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[1]/D   0.6121   1.7731 f  -1.1610 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[0]/D   0.6121   1.7731 f  -1.1610 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_pvld_reg/D   0.6414   1.8001 r  -1.1588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[39]/D   0.6261   1.7848 f  -1.1587 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_src_reg/D   0.6115   1.7686 f  -1.1571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[0]/D   0.6117   1.7686 f  -1.1569 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[1]/D   0.6117   1.7686 f  -1.1569 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[0]/D   0.6117   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[1]/D   0.6117   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[2]/D   0.6118   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[3]/D   0.6118   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[4]/D   0.6118   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_src_reg/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[4]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[2]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[3]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[5]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[5]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[6]/D   0.6121   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[7]/D   0.6121   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[6]/D   0.6121   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[7]/D   0.6121   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_valid_reg/D   0.6218   1.7781 f  -1.1563 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[63]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   1.7813 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[7]/D   0.6495   1.8046 r  -1.1551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[9]/D   0.6495   1.8046 r  -1.1551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[13]/D   0.6495   1.8046 r  -1.1551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[14]/D   0.6495   1.8046 r  -1.1551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[15]/D   0.6495   1.8046 r  -1.1551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6815   1.8361 r  -1.1546 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[16]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[17]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[18]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[19]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[20]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[22]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[24]/D   0.6510   1.8046 r  -1.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.7911 f  -1.1528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/mul_layer_done_reg/D   0.6121   1.7637 f  -1.1516 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[63]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   1.7766 f  -1.1505 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[2]/D   0.6260   1.7757 f  -1.1497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[2]/D   0.6117   1.7609 f  -1.1492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[4]/D   0.6117   1.7609 f  -1.1492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[4]/D   0.6117   1.7609 f  -1.1492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[13]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[14]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[27]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[29]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[30]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[31]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[13]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[14]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[27]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[29]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[30]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[31]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[24]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[28]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[29]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[30]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[31]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[2]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[3]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[6]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[7]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[8]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[9]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[10]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[11]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[1]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[1]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[2]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[4]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[2]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[4]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[6]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[7]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[8]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[9]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[10]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[11]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[12]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[6]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[7]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[8]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[9]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[10]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[11]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[12]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[26]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[26]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[6]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[7]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[8]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[9]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[10]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[11]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[3]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[24]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[28]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[29]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[30]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[31]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[3]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[3]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[0]/D   0.6261   1.7735 f  -1.1474 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[5]/D   0.6261   1.7735 f  -1.1474 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[2]/D   0.6113   1.7582 f  -1.1470 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[3]/D   0.6113   1.7582 f  -1.1470 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[2]/D   0.6113   1.7582 f  -1.1469 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[3]/D   0.6113   1.7582 f  -1.1469 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[0]/D   0.6115   1.7582 f  -1.1467 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[8]/D   0.6117   1.7582 f  -1.1465 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[9]/D   0.6117   1.7582 f  -1.1465 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[8]/D   0.6117   1.7582 f  -1.1465 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[9]/D   0.6117   1.7582 f  -1.1465 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[5]/D   0.6119   1.7582 f  -1.1463 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[6]/D   0.6119   1.7582 f  -1.1463 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[6]/D   0.6119   1.7582 f  -1.1463 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[0]/D   0.6120   1.7582 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[4]/D   0.6120   1.7582 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[1]/D   0.6120   1.7582 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[2]/D   0.6113   1.7574 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[3]/D   0.6113   1.7574 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[2]/D   0.6113   1.7574 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[3]/D   0.6113   1.7574 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[1]/D   0.6120   1.7582 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[7]/D   0.6121   1.7582 f  -1.1462 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[7]/D   0.6121   1.7582 f  -1.1461 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[4]/D   0.6121   1.7582 f  -1.1461 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[5]/D   0.6121   1.7582 f  -1.1461 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[0]/D   0.6115   1.7574 f  -1.1459 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_src_reg/D   0.6115   1.7573 f  -1.1458 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[0]/D   0.6117   1.7573 f  -1.1456 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[1]/D   0.6117   1.7573 f  -1.1456 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[0]/D   0.6117   1.7573 f  -1.1456 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[1]/D   0.6117   1.7573 f  -1.1456 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[5]/D   0.6119   1.7574 f  -1.1456 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[2]/D   0.6118   1.7573 f  -1.1455 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[3]/D   0.6118   1.7573 f  -1.1455 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[4]/D   0.6118   1.7573 f  -1.1455 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[0]/D   0.6120   1.7574 f  -1.1455 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[4]/D   0.6120   1.7574 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[1]/D   0.6120   1.7574 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[1]/D   0.6120   1.7574 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_src_reg/D   0.6120   1.7573 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[4]/D   0.6120   1.7573 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[4]/D   0.6121   1.7574 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[2]/D   0.6120   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[3]/D   0.6120   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[5]/D   0.6121   1.7574 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[5]/D   0.6120   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[5]/D   0.6120   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[6]/D   0.6121   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[7]/D   0.6121   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[6]/D   0.6121   1.7573 f  -1.1452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[7]/D   0.6121   1.7573 f  -1.1452 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[2]/D   0.6267   1.7713 f  -1.1446 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_disable_reg/D   0.6059   1.7470 f  -1.1411 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_disable_reg/D   0.6068   1.7473 f  -1.1405 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[2]/D   0.6073   1.7470 f  -1.1397 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_nan_inf_count_en_reg/D   0.6121   1.7508 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_sat_en_reg/D   0.6121   1.7508 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_nan_inf_count_en_reg/D   0.6121   1.7508 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_sat_en_reg/D   0.6121   1.7508 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[15]/D   0.6261   1.7648 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[47]/D   0.6261   1.7648 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[94]/D   0.6261   1.7648 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[95]/D   0.6261   1.7648 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[102]/D   0.6261   1.7648 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[117]/D   0.6261   1.7648 f  -1.1387 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_lut_en_reg/D   0.6122   1.7508 f  -1.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_dma_en_reg/D   0.6123   1.7508 f  -1.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_lut_en_reg/D   0.6122   1.7508 f  -1.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_dma_en_reg/D   0.6123   1.7508 f  -1.1386 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_sync_prdy_reg/D   0.6225   1.7600 f  -1.1375 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[0]/D   0.6111   1.7475 f  -1.1364 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6815   1.8176 r  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[2]/D   0.6117   1.7475 f  -1.1358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[4]/D   0.6117   1.7475 f  -1.1358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[24]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[28]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[29]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[30]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[31]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[6]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[7]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[8]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[9]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[10]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[11]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[1]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[1]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[0]/D   0.6120   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[2]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[4]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[26]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[26]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[6]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[7]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[8]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[9]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[10]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[11]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[24]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[28]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[29]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[30]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[31]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[3]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[5]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_mode_reg/D   0.6117   1.7470 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[3]/D   0.6121   1.7475 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[5]/D   0.6121   1.7475 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_use_reg[1]/D   0.6120   1.7473 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_use_reg[0]/D   0.6120   1.7473 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_mode_reg/D   0.6121   1.7473 f  -1.1352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_size_reg/D   0.6121   1.7473 f  -1.1352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_ram_type_reg/D   0.6121   1.7473 f  -1.1352 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_use_reg[1]/D   0.6120   1.7470 f  -1.1351 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_use_reg[0]/D   0.6120   1.7470 f  -1.1351 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_size_reg/D   0.6121   1.7470 f  -1.1349 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_ram_type_reg/D   0.6121   1.7470 f  -1.1349 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[0]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[1]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[2]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[3]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[4]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[5]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[6]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[7]/D   0.6383   1.7710 f  -1.1327 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[16]/D   0.6383   1.7710 f  -1.1326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/out_precision_reg[0]/D   0.6113   1.7432 f  -1.1320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/out_precision_reg[1]/D   0.6113   1.7432 f  -1.1320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/out_precision_reg[0]/D   0.6113   1.7432 f  -1.1320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/out_precision_reg[1]/D   0.6113   1.7432 f  -1.1320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/proc_precision_reg[0]/D   0.6115   1.7432 f  -1.1317 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[63]/D   0.6815   1.8130 r  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_disable_reg/D   0.6059   1.7372 f  -1.1313 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/proc_precision_reg[0]/D   0.6120   1.7432 f  -1.1313 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/proc_precision_reg[1]/D   0.6120   1.7432 f  -1.1312 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/proc_precision_reg[1]/D   0.6120   1.7432 f  -1.1312 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0]/D   0.6175   1.7481 f  -1.1306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_disable_reg/D   0.6068   1.7372 f  -1.1304 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/flying_mode_reg/D   0.6109   1.7395 f  -1.1286 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/flying_mode_reg/D   0.6109   1.7394 f  -1.1286 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_valid_reg/D   0.6218   1.7503 f  -1.1285 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/nan_to_zero_reg/D   0.6113   1.7395 f  -1.1282 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/winograd_reg/D   0.6113   1.7395 f  -1.1282 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/nan_to_zero_reg/D   0.6113   1.7394 f  -1.1282 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/winograd_reg/D   0.6113   1.7394 f  -1.1282 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[0]/D   0.6117   1.7395 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[1]/D   0.6117   1.7395 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[0]/D   0.6117   1.7394 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[1]/D   0.6117   1.7394 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[2]/D   0.6118   1.7395 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[3]/D   0.6118   1.7395 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[4]/D   0.6118   1.7394 f  -1.1276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[4]/D   0.6120   1.7395 f  -1.1275 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[2]/D   0.6120   1.7394 f  -1.1275 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[3]/D   0.6120   1.7394 f  -1.1275 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/output_dst_reg/D   0.6120   1.7395 f  -1.1274 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg/D   0.6120   1.7394 f  -1.1274 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1]/D   0.6175   1.7439 f  -1.1264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_mode_reg/D   0.6117   1.7372 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_use_reg[1]/D   0.6117   1.7372 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_use_reg[0]/D   0.6120   1.7372 f  -1.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_use_reg[0]/D   0.6120   1.7372 f  -1.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_mode_reg/D   0.6121   1.7372 f  -1.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_use_reg[1]/D   0.6121   1.7372 f  -1.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_size_reg/D   0.6121   1.7372 f  -1.1251 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_ram_type_reg/D   0.6121   1.7372 f  -1.1251 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_size_reg/D   0.6121   1.7372 f  -1.1251 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_ram_type_reg/D   0.6121   1.7372 f  -1.1251 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[0]/D   0.6111   1.7343 f  -1.1232 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[2]/D   0.6117   1.7346 f  -1.1229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[4]/D   0.6117   1.7346 f  -1.1229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[13]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[14]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[16]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[17]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[19]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[23]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[24]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[25]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[28]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[29]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[30]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[31]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[6]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[7]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[8]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[9]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[10]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[11]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[12]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[0]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[1]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[15]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[18]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[20]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[21]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[26]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[22]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[27]/D   0.6121   1.7346 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/D   0.6284   1.7509 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[22]/D   0.6119   1.7343 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[27]/D   0.6119   1.7343 f  -1.1225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[3]/D   0.6121   1.7346 f  -1.1224 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[5]/D   0.6121   1.7346 f  -1.1224 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[1]/D   0.6120   1.7343 f  -1.1224 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[2]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[4]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[15]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[18]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[20]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[21]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[26]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[6]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[7]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[8]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[9]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[10]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[11]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[12]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[13]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[14]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[16]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[17]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[19]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[23]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[24]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[25]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[28]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[29]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[30]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[31]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[3]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[5]/D   0.6121   1.7343 f  -1.1223 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2]/D   0.6282   1.7494 f  -1.1212 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/in_precision_reg[0]/D   0.6064   1.7259 f  -1.1195 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/proc_precision_reg[0]/D   0.6064   1.7259 f  -1.1195 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[0]/D   0.6111   1.7305 f  -1.1194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[0]/D   0.6111   1.7305 f  -1.1194 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[18]/D   0.6119   1.7312 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[19]/D   0.6119   1.7312 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[20]/D   0.6119   1.7312 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[21]/D   0.6119   1.7312 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[22]/D   0.6119   1.7312 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[23]/D   0.6119   1.7312 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[2]/D   0.6117   1.7305 f  -1.1188 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[4]/D   0.6117   1.7305 f  -1.1188 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[2]/D   0.6117   1.7305 f  -1.1188 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[4]/D   0.6117   1.7305 f  -1.1188 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[1]/D   0.6120   1.7305 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[1]/D   0.6120   1.7305 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[1]/D   0.6120   1.7305 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[0]/D   0.6120   1.7305 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[2]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[4]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[6]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[7]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[8]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[9]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[10]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[11]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[12]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[6]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[7]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[8]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[9]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[10]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[11]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[12]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[6]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[7]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[8]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[9]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[10]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[11]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[12]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[3]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[5]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[3]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[5]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[3]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[5]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/in_precision_reg[0]/D   0.6068   1.7251 f  -1.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/proc_precision_reg[0]/D   0.6068   1.7251 f  -1.1183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[1]/D   0.6120   1.7297 f  -1.1177 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[0]/D   0.6120   1.7297 f  -1.1177 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[2]/D   0.6121   1.7297 f  -1.1177 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[4]/D   0.6121   1.7297 f  -1.1177 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[6]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[7]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[8]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[9]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[10]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[11]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[12]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[3]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[5]/D   0.6121   1.7297 f  -1.1176 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[2]/D   0.6260   1.7436 f  -1.1175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[16]/D   0.6118   1.7285 f  -1.1167 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[19]/D   0.6119   1.7285 f  -1.1166 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[20]/D   0.6119   1.7285 f  -1.1166 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[21]/D   0.6119   1.7285 f  -1.1166 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[22]/D   0.6119   1.7285 f  -1.1166 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[23]/D   0.6119   1.7285 f  -1.1166 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[3]/D   0.6113   1.7269 f  -1.1156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[14]/D   0.6113   1.7269 f  -1.1156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[15]/D   0.6113   1.7269 f  -1.1156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[4]/D   0.6113   1.7269 f  -1.1156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[5]/D   0.6114   1.7269 f  -1.1156 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[7]/D   0.6115   1.7269 f  -1.1154 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[8]/D   0.6118   1.7269 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[16]/D   0.6118   1.7269 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[17]/D   0.6118   1.7269 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[10]/D   0.6119   1.7269 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[11]/D   0.6119   1.7269 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[12]/D   0.6119   1.7269 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[18]/D   0.6119   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[19]/D   0.6119   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[20]/D   0.6119   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[21]/D   0.6119   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[22]/D   0.6119   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[23]/D   0.6119   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[6]/D   0.6120   1.7269 f  -1.1150 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[24]/D   0.6120   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[25]/D   0.6120   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[26]/D   0.6120   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[27]/D   0.6120   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[28]/D   0.6120   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[13]/D   0.6121   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[1]/D   0.6121   1.7269 f  -1.1149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/flying_mode_reg/D   0.6111   1.7259 f  -1.1148 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[0]/D   0.6121   1.7269 f  -1.1148 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/mul_layer_done_reg/D   0.6121   1.7270 f  -1.1148 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[0]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[1]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[2]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[3]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[4]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/out_precision_reg[0]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/out_precision_reg[1]/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/winograd_reg/D   0.6120   1.7259 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/in_precision_reg[1]/D   0.6121   1.7259 f  -1.1138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/proc_precision_reg[1]/D   0.6121   1.7259 f  -1.1138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/winograd_reg/D   0.6120   1.7251 f  -1.1132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/flying_mode_reg/D   0.6120   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[0]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[1]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[2]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[3]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[4]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/out_precision_reg[0]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/out_precision_reg[1]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/in_precision_reg[1]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/proc_precision_reg[1]/D   0.6121   1.7251 f  -1.1131 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[2]/D   0.6358   1.7467 f  -1.1109 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_busy_int_reg/D   0.6042   1.7122 f  -1.1080 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/cmux_in_en_reg/D   0.6276   1.7353 f  -1.1077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[2]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[7]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[11]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[24]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[25]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[26]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[27]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[28]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[29]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[30]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[31]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[32]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[33]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[34]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[35]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[57]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[59]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[0]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[1]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[2]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[3]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[4]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[5]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[6]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[7]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[8]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[9]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[10]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[11]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[14]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[15]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[16]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[17]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[18]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[19]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[20]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[21]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[22]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[23]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[24]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[25]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[26]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[27]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[28]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[29]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[30]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[31]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[32]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[33]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[34]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[35]/D   0.6261   1.7310 f  -1.1049 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[2]/D   0.6113   1.7159 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[3]/D   0.6113   1.7159 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[14]/D   0.6113   1.7159 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[15]/D   0.6113   1.7159 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[4]/D   0.6113   1.7159 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[19]/D   0.6119   1.7165 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[20]/D   0.6119   1.7165 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[21]/D   0.6119   1.7165 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[22]/D   0.6119   1.7165 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[23]/D   0.6119   1.7165 f  -1.1046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[5]/D   0.6114   1.7159 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[18]/D   0.6119   1.7164 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[19]/D   0.6119   1.7164 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[20]/D   0.6119   1.7164 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[21]/D   0.6119   1.7164 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[22]/D   0.6119   1.7164 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[23]/D   0.6119   1.7164 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[25]/D   0.6120   1.7165 f  -1.1045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[7]/D   0.6115   1.7159 f  -1.1044 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[8]/D   0.6118   1.7159 f  -1.1041 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[0]/D   0.6118   1.7159 f  -1.1041 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[1]/D   0.6118   1.7159 f  -1.1041 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[10]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[11]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[12]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[2]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[3]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[4]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[5]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[6]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[7]/D   0.6119   1.7159 f  -1.1040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[6]/D   0.6120   1.7159 f  -1.1039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[8]/D   0.6120   1.7159 f  -1.1039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[9]/D   0.6120   1.7159 f  -1.1039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[10]/D   0.6120   1.7159 f  -1.1039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[11]/D   0.6120   1.7159 f  -1.1039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[13]/D   0.6121   1.7159 f  -1.1038 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[1]/D   0.6121   1.7159 f  -1.1038 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[0]/D   0.6121   1.7159 f  -1.1038 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[0]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[1]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[2]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[3]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[4]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[5]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[6]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[7]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[16]/D   0.6261   1.7281 f  -1.1020 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[2]/D   0.6113   1.7103 f  -1.0990 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[3]/D   0.6113   1.7103 f  -1.0990 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[14]/D   0.6113   1.7103 f  -1.0990 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[15]/D   0.6113   1.7103 f  -1.0990 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[4]/D   0.6113   1.7103 f  -1.0990 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[5]/D   0.6114   1.7103 f  -1.0989 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[7]/D   0.6115   1.7103 f  -1.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[0]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[1]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[4]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[5]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[8]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[9]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[36]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[37]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[38]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[39]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[40]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[41]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[42]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[43]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[44]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[45]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[46]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[47]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[48]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[49]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[50]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[51]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[52]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[53]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[54]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[55]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[56]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[60]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[61]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[62]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[63]/D   0.6261   1.7248 f  -1.0987 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[2]/D   0.6113   1.7098 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[8]/D   0.6118   1.7103 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[9]/D   0.6118   1.7103 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[14]/D   0.6113   1.7098 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[15]/D   0.6113   1.7098 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[16]/D   0.6118   1.7103 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[17]/D   0.6118   1.7103 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[4]/D   0.6113   1.7098 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[10]/D   0.6119   1.7103 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[11]/D   0.6119   1.7103 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[5]/D   0.6114   1.7098 f  -1.0985 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[18]/D   0.6119   1.7103 f  -1.0984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[19]/D   0.6119   1.7103 f  -1.0984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[20]/D   0.6119   1.7103 f  -1.0984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[21]/D   0.6119   1.7103 f  -1.0984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[22]/D   0.6119   1.7103 f  -1.0984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[23]/D   0.6119   1.7103 f  -1.0984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[6]/D   0.6120   1.7103 f  -1.0983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[7]/D   0.6115   1.7098 f  -1.0983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[24]/D   0.6120   1.7103 f  -1.0983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[25]/D   0.6120   1.7103 f  -1.0983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[27]/D   0.6120   1.7103 f  -1.0983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[13]/D   0.6121   1.7103 f  -1.0983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[1]/D   0.6121   1.7103 f  -1.0982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[0]/D   0.6121   1.7103 f  -1.0982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[9]/D   0.6118   1.7098 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[0]/D   0.6407   1.7387 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[16]/D   0.6118   1.7098 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[17]/D   0.6118   1.7098 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[10]/D   0.6119   1.7098 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[11]/D   0.6119   1.7098 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[12]/D   0.6119   1.7098 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[18]/D   0.6119   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[19]/D   0.6119   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[20]/D   0.6119   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[21]/D   0.6119   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[22]/D   0.6119   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[23]/D   0.6119   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[6]/D   0.6120   1.7098 f  -1.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[24]/D   0.6120   1.7098 f  -1.0978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[25]/D   0.6120   1.7098 f  -1.0978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[26]/D   0.6120   1.7098 f  -1.0978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[27]/D   0.6120   1.7098 f  -1.0978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[13]/D   0.6121   1.7098 f  -1.0978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[1]/D   0.6121   1.7098 f  -1.0978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[0]/D   0.6121   1.7098 f  -1.0977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[3]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[6]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[10]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[12]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[13]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[14]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[15]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[16]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[17]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[18]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[19]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[20]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[21]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[22]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[23]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[58]/D   0.6261   1.7224 f  -1.0963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_pvld_reg/D   0.6437   1.7398 r  -1.0961 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_d0_op_en_reg/D   0.6302   1.7259 f  -1.0957 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[12]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[13]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[36]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[37]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[38]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[39]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[40]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[41]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[42]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[43]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[44]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[45]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[46]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[47]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[48]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[49]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[50]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[51]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[52]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[53]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[54]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[55]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[56]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[57]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[58]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[59]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[60]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[61]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[62]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[63]/D   0.6261   1.7205 f  -1.0944 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_busy_int_reg/D   0.6249   1.7191 f  -1.0941 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[15]/D   0.6220   1.7145 f  -1.0925 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1]/D   0.6434   1.7346 r  -1.0912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[6]/D   0.6121   1.7031 f  -1.0910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[8]/D   0.6121   1.7031 f  -1.0910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[9]/D   0.6121   1.7031 f  -1.0910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[10]/D   0.6121   1.7031 f  -1.0910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[11]/D   0.6121   1.7031 f  -1.0910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[12]/D   0.6121   1.7031 f  -1.0910 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_pvld_reg/D   0.6378   1.7282 r  -1.0904 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   1.7257 f  -1.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg/D   0.6068   1.6941 f  -1.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_bypass_reg/D   0.6068   1.6941 f  -1.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[14]/D   0.6121   1.6982 f  -1.0861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[15]/D   0.6121   1.6982 f  -1.0861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[6]/D   0.6113   1.6974 f  -1.0861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[7]/D   0.6113   1.6974 f  -1.0861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[4]/D   0.6113   1.6974 f  -1.0861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[5]/D   0.6114   1.6974 f  -1.0860 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[7]/D   0.6115   1.6974 f  -1.0859 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[0]/D   0.6118   1.6974 f  -1.0856 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[0]/D   0.6118   1.6974 f  -1.0856 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[1]/D   0.6118   1.6974 f  -1.0856 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[2]/D   0.6119   1.6974 f  -1.0856 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[3]/D   0.6119   1.6974 f  -1.0856 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[4]/D   0.6119   1.6974 f  -1.0856 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[2]/D   0.6119   1.6974 f  -1.0855 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[3]/D   0.6119   1.6974 f  -1.0855 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[4]/D   0.6119   1.6974 f  -1.0855 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[5]/D   0.6119   1.6974 f  -1.0855 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[6]/D   0.6119   1.6974 f  -1.0855 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[7]/D   0.6119   1.6974 f  -1.0855 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[5]/D   0.6121   1.6974 f  -1.0854 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   1.7235 f  -1.0851 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[1]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[2]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[3]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[4]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[5]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[6]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[7]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[0]/D   0.6119   1.6955 f  -1.0835 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[2]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[3]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[4]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[5]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[6]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[7]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[8]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[9]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[10]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[11]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[12]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[2]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[3]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[4]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[5]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[6]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[7]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[8]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[9]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[10]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[11]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[12]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[0]/D   0.6123   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[1]/D   0.6123   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[1]/D   0.6123   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_src_reg/D   0.6115   1.6942 f  -1.0826 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_src_reg/D   0.6120   1.6942 f  -1.0822 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_valid_reg/D   0.6315   1.7124 f  -1.0809 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[0]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[1]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[2]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[3]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[4]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[5]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[6]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[7]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[8]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[9]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[10]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[11]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[12]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[13]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[14]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[15]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[16]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[17]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[18]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[19]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[20]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[21]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[22]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[23]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[24]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[25]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[26]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[27]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[28]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[29]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[30]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[31]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[32]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[33]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[34]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[35]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[36]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[37]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[38]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[39]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[40]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[41]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[42]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[43]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[44]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[45]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[46]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[47]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[48]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[49]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[50]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[51]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[52]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[53]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[54]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[55]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[56]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[57]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[58]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[59]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[60]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[61]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[62]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[63]/D   0.6261   1.7066 f  -1.0805 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[9]/D   0.6254   1.7046 f  -1.0792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[13]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[14]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[27]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[29]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[31]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[2]/D   0.6117   1.6902 f  -1.0785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[2]/D   0.6121   1.6905 f  -1.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[13]/D   0.6119   1.6902 f  -1.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[27]/D   0.6119   1.6902 f  -1.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[30]/D   0.6119   1.6902 f  -1.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[13]/D   0.6119   1.6902 f  -1.0783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[27]/D   0.6119   1.6902 f  -1.0783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[30]/D   0.6119   1.6902 f  -1.0783 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[2]/D   0.6121   1.6902 f  -1.0782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[4]/D   0.6121   1.6902 f  -1.0782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[12]/D   0.6121   1.6902 f  -1.0782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[3]/D   0.6121   1.6902 f  -1.0781 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[5]/D   0.6121   1.6902 f  -1.0781 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6411   1.7177 f  -1.0766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6411   1.7154 f  -1.0743 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.7105 f  -1.0722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.7066 f  -1.0683 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_bypass_reg/D   0.6068   1.6750 f  -1.0682 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/reg2dp_d1_op_en_reg/D   0.6298   1.6974 f  -1.0677 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.7060 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_bypass_reg/D   0.6068   1.6726 f  -1.0658 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_src_reg/D   0.6115   1.6750 f  -1.0635 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[3]/D   0.6361   1.6992 r  -1.0631 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_src_reg/D   0.6120   1.6726 f  -1.0606 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/D   0.6284   1.6875 f  -1.0591 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_busy_int_reg/D   0.6253   1.6810 f  -1.0557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_busy_int_reg/D   0.6253   1.6810 f  -1.0557 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_ram_type_reg/D   0.6246   1.6779 f  -1.0532 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_ram_type_reg/D   0.6246   1.6778 f  -1.0532 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6380   1.6907 f  -1.0527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[15]/D   0.6113   1.6638 f  -1.0525 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[18]/D   0.6113   1.6638 f  -1.0525 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[20]/D   0.6113   1.6638 f  -1.0525 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[21]/D   0.6113   1.6638 f  -1.0525 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[26]/D   0.6113   1.6638 f  -1.0525 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[2]/D   0.6117   1.6638 f  -1.0521 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[14]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[16]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[17]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[19]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[22]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[23]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[24]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[25]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[27]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[29]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[30]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[31]/D   0.6119   1.6638 f  -1.0519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[0]/D   0.6120   1.6638 f  -1.0518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[6]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[7]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[8]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[9]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[10]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[11]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[12]/D   0.6121   1.6638 f  -1.0517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[0]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[3]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[4]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[5]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[6]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[7]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[8]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[9]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[10]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[11]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[12]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[13]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[14]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[15]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[16]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[17]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[18]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[20]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[21]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[23]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[25]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[26]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[28]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[29]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[30]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[31]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[32]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[33]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[34]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[35]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[36]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[37]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[38]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[39]/D   0.6261   1.6764 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.6748 f  -1.0487 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.6867 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.6867 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.6867 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.6867 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.6867 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.6864 f  -1.0481 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[0]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[1]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[2]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[3]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[4]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[5]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[6]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[7]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[8]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[9]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[10]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[11]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[29]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[30]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[31]/D   0.6261   1.6721 f  -1.0461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[32]/RSTB   0.4910   1.5360 r  -1.0449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[13]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[27]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[30]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[31]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[14]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[28]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[30]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[2]/D   0.6121   1.6535 f  -1.0414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[4]/D   0.6121   1.6535 f  -1.0414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[12]/D   0.6121   1.6535 f  -1.0414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[3]/D   0.6121   1.6535 f  -1.0413 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[5]/D   0.6121   1.6535 f  -1.0413 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[11]/D   0.6123   1.6527 f  -1.0404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[12]/D   0.6123   1.6527 f  -1.0404 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[1]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[2]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[3]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[4]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[5]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[6]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[7]/D   0.6255   1.6626 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_pvld_reg/D   0.6269   1.6640 f  -1.0370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[1]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[2]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[3]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[4]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[5]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[6]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[7]/D   0.6255   1.6623 f  -1.0368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.6647 f  -1.0263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[6]/D   0.6278   1.6534 f  -1.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[17]/D   0.6118   1.6369 f  -1.0251 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[18]/D   0.6119   1.6369 f  -1.0250 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[19]/D   0.6119   1.6369 f  -1.0250 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[20]/D   0.6119   1.6369 f  -1.0250 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[22]/D   0.6119   1.6369 f  -1.0250 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[23]/D   0.6119   1.6369 f  -1.0250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_vld_reg/D   0.6601   1.6841 r  -1.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_disable_reg/D   0.6067   1.6270 f  -1.0203 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_disable_reg/D   0.6068   1.6270 f  -1.0202 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]/D   0.6450   1.6649 r  -1.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[2]/D   0.6560   1.6758 r  -1.0198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_mode_reg/D   0.6117   1.6270 f  -1.0154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_use_reg[1]/D   0.6117   1.6270 f  -1.0154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_use_reg[0]/D   0.6120   1.6270 f  -1.0151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_use_reg[0]/D   0.6120   1.6270 f  -1.0150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_mode_reg/D   0.6121   1.6270 f  -1.0150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_use_reg[1]/D   0.6121   1.6270 f  -1.0150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_size_reg/D   0.6121   1.6270 f  -1.0149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_ram_type_reg/D   0.6121   1.6270 f  -1.0149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_size_reg/D   0.6121   1.6270 f  -1.0149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_ram_type_reg/D   0.6121   1.6270 f  -1.0149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/final_out_prdy_reg/D   0.6636   1.6772 r  -1.0136 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[2]/D   0.6113   1.6241 f  -1.0128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[3]/D   0.6113   1.6241 f  -1.0128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[2]/D   0.6113   1.6240 f  -1.0128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[3]/D   0.6113   1.6240 f  -1.0128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[5]/D   0.6113   1.6241 f  -1.0127 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[5]/D   0.6113   1.6240 f  -1.0127 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[7]/D   0.6115   1.6241 f  -1.0126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[7]/D   0.6115   1.6240 f  -1.0126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[0]/D   0.6115   1.6240 f  -1.0125 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[8]/D   0.6117   1.6241 f  -1.0123 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[9]/D   0.6117   1.6241 f  -1.0123 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[8]/D   0.6117   1.6240 f  -1.0123 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[9]/D   0.6117   1.6240 f  -1.0123 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[10]/D   0.6118   1.6241 f  -1.0122 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[11]/D   0.6118   1.6241 f  -1.0122 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[12]/D   0.6118   1.6240 f  -1.0122 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[6]/D   0.6119   1.6241 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[6]/D   0.6119   1.6240 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[0]/D   0.6120   1.6241 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[12]/D   0.6120   1.6241 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[4]/D   0.6120   1.6241 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[10]/D   0.6120   1.6240 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[11]/D   0.6120   1.6240 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[1]/D   0.6120   1.6241 f  -1.0120 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[1]/D   0.6120   1.6240 f  -1.0120 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[4]/D   0.6121   1.6240 f  -1.0120 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[2]/D   0.6113   1.6225 f  -1.0112 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[3]/D   0.6113   1.6225 f  -1.0112 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[4]/D   0.6113   1.6225 f  -1.0112 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[5]/D   0.6114   1.6225 f  -1.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[7]/D   0.6115   1.6225 f  -1.0110 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[8]/D   0.6118   1.6225 f  -1.0107 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[9]/D   0.6118   1.6225 f  -1.0107 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_access_type_reg/D   0.6118   1.6225 f  -1.0107 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_table_id_reg/D   0.6118   1.6225 f  -1.0107 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[6]/D   0.6120   1.6225 f  -1.0105 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[1]/D   0.6121   1.6225 f  -1.0104 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[0]/D   0.6121   1.6225 f  -1.0104 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/D   0.6269   1.6371 f  -1.0102 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[4]/D   0.6117   1.6202 f  -1.0085 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[13]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[28]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[30]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[28]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[29]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[30]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[2]/D   0.6121   1.6202 f  -1.0081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[4]/D   0.6121   1.6202 f  -1.0081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[12]/D   0.6121   1.6202 f  -1.0081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[3]/D   0.6121   1.6202 f  -1.0080 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[5]/D   0.6121   1.6202 f  -1.0080 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/reg2dp_d0_op_en_reg/D   0.6299   1.6344 f  -1.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[2]/D   0.6560   1.6579 r  -1.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[2]/D   0.6113   1.6121 f  -1.0008 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[3]/D   0.6113   1.6121 f  -1.0008 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[4]/D   0.6113   1.6121 f  -1.0008 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]/D   0.6114   1.6121 f  -1.0008 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[2]/D   0.6115   1.6121 f  -1.0006 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[3]/D   0.6118   1.6121 f  -1.0004 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[4]/D   0.6118   1.6121 f  -1.0004 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[1]/D   0.6120   1.6121 f  -1.0002 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[1]/D   0.6121   1.6121 f  -1.0001 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[0]/D   0.6121   1.6121 f  -1.0000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[1]/D   0.6256   1.6240 f  -0.9984 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[2]/D   0.6113   1.6096 f  -0.9983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[3]/D   0.6113   1.6096 f  -0.9983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[4]/D   0.6113   1.6096 f  -0.9983 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[0]/D   0.6114   1.6096 f  -0.9982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[2]/D   0.6115   1.6096 f  -0.9981 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[3]/D   0.6118   1.6096 f  -0.9978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[4]/D   0.6118   1.6096 f  -0.9978 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[1]/D   0.6120   1.6096 f  -0.9976 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[1]/D   0.6121   1.6096 f  -0.9975 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[0]/D   0.6121   1.6096 f  -0.9975 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[0]/D   0.6156   1.6125 f  -0.9969 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[2]/D   0.6305   1.6247 f  -0.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[3]/D   0.6305   1.6247 f  -0.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[4]/D   0.6305   1.6247 f  -0.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[5]/D   0.6305   1.6247 f  -0.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[6]/D   0.6305   1.6247 f  -0.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[7]/D   0.6278   1.6198 f  -0.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[7]/D   0.6278   1.6198 f  -0.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0]/D   0.6132   1.6036 f  -0.9904 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[1]/D   0.6260   1.6144 f  -0.9884 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[0]/D   0.6111   1.5989 f  -0.9878 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6760   1.6637 r  -0.9877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[2]/D   0.6117   1.5989 f  -0.9873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[22]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[27]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[13]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[14]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[16]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[17]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[19]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[23]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[24]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[25]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[28]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[29]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[30]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[31]/D   0.6119   1.5989 f  -0.9871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[4]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[6]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[7]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[8]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[9]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[10]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[11]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[12]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[0]/D   0.6120   1.5989 f  -0.9870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[1]/D   0.6120   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[1]/D   0.6120   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[2]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[4]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[15]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[18]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[20]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[21]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[26]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[15]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[18]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[20]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[21]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[26]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[6]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[7]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[8]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[9]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[10]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[11]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[12]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[13]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[14]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[16]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[17]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[19]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[23]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[24]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[25]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[28]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[29]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[30]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[31]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[22]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[27]/D   0.6121   1.5989 f  -0.9869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[3]/D   0.6121   1.5989 f  -0.9868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[5]/D   0.6121   1.5989 f  -0.9868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[3]/D   0.6121   1.5989 f  -0.9868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[5]/D   0.6121   1.5989 f  -0.9868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6760   1.6625 r  -0.9865 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6784   1.6637 r  -0.9853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6784   1.6637 r  -0.9853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6784   1.6637 r  -0.9853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6784   1.6637 r  -0.9853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6760   1.6609 r  -0.9850 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bn_mul_in_en_reg/D   0.6256   1.6081 f  -0.9825 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/D   0.6527   1.6347 r  -0.9819 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[3]/D   0.6305   1.6092 f  -0.9786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[15]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[18]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[20]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[21]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[26]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[0]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[1]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[2]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[3]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[4]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[5]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[6]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[7]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[8]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[9]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[10]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[11]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[12]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[13]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[14]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[15]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[16]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[17]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[18]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[19]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[20]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[21]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[22]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[23]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[24]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[25]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[26]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[27]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[28]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[29]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[30]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[31]/D   0.6293   1.6049 f  -0.9755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[13]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[14]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[16]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[17]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[19]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[22]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[23]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[24]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[25]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[27]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[28]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[29]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[30]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[31]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[1]/D   0.6120   1.5873 f  -0.9753 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[0]/D   0.6120   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[2]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[4]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[6]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[7]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[8]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[9]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[10]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[11]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[12]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[3]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[5]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_ram_type_reg/D   0.6111   1.5845 f  -0.9734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_ram_type_reg/D   0.6111   1.5845 f  -0.9734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[0]/D   0.6173   1.5848 f  -0.9674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[0]/D   0.6173   1.5845 f  -0.9671 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/D   0.6238   1.5903 f  -0.9665 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_valid_reg/D   0.6601   1.6234 r  -0.9633 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[8]/D   0.6254   1.5872 f  -0.9618 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[3]/D   0.6305   1.5912 f  -0.9607 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_valid_reg/D   0.6601   1.6149 r  -0.9548 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bs_mul_in_en_reg/D   0.6256   1.5796 f  -0.9540 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_uflow_priority_reg/D   0.6113   1.5632 f  -0.9518 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_oflow_priority_reg/D   0.6114   1.5632 f  -0.9518 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_hybrid_priority_reg/D   0.6120   1.5632 f  -0.9512 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_function_reg/D   0.6121   1.5632 f  -0.9511 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[1]/D   0.6238   1.5739 f  -0.9501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/mrdma_rd_stall_cnt_cen_reg/D   0.6123   1.5614 f  -0.9492 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bs_alu_in_en_reg/D   0.6256   1.5742 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bn_alu_in_en_reg/D   0.6256   1.5742 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.5861 f  -0.9478 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/perf_dma_en_reg/D   0.6120   1.5595 f  -0.9476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/perf_nan_inf_count_en_reg/D   0.6120   1.5595 f  -0.9475 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_nan_inf_count_en_reg/D   0.6120   1.5593 f  -0.9473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg/D   0.6120   1.5593 f  -0.9473 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_vld_reg/D   0.6596   1.6061 r  -0.9465 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   1.5709 f  -0.9448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.5753 f  -0.9370 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   1.5621 f  -0.9361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   1.5621 f  -0.9361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   1.5621 f  -0.9361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   1.5621 f  -0.9361 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   1.5621 f  -0.9361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[5]/D   0.6278   1.5601 f  -0.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/layer_process_reg/D   0.6540   1.5798 r  -0.9258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg/D   0.6489   1.5707 r  -0.9218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.5541 f  -0.9157 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.5541 f  -0.9157 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.5541 f  -0.9157 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.5541 f  -0.9157 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[3]/D   0.6278   1.5384 f  -0.9106 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[2]/D   0.6113   1.5218 f  -0.9105 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[3]/D   0.6113   1.5218 f  -0.9105 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[1]/D   0.6118   1.5218 f  -0.9100 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[6]/D   0.6120   1.5218 f  -0.9098 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[1]/D   0.6121   1.5218 f  -0.9097 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[0]/D   0.6121   1.5218 f  -0.9096 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[6]/D   0.6471   1.5558 r  -0.9086 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[5]/D   0.6476   1.5558 r  -0.9082 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.5318 f  -0.9057 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[1]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[2]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[3]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[4]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[6]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[7]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.5422 f  -0.9039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.5422 f  -0.9039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/D   0.6177   1.5208 f  -0.9031 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6380   1.5408 f  -0.9028 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[0]/D   0.6119   1.5139 f  -0.9020 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.5258 f  -0.8997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[1]/D   0.6302   1.5291 f  -0.8989 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg/D   0.6247   1.5196 f  -0.8949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[2]/D   0.6113   1.4999 f  -0.8886 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[9]/D   0.6118   1.4999 f  -0.8882 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[29]/D   0.6120   1.4999 f  -0.8879 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[30]/D   0.6120   1.4999 f  -0.8879 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[31]/D   0.6120   1.4999 f  -0.8879 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[12]/D   0.6119   1.4987 f  -0.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[26]/D   0.6120   1.4987 f  -0.8867 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[28]/D   0.6120   1.4987 f  -0.8867 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[29]/D   0.6120   1.4987 f  -0.8867 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[30]/D   0.6120   1.4987 f  -0.8867 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[31]/D   0.6120   1.4987 f  -0.8867 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[0]/D   0.6434   1.5268 r  -0.8834 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/out_rdy_reg/D   0.6145   1.4961 f  -0.8816 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[1]/D   0.6302   1.5112 f  -0.8810 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[9]/D   0.6118   1.4887 f  -0.8769 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[12]/D   0.6120   1.4887 f  -0.8767 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[13]/D   0.6120   1.4887 f  -0.8767 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[14]/D   0.6120   1.4887 f  -0.8767 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[15]/D   0.6120   1.4887 f  -0.8767 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[3]/D   0.6113   1.4870 f  -0.8757 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[8]/D   0.6118   1.4870 f  -0.8752 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[28]/D   0.6120   1.4870 f  -0.8750 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[29]/D   0.6120   1.4870 f  -0.8750 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[30]/D   0.6120   1.4870 f  -0.8750 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[31]/D   0.6120   1.4870 f  -0.8750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en_reg_reg[1]/D   0.6624   1.5353 r  -0.8729 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en_reg_reg[2]/D   0.6624   1.5353 r  -0.8729 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en_reg_reg[0]/D   0.6624   1.5353 r  -0.8729 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg/D   0.6231   1.4958 f  -0.8727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg/D   0.6231   1.4955 f  -0.8725 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_valid_reg/D   0.6618   1.5330 r  -0.8712 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[6]/D   0.6278   1.4944 f  -0.8666 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[6]/D   0.6278   1.4944 f  -0.8666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/alu_sync_prdy_reg/D   0.6190   1.4853 f  -0.8663 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_valid_reg/D   0.6619   1.5240 r  -0.8620 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[3]/D   0.6278   1.4860 f  -0.8582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[3]/D   0.6278   1.4860 f  -0.8582 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/alu_sync_prdy_reg/D   0.6193   1.4767 f  -0.8574 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[12]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[13]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[14]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[15]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[16]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[17]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[18]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[19]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[20]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[21]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[22]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[23]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[24]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[25]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[26]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[27]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[28]/D   0.6261   1.4830 f  -0.8569 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/brdma_done_pending_reg/D   0.6624   1.5142 r  -0.8519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/mrdma_done_pending_reg/D   0.6624   1.5142 r  -0.8519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/nrdma_done_pending_reg/D   0.6624   1.5142 r  -0.8519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[4]/D   0.6287   1.4801 f  -0.8514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/out_rdy_reg/D   0.6145   1.4593 f  -0.8448 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[7]/D   0.6254   1.4698 f  -0.8443 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/layer_process_reg/D   0.6540   1.4967 r  -0.8428 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[1]/D   0.6681   1.5108 r  -0.8427 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[1]/D   0.6261   1.4687 f  -0.8426 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_valid_reg/D   0.6272   1.4591 f  -0.8318 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[4]/D   0.6117   1.4424 f  -0.8307 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[13]/D   0.6119   1.4424 f  -0.8305 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[28]/D   0.6119   1.4424 f  -0.8305 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[1]/D   0.6120   1.4424 f  -0.8304 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[3]/D   0.6121   1.4424 f  -0.8302 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[5]/D   0.6121   1.4424 f  -0.8302 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[1]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[2]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[3]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[4]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[5]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[6]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[2]/D   0.6283   1.4536 f  -0.8253 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[4]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[7]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[9]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[13]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[15]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[16]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[18]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[19]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[21]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[23]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[26]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[28]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[44]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[3]/D   0.6261   1.4433 f  -0.8173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[6]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[8]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[11]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[12]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[14]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[17]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[20]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[22]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[24]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[25]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[27]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[29]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[30]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[31]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[43]/D   0.6261   1.4404 f  -0.8143 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_valid_reg/D   0.6287   1.4408 f  -0.8121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_valid_reg/D   0.6288   1.4337 f  -0.8049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[0]/D   0.6175   1.4219 f  -0.8044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.4301 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[0]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[1]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[2]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[3]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[4]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[5]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[6]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[7]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_valid_reg/D   0.6272   1.4305 f  -0.8033 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pvld_reg/D   0.6287   1.4284 f  -0.7997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.4250 f  -0.7989 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[0]/D   0.6177   1.4155 f  -0.7978 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[0]/D   0.6177   1.4092 f  -0.7915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/out_rdy_reg/D   0.6142   1.4022 f  -0.7880 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[4]/D   0.6216   1.4086 f  -0.7871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/out_rdy_reg/D   0.6543   1.4409 r  -0.7866 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6678   1.4516 r  -0.7838 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6678   1.4516 r  -0.7838 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6681   1.4516 r  -0.7836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/eg_done_reg/D   0.6554   1.4379 r  -0.7825 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_valid_reg/D   0.6288   1.4109 f  -0.7820 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/dat_rdy_reg/D   0.6586   1.4393 r  -0.7807 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/rd_pushing_reg/D   0.5980   1.3770 f  -0.7789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/rd_pushing_reg/D   0.5980   1.3767 f  -0.7786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[4]/D   0.6287   1.4044 f  -0.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[4]/D   0.6287   1.4044 f  -0.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[7]/D   0.6255   1.4011 f  -0.7756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[7]/D   0.6255   1.4011 f  -0.7756 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[0]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[1]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[2]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[3]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[4]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[5]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[6]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[7]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[8]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[9]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[10]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[11]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[18]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[24]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[25]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[28]/D   0.6383   1.4057 f  -0.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[5]/D   0.6247   1.3844 f  -0.7598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[5]/D   0.6247   1.3844 f  -0.7598 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_valid_reg/D   0.6167   1.3670 f  -0.7504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_ready_flop_reg/D   0.6579   1.4004 r  -0.7425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_vld_reg/D   0.6137   1.3553 f  -0.7417 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/mul_out_prdy_reg/D   0.6581   1.3935 r  -0.7354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/wr_popping_reg/D   0.5990   1.3310 f  -0.7320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg/D   0.6236   1.3528 f  -0.7292 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pvld_reg/D   0.6287   1.3443 f  -0.7156 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/mul_out_prdy_reg/D   0.6581   1.3707 r  -0.7126 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/producer_reg/D   0.6094   1.3113 f  -0.7019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[1]/D   0.6214   1.3094 f  -0.6880 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6681   1.3539 r  -0.6858 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[6]/D   0.6191   1.3001 f  -0.6809 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   1.3059 f  -0.6798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[3]/D   0.6305   1.3090 f  -0.6785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[6]/D   0.6255   1.2949 f  -0.6694 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2928 f  -0.6668 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[27]/D   0.6383   1.2969 f  -0.6586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[29]/D   0.6383   1.2969 f  -0.6586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[31]/D   0.6383   1.2969 f  -0.6586 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[33]/D   0.6383   1.2969 f  -0.6586 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2820 f  -0.6559 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/layer_process_reg/D   0.6540   1.3055 r  -0.6515 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[12]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[13]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[14]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[15]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[16]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[17]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[19]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[20]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[21]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[22]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[23]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[26]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[30]/D   0.6383   1.2890 f  -0.6507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[6]/D   0.6255   1.2737 f  -0.6481 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[6]/D   0.6255   1.2737 f  -0.6481 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_valid_reg/D   0.6592   1.3050 r  -0.6458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_valid_reg/D   0.6592   1.3004 r  -0.6412 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1304   0.7652 f  -0.6348 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2492 f  -0.6232 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2469 f  -0.6208 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   1.2426 f  -0.6165 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pvld_reg/D   0.6286   1.2438 f  -0.6151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/rd_pushing_reg/D   0.6044   1.2193 f  -0.6149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg/D   0.6287   1.2427 f  -0.6140 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2362 f  -0.6101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[2]/D   0.6247   1.2335 f  -0.6088 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[2]/D   0.6247   1.2335 f  -0.6088 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[2]/D   0.6125   1.2186 f  -0.6060 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pvld_reg/D   0.6365   1.2413 r  -0.6049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.2306 f  -0.6045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.2306 f  -0.6045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[2]/D   0.6221   1.2251 f  -0.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/saturation_bits_reg[0]/D   0.6606   1.2560 r  -0.5954 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[5]/D   0.6085   1.1954 f  -0.5870 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6678   1.2489 r  -0.5811 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6678   1.2489 r  -0.5811 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6678   1.2489 r  -0.5811 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[3]/D   0.6247   1.2028 f  -0.5782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pvld_reg/D   0.6287   1.2063 f  -0.5777 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.1871 f  -0.5597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.1846 f  -0.5585 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.1846 f  -0.5585 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/sdp2mcif_rd_cdt_lat_fifo_pop_reg/D   0.6282   1.1857 f  -0.5575 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.1838 f  -0.5564 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[0]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[1]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[2]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[3]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[4]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[5]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[7]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[8]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[9]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[14]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[15]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[16]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[17]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[18]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[20]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[21]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[22]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[23]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[24]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[25]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[26]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[27]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[28]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[29]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[30]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[31]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1470   0.6933 f  -0.5462 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[5]/D   0.6255   1.1676 f  -0.5421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.1610 f  -0.5336 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[5]/D   0.6255   1.1562 f  -0.5307 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[5]/D   0.6255   1.1562 f  -0.5307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_bypass_reg/D   0.6006   1.1253 f  -0.5247 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[0]/D   0.6177   1.1419 f  -0.5241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[0]/D   0.6177   1.1419 f  -0.5241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[0]/D   0.6177   1.1415 f  -0.5237 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_src_reg/D   0.6002   1.1224 f  -0.5221 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_bypass_reg/D   0.6122   1.1253 f  -0.5130 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_out_precision_reg[1]/D   0.6123   1.1253 f  -0.5130 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_src_reg/D   0.6123   1.1224 f  -0.5101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_src_reg/D   0.6123   1.1224 f  -0.5101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pvld_reg/D   0.6371   1.1456 r  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3]/D   0.6062   1.1120 f  -0.5058 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_bypass_reg/D   0.6121   1.1162 f  -0.5041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_bypass_reg/D   0.6123   1.1162 f  -0.5040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_out_precision_reg[0]/D   0.6123   1.1162 f  -0.5039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[1]/D   0.6221   1.1237 f  -0.5016 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1]/D   0.6087   1.1076 f  -0.4989 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[4]/D   0.6120   1.1087 f  -0.4966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[4]/D   0.6121   1.1087 f  -0.4966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[3]/D   0.6121   1.1087 f  -0.4966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[2]/D   0.6121   1.1087 f  -0.4966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[3]/D   0.6121   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[2]/D   0.6121   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[0]/D   0.6122   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[1]/D   0.6122   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[0]/D   0.6122   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[5]/D   0.6122   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[2]/D   0.6122   1.1087 f  -0.4965 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_relu_bypass_reg/D   0.6122   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[1]/D   0.6122   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[0]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[1]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[0]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[1]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[0]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[2]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[5]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[8]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[11]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[13]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[14]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[14]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[12]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[14]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[15]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[15]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[9]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[11]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[13]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[15]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[10]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[0]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[31]/D   0.6123   1.1087 f  -0.4964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_src_reg/D   0.6000   1.0893 f  -0.4893 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[4]/D   0.6118   1.0996 f  -0.4879 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[5]/D   0.6121   1.0996 f  -0.4876 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[3]/D   0.6121   1.0996 f  -0.4875 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[5]/D   0.6122   1.0996 f  -0.4874 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[0]/D   0.6122   1.0996 f  -0.4874 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_algo_reg[1]/D   0.6122   1.0996 f  -0.4874 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[3]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[4]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[6]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[7]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[9]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[10]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[12]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[0]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[1]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[4]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[8]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[2]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[14]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[3]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[5]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[6]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[9]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[13]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[15]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[1]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[30]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[1]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[10]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[12]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[11]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[7]/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_prelu_reg/D   0.6123   1.0996 f  -0.4873 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[4]/D   0.6120   1.0976 f  -0.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[2]/D   0.6121   1.0976 f  -0.4855 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[3]/D   0.6121   1.0976 f  -0.4855 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[5]/D   0.6122   1.0976 f  -0.4854 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[0]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[1]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[2]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[3]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[4]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[5]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[6]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[7]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[8]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[9]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[10]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[11]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[12]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[13]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[1]/D   0.6123   1.0976 f  -0.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2]/D   0.6135   1.0974 f  -0.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[4]/D   0.6135   1.0974 f  -0.4839 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[23]/D   0.6123   1.0958 f  -0.4835 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_vld_reg/D   0.6059   1.0892 f  -0.4833 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[9]/D   0.6122   1.0855 f  -0.4734 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[11]/D   0.6122   1.0855 f  -0.4734 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[7]/D   0.6122   1.0855 f  -0.4733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[4]/D   0.6123   1.0855 f  -0.4733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[6]/D   0.6123   1.0855 f  -0.4733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[8]/D   0.6123   1.0855 f  -0.4733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[14]/D   0.6123   1.0855 f  -0.4733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[12]/D   0.6123   1.0855 f  -0.4733 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[8]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[4]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[5]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[6]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[7]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[9]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[10]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[13]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[14]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[16]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[17]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[19]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[22]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[24]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[26]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[29]/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_relu_bypass_reg/D   0.6123   1.0855 f  -0.4732 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/qd_reg/D   0.1470   0.6196 f  -0.4725 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[4]/D   0.6120   1.0831 f  -0.4711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[5]/D   0.6121   1.0831 f  -0.4711 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[3]/D   0.6121   1.0831 f  -0.4710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[2]/D   0.6121   1.0831 f  -0.4710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[1]/D   0.6122   1.0831 f  -0.4710 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[3]/D   0.6122   1.0831 f  -0.4709 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[13]/D   0.6122   1.0831 f  -0.4709 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[10]/D   0.6123   1.0831 f  -0.4709 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[0]/D   0.6123   1.0831 f  -0.4709 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[0]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[1]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[2]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[4]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[7]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[3]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[8]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[12]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[25]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[27]/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_prelu_reg/D   0.6123   1.0831 f  -0.4708 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1513   0.6151 f  -0.4639 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[5]/D   0.6123   1.0756 f  -0.4633 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[6]/D   0.6123   1.0756 f  -0.4633 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[15]/D   0.6110   1.0723 f  -0.4613 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[2]/D   0.6122   1.0723 f  -0.4601 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[1]/D   0.6123   1.0723 f  -0.4600 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[5]/D   0.6123   1.0723 f  -0.4600 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[15]/D   0.6123   1.0723 f  -0.4600 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[20]/D   0.6123   1.0723 f  -0.4600 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[21]/D   0.6123   1.0723 f  -0.4600 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_algo_reg[0]/D   0.6123   1.0723 f  -0.4600 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1428   0.5932 f  -0.4504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1428   0.5932 f  -0.4504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1428   0.5932 f  -0.4504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pvld_reg/D   0.6305   1.0779 r  -0.4473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[4]/D   0.6255   1.0502 f  -0.4247 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_adr_reg[1]/D   0.6178   1.0407 f  -0.4229 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[0]/D   0.6261   1.0473 f  -0.4212 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[0]/D   0.6177   1.0357 f  -0.4180 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nrdma_enable_reg/D   0.6502   1.0651 r  -0.4148 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.0408 f  -0.4147 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.0408 f  -0.4147 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.0408 f  -0.4147 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.0408 f  -0.4147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[4]/D   0.6255   1.0388 f  -0.4133 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[4]/D   0.6255   1.0388 f  -0.4133 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[1]/D   0.6100   1.0215 f  -0.4116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[1]/D   0.6100   1.0215 f  -0.4116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0]/D   0.6064   1.0179 f  -0.4115 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[1]/D   0.6223   1.0309 f  -0.4086 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_adr_reg[1]/D   0.6178   1.0196 f  -0.4018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[1]/D   0.6178   1.0196 f  -0.4018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pvld_reg/D   0.6075   1.0024 f  -0.3949 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pvld_reg/D   0.6096   1.0007 f  -0.3910 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[0]/D   0.6358   1.0225 f  -0.3867 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[0]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[10]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[11]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[12]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[13]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[14]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[15]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[16]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[17]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[18]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[19]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[20]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[21]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[22]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[23]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[24]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[25]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[26]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[27]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[28]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[29]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[30]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[31]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[33]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.0042 f  -0.3781 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.0042 f  -0.3781 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pfifo_wr_prdy_reg/D   0.6124   0.9829 f  -0.3705 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   0.9939 f  -0.3678 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   0.9939 f  -0.3678 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0]/D   0.6177   0.9819 f  -0.3643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_ready_flop_reg/D   0.6225   0.9857 f  -0.3632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[1]/D   0.6178   0.9776 f  -0.3598 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pvld_reg/D   0.6111   0.9629 f  -0.3518 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_valid_reg/D   0.6302   0.9810 f  -0.3508 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_valid_reg/D   0.6286   0.9778 f  -0.3492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pvld_reg/D   0.6371   0.9768 r  -0.3397 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_en_reg/D   0.6561   0.9941 r  -0.3381 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_en_reg/D   0.6561   0.9941 r  -0.3381 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/brdma_enable_reg/D   0.6505   0.9820 r  -0.3315 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[6]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[10]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[11]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[12]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[13]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[19]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_cube_end_reg/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[0]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[1]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[2]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[3]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[4]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[5]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[6]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[7]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[8]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[9]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[10]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[11]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[12]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid_reg/D   0.6189   0.9349 r  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_valid_reg/D   0.6218   0.9339 f  -0.3121 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_ready_flop_reg/D   0.6185   0.9283 f  -0.3099 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[3]/D   0.6255   0.9328 f  -0.3073 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg/D   0.6276   0.9316 f  -0.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg/D   0.6276   0.9316 f  -0.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg/D   0.6276   0.9316 f  -0.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/reg2dp_op_en_reg_reg[0]/D   0.6301   0.9296 f  -0.2996 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[3]/D   0.6255   0.9214 f  -0.2959 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[3]/D   0.6255   0.9214 f  -0.2959 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/cfg_flying_mode_on_reg/D   0.6006   0.8956 f  -0.2951 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pvld_reg/D   0.6371   0.9272 r  -0.2901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pfifo_wr_prdy_reg/D   0.6124   0.8988 f  -0.2864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/D   0.6276   0.9129 f  -0.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/D   0.6276   0.9129 f  -0.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/D   0.6276   0.9129 f  -0.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]/D   0.6842   0.9684 r  -0.2842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]/D   0.6842   0.9684 r  -0.2842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]/D   0.6842   0.9684 r  -0.2842 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_valid_reg/D   0.6305   0.9100 f  -0.2795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[1]/D   0.6255   0.9034 f  -0.2778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[2]/D   0.6255   0.9034 f  -0.2778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[1]/D   0.6255   0.9034 f  -0.2778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[2]/D   0.6255   0.9034 f  -0.2778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pfifo_wr_prdy_reg/D   0.6124   0.8829 f  -0.2704 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid_reg/D   0.6033   0.8661 r  -0.2628 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pfifo_wr_prdy_reg/D   0.6124   0.8670 f  -0.2546 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1]/D   0.6255   0.8774 f  -0.2519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2]/D   0.6255   0.8774 f  -0.2519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0]/D   0.6372   0.8885 f  -0.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0]/D   0.6372   0.8885 f  -0.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0]/D   0.6372   0.8885 f  -0.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/mul_out_prdy_reg/D   0.6188   0.8688 f  -0.2500 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/slcg_op_en_d1_reg[0]/D   0.6311   0.8758 f  -0.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_valid_reg/D   0.6274   0.8716 f  -0.2442 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_top_id_reg/D   0.6200   0.8637 f  -0.2437 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_adr_reg[0]/D   0.6174   0.8494 f  -0.2320 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/slcg_op_en_d1_reg[0]/D   0.6311   0.8401 f  -0.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_adr_reg[0]/D   0.6175   0.8195 f  -0.2020 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0]/D   0.6175   0.8194 f  -0.2020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[0]/D   0.6123   0.8139 f  -0.2016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[2]/D   0.6123   0.8139 f  -0.2016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[3]/D   0.6123   0.8139 f  -0.2016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[11]/D   0.6123   0.8139 f  -0.2016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[18]/D   0.6123   0.8139 f  -0.2016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[28]/D   0.6123   0.8139 f  -0.2016 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pvld_reg/D   0.6075   0.8088 f  -0.2012 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0]/D   0.6176   0.8182 f  -0.2007 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/mrdma_enable_reg/D   0.6502   0.8401 r  -0.1899 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_top_vld_reg/D   0.6215   0.8062 f  -0.1847 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[1]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[2]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[3]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[4]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[5]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[6]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[7]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[8]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[9]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_pvld_reg/D   0.6051   0.7727 f  -0.1677 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/wr_popping_reg/D   0.6113   0.7652 f  -0.1539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_vld_reg/D   0.6418   0.7911 r  -0.1493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/cacc2sdp_ready_reg/D   0.6127   0.7444 f  -0.1317 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[0]/D   0.6174   0.7425 f  -0.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[0]/D   0.6174   0.7425 f  -0.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[0]/D   0.6372   0.7531 f  -0.1160 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[0]/D   0.6372   0.7531 f  -0.1160 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[0]/D   0.6372   0.7531 f  -0.1160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[33]/D   0.6247   0.7388 f  -0.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_consumer_reg/D   0.6176   0.7314 f  -0.1138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[33]/D   0.6247   0.7276 f  -0.1029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[0]/D   0.6176   0.7154 f  -0.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_valid_reg/D   0.6202   0.7125 f  -0.0923 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/processing_reg/D   0.6539   0.7417 r  -0.0878 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_valid_reg/D   0.6201   0.6985 f  -0.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[22]/D   0.6310   0.7064 r  -0.0755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_int_reg/D   0.6287   0.6857 f  -0.0571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[27]/D   0.6285   0.6765 r  -0.0480 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[26]/D   0.6342   0.6780 r  -0.0437 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[29]/D   0.6342   0.6720 r  -0.0378 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[38]/D   0.6285   0.6622 r  -0.0337 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[39]/D   0.6285   0.6622 r  -0.0337 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[38]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[39]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[41]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[44]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[45]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[46]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[47]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[49]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[53]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[40]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[41]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[42]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[43]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[44]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[45]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[46]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[47]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[48]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[49]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[35]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[36]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[50]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[51]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[52]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[50]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[51]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[52]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[53]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[0]/D   0.6343   0.6532 f  -0.0189 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[0]/D   0.6343   0.6532 f  -0.0189 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[22]/D   0.6468   0.6588 r  -0.0120 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[2]/D   0.6326   0.6372 r  -0.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[3]/D   0.6118   0.6157 f  -0.0039 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[2]/D   0.6118   0.6149 f  -0.0031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[0]/D   0.6824   0.6830 r  -0.0005 (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/n627   0.1705   0.1928  -0.0223 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/U8/Y   0.1705   0.1928  -0.0223 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/n626   0.1705   0.1928  -0.0223 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/U3/Y   0.1705   0.1928  -0.0223 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/n11   0.1746   0.1935  -0.0188 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/U3/Y   0.1746   0.1935  -0.0188 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[1]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[1]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[2]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[2]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[3]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[3]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[5]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[5]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[6]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[6]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[8]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[8]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[9]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[9]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[10]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[10]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[11]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[11]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[12]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[12]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[13]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[13]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[14]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[14]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[15]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[15]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[16]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[16]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[17]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[17]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[18]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[18]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[19]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[19]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[20]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[20]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[21]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[21]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[22]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[22]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[24]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[24]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[25]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[25]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[26]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[26]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[27]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[27]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[28]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[28]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[29]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[29]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[32]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[32]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/n146   0.1712   0.1791  -0.0078 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/U7/Y   0.1712   0.1791  -0.0078 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/n166   0.1712   0.1791  -0.0078 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/U9/Y   0.1712   0.1791  -0.0078 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/n175   0.1712   0.1791  -0.0078 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/U8/Y   0.1712   0.1791  -0.0078 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/n227   0.1712   0.1791  -0.0078 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/U11/Y   0.1712   0.1791  -0.0078 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/n1146   0.1746   0.1778  -0.0032 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/U107/Y   0.1746   0.1778  -0.0032 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/n1   0.1811   0.1840  -0.0029 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/U283/Y   0.1811   0.1840  -0.0029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/n325   0.1712   0.1741  -0.0029 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/U200/Y   0.1712   0.1741  -0.0029 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[30]   0.1601   0.1627  -0.0026 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[30]/Q   0.1601   0.1627  -0.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[31]   0.1601   0.1627  -0.0026 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[31]/Q   0.1601   0.1627  -0.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/n67   0.1734   0.1749  -0.0015 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/U3/Y   0.1734   0.1749  -0.0015 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/n1786   0.1712   0.1723  -0.0011 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/U36/Y   0.1712   0.1723  -0.0011 (VIOLATED)

   -----------------------------------------------------------------
   Total                      41               -0.4117  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/r_nv_ram_rwsp_80x65/ram_Inst_80X66/n4   8.0000  11.6564  -3.6564 (VIOLATED)

   -----------------------------------------------------------------
   Total                      1                -3.6564  

   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   NV_NVDLA_partition_p       0.0000       366697.1250    -366697.1250 (VIOLATED)


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   NV_NVDLA_partition_p       0.0000       5100919808.0000 -5100919808.0000 (VIOLATED)


   multiport_net

                             Required        Actual
   Net                          Cost           Cost          Violation
   -----------------------------------------------------------------
   u_partition_p_reset/sync_reset_synced_rstn/UJ_inreset_x_clamp/A1   0.0000   1.0000  -1.0000 (VIOLATED)


1
 
****************************************
Report : resources
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:58 2025
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_sdp
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_reg
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_reg.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_7         | DW_cmp         | width=12   | lt_964 (NV_NVDLA_SDP_reg.v:964) |
| gte_x_56       | DW_cmp         | width=12   | gte_965 (NV_NVDLA_SDP_reg.v:965) |
           |                |            | gte_966 (NV_NVDLA_SDP_reg.v:966) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| gte_x_56           | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_56                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_REG_dual_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_REG_dual_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_REG_single
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_core
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_core.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_19        | DW_cmp         | width=1    | gt_769 (NV_NVDLA_SDP_core.v:769) |
| lt_x_20        | DW_cmp         | width=1    | lt_770 (NV_NVDLA_SDP_core.v:770) |
| sub_x_21       | DW01_sub       | width=2    | sub_771_2 (NV_NVDLA_SDP_core.v:771) |
| lt_x_23        | DW_cmp         | width=6    | lt_775 (NV_NVDLA_SDP_core.v:775) |
| sub_x_24       | DW01_sub       | width=6    | sub_780 (NV_NVDLA_SDP_core.v:780) |
| ne_x_27        | DW_cmp         | width=6    | ne_786 (NV_NVDLA_SDP_core.v:786) |
| DP_OP_49J13_122_1011            |            |                            |
|                | DP_OP_49J13_122_1011 |      |                            |
| DP_OP_50J13_123_4978            |            |                            |
|                | DP_OP_50J13_123_4978 |      |                            |
=============================================================================

Datapath Report for DP_OP_49J13_122_1011
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_49J13_122_1011 | add_779 (NV_NVDLA_SDP_core.v:779)                   |
|                      | gt_779 (NV_NVDLA_SDP_core.v:779)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| I2    | PI   | Unsigned | 6     |                                          |
| T23   | IFO  | Unsigned | 7     | I1 + I2 (NV_NVDLA_SDP_core.v:779)        |
| O1    | PO   | Unsigned | 1     | T23 > $unsigned(6'b111111) (NV_NVDLA_SDP_core.v:779) |
==============================================================================

Datapath Report for DP_OP_50J13_123_4978
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_50J13_123_4978 | add_796 (NV_NVDLA_SDP_core.v:796)                   |
|                      | sub_796 (NV_NVDLA_SDP_core.v:796)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 32    |                                          |
| I2    | PI   | Unsigned | 6     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Signed   | 32    | I1 + I2 - I3 (NV_NVDLA_SDP_core.v:796)   |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_780 (NV_NVDLA_SDP_core.v:780)' in design 'NV_NVDLA_SDP_core' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C1422 (NV_NVDLA_SDP_core.v:780)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| ne_x_27            | DW_cmp           | apparch (area)     |                |
| DP_OP_49J13_122_1011                  |                    |                |
|                    | DP_OP_49J13_122_1011 | str (area)     |                |
| DP_OP_50J13_123_4978                  |                    |                |
|                    | DP_OP_50J13_123_4978 | str (area,speed)                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| gt_x_19                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_20                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_21                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_24                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ne_x_27                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_49J13_122_1011       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_50J13_123_4978       | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CORE_pipe_p11
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_unpack_8_64
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_72 (NV_NVDLA_SDP_CORE_unpack.v:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_c
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_int
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_C_int.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_4        | DW01_sub       | width=33   | sub_90 (NV_NVDLA_SDP_HLS_C_int.v:90) |
| mult_x_5       | DW_mult_tc     | a_width=33 | mult_103 (NV_NVDLA_SDP_HLS_C_int.v:103) |
    |                | b_width=16 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_4            | DW01_sub         | pparch (area,speed)                 |
| mult_x_5           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_4                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| mult_x_5                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_HLS_saturate_17_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_HLS_saturate_17_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftrightsatsu_49_17_6
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftrightsatsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=147 | srl_41 (NV_NVDLA_HLS_shiftrightsatsu.v:41) |
|                | SH_width=6 |                            |
| add_x_2        | DW01_add       | width=17   | add_44 (NV_NVDLA_HLS_shiftrightsatsu.v:44) |
| gte_x_3        | DW_cmp         | width=6    | gte_49 (NV_NVDLA_HLS_shiftrightsatsu.v:49) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_unpack_32_32_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_72 (NV_NVDLA_SDP_CORE_unpack.v:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_x2_int
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_relu_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_relu_32_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_trt_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftrightsu_49_32_6_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftrightsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=147 | srl_39 (NV_NVDLA_HLS_shiftrightsu.v:39) |
   |                | SH_width=6 |                            |
| add_x_2        | DW01_add       | width=32   | add_42 (NV_NVDLA_HLS_shiftrightsu.v:42) |
| gte_x_3        | DW_cmp         | width=6    | gte_47 (NV_NVDLA_HLS_shiftrightsu.v:47) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_mul_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_prelu_33_16_49_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_prelu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=33 | mult_42 (NV_NVDLA_SDP_HLS_prelu.v:42) |
      |                | b_width=16 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| mult_x_1                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_33_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_alu_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_X_int_alu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=33   | add_98 (NV_NVDLA_SDP_HLS_X_int_alu.v:98) |
| gt_x_3         | DW_cmp         | width=32   | gt_106 (NV_NVDLA_SDP_HLS_X_int_alu.v:106) |
| lt_x_4         | DW_cmp         | width=32   | lt_108 (NV_NVDLA_SDP_HLS_X_int_alu.v:108) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftleftsu_16_32_6_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftleftsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=79 | sll_36 (NV_NVDLA_HLS_shiftleftsu.v:36) |
     |                | SH_width=6 |                            |
| ne_x_2         | DW_cmp         | width=48   | ne_37 (NV_NVDLA_HLS_shiftleftsu.v:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
| ne_x_2             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ash_1                      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ne_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_32_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_pack_32_32_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_62 (NV_NVDLA_SDP_CORE_pack.v:62) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_CORE_unpack_32_32_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_72 (NV_NVDLA_SDP_CORE_unpack.v:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_x1_int
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_relu_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_relu_32_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_trt_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftrightsu_49_32_6_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftrightsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=147 | srl_39 (NV_NVDLA_HLS_shiftrightsu.v:39) |
   |                | SH_width=6 |                            |
| add_x_2        | DW01_add       | width=32   | add_42 (NV_NVDLA_HLS_shiftrightsu.v:42) |
| gte_x_3        | DW_cmp         | width=6    | gte_47 (NV_NVDLA_HLS_shiftrightsu.v:47) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_mul_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_prelu_33_16_49_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_prelu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=33 | mult_42 (NV_NVDLA_SDP_HLS_prelu.v:42) |
      |                | b_width=16 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| mult_x_1                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_33_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_alu_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_X_int_alu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=33   | add_98 (NV_NVDLA_SDP_HLS_X_int_alu.v:98) |
| gt_x_3         | DW_cmp         | width=32   | gt_106 (NV_NVDLA_SDP_HLS_X_int_alu.v:106) |
| lt_x_4         | DW_cmp         | width=32   | lt_108 (NV_NVDLA_SDP_HLS_X_int_alu.v:108) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftleftsu_16_32_6_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftleftsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=79 | sll_36 (NV_NVDLA_HLS_shiftleftsu.v:36) |
     |                | SH_width=6 |                            |
| ne_x_2         | DW_cmp         | width=48   | ne_37 (NV_NVDLA_HLS_shiftleftsu.v:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
| ne_x_2             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ash_1                      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ne_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_32_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_pack_32_32_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_62 (NV_NVDLA_SDP_CORE_pack.v:62) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_cmux
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CMUX_pipe_p2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CMUX_pipe_p1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_256_2_32
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CORE_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_wdma
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_intr
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_intr.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=32   | add_271 (NV_NVDLA_SDP_WDMA_intr.v:271) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | pparch (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_wr
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_dat
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_out
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_DAT_out.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_47J22_122_2251            |            |                            |
|                | DP_OP_47J22_122_2251 |      |                            |
=============================================================================

Datapath Report for DP_OP_47J22_122_2251
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_47J22_122_2251 | add_480 (NV_NVDLA_SDP_WDMA_DAT_out.v:480)           |
|                      | gte_494 (NV_NVDLA_SDP_WDMA_DAT_out.v:494)           |
|                      | add_479 (NV_NVDLA_SDP_WDMA_DAT_out.v:479)           |
|                      | sub_495 (NV_NVDLA_SDP_WDMA_DAT_out.v:495)           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 13    |                                          |
| I2    | PI   | Unsigned | 13    |                                          |
| I3    | PI   | Unsigned | 3     |                                          |
| T1    | IFO  | Unsigned | 14    | I2 + $unsigned(1'b1) (NV_NVDLA_SDP_WDMA_DAT_out.v:479) |
| T25   | IFO  | Signed   | 3     | T1[2:0]                                  |
| O1    | PO   | Unsigned | 14    | I1 + $unsigned(1'b1) (NV_NVDLA_SDP_WDMA_DAT_out.v:480) |
| O2    | PO   | Unsigned | 1     | O1 >= T1 (NV_NVDLA_SDP_WDMA_DAT_out.v:494) |
| O3    | PO   | Signed   | 3     | T25 - I3 (NV_NVDLA_SDP_WDMA_DAT_out.v:495) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_47J22_122_2251                  |                    |                |
|                    | DP_OP_47J22_122_2251 | str (area,speed)                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| DP_OP_47J22_122_2251       | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_in
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_DAT_in.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=14   | add_158 (NV_NVDLA_SDP_WDMA_DAT_in.v:158) |
| eq_x_3         | DW_cmp         | width=14   | eq_163 (NV_NVDLA_SDP_WDMA_DAT_in.v:163) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_cmd
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_4         | DW_cmp         | width=14   | eq_208 (NV_NVDLA_SDP_WDMA_cmd.v:208) |
| add_x_5        | DW01_inc       | width=13   | add_225 (NV_NVDLA_SDP_WDMA_cmd.v:225) |
| eq_x_10        | DW_cmp         | width=13   | eq_231 (NV_NVDLA_SDP_WDMA_cmd.v:231) |
| add_x_11       | DW01_inc       | width=11   | add_244 (NV_NVDLA_SDP_WDMA_cmd.v:244) |
| eq_x_16        | DW_cmp         | width=11   | eq_250 (NV_NVDLA_SDP_WDMA_cmd.v:250) |
| add_x_18       | DW01_add       | width=30   | add_288 (NV_NVDLA_SDP_WDMA_cmd.v:288) |
| add_x_17       | DW01_add       | width=30   | add_286 (NV_NVDLA_SDP_WDMA_cmd.v:286) |
      |                |            | add_306 (NV_NVDLA_SDP_WDMA_cmd.v:306) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| add_x_5            | DW01_inc         | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
| eq_x_16            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | pparch (area,speed)                 |
| add_x_17           | DW01_add         | pparch (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_5                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_16                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_dfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_1084_aco (NV_NVDLA_SDP_WDMA_cmd.v:1084) |
| add_x_2        | DW01_inc       | width=3    | add_1085 (NV_NVDLA_SDP_WDMA_cmd.v:1085) |
| add_x_6        | DW01_inc       | width=2    | add_1126 (NV_NVDLA_SDP_WDMA_cmd.v:1126) |
| gt_x_7         | DW_cmp         | width=3    | gt_1133 (NV_NVDLA_SDP_WDMA_cmd.v:1133) |
| add_x_9        | DW01_inc       | width=2    | add_1147 (NV_NVDLA_SDP_WDMA_cmd.v:1147) |
| sub_x_10       | DW01_dec       | width=3    | sub_1175 (NV_NVDLA_SDP_WDMA_cmd.v:1175) |
| add_x_11       | DW01_inc       | width=3    | add_1177 (NV_NVDLA_SDP_WDMA_cmd.v:1177) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_8
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_sfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_609_aco (NV_NVDLA_SDP_WDMA_cmd.v:609) |
| add_x_2        | DW01_inc       | width=3    | add_610 (NV_NVDLA_SDP_WDMA_cmd.v:610) |
| add_x_6        | DW01_inc       | width=2    | add_651 (NV_NVDLA_SDP_WDMA_cmd.v:651) |
| gt_x_7         | DW_cmp         | width=3    | gt_658 (NV_NVDLA_SDP_WDMA_cmd.v:658) |
| add_x_9        | DW01_inc       | width=2    | add_672 (NV_NVDLA_SDP_WDMA_cmd.v:672) |
| sub_x_10       | DW01_dec       | width=3    | sub_700 (NV_NVDLA_SDP_WDMA_cmd.v:700) |
| add_x_11       | DW01_inc       | width=3    | add_702 (NV_NVDLA_SDP_WDMA_cmd.v:702) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_rdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_reg
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_REG_dual_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_REG_dual_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_REG_single
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_nrdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_dmaif_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdrsp_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdreq_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_NRDMA_lat_fifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_NRDMA_lat_fifo.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_68_aco (NV_NVDLA_SDP_NRDMA_lat_fifo.v:68) |
| add_x_2        | DW01_inc       | width=8    | add_69 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:69) |
| add_x_6        | DW01_inc       | width=8    | add_139 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:139) |
| add_x_8        | DW01_inc       | width=8    | add_160 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:160) |
| sub_x_11       | DW01_sub       | width=8    | sub_206_aco (NV_NVDLA_SDP_NRDMA_lat_fifo.v:206) |
| add_x_12       | DW01_inc       | width=8    | add_208 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:208) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_logic_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_65_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_82
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_83
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_84
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_85
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_86
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_87
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_88
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_89
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_90
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_91
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_92
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_93
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_94
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_95
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_96
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_97
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_98
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_99
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_100
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_101
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_102
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_103
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_104
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_105
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_106
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_107
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_108
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_109
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_110
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_111
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_112
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_113
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_114
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_115
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_116
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_117
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_118
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_119
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_120
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_121
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_122
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_123
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_124
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_125
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_126
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_127
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_128
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_129
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_130
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_131
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_132
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_133
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_134
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_135
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_136
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_137
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_138
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_139
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_140
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_141
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_142
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_143
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_145
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_146
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X65_GL_M2_D2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_10
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_eg_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_eg.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_67J30_122_8405            |            |                            |
|                | DP_OP_67J30_122_8405 |      |                            |
| add_x_16       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_17       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| sub_x_18       | DW01_dec       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_19       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
=============================================================================

Datapath Report for DP_OP_67J30_122_8405
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_67J30_122_8405 | add_159 (NV_NVDLA_SDP_RDMA_eg.v:159)                |
|                      | eq_173 (NV_NVDLA_SDP_RDMA_eg.v:173)                 |
|                      | add_158 (NV_NVDLA_SDP_RDMA_eg.v:158)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 15    |                                          |
| T0    | IFO  | Unsigned | 16    | I3 + $unsigned(1'b1) (NV_NVDLA_SDP_RDMA_eg.v:158) |
| O1    | PO   | Unsigned | 16    | I1 + I2 (NV_NVDLA_SDP_RDMA_eg.v:159)     |
| O2    | PO   | Unsigned | 1     | O1 == T0 (NV_NVDLA_SDP_RDMA_eg.v:173)    |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_dec         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| DP_OP_67J30_122_8405                  |                    |                |
|                    | DP_OP_67J30_122_8405 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_16                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_19                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_67J30_122_8405       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_unpack_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=3    | add_63 (NV_NVDLA_SDP_RDMA_unpack.v:63) |
| eq_x_3         | DW_cmp         | width=3    | eq_82_2 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_4         | DW_cmp         | width=3    | eq_82_3 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_10        | DW_cmp         | width=3    | eq_77 (NV_NVDLA_SDP_RDMA_unpack.v:77) |
      |                |            | eq_82 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_NRDMA_cq
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_NRDMA_cq.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_56_aco (NV_NVDLA_SDP_NRDMA_cq.v:56) |
| add_x_2        | DW01_inc       | width=8    | add_57 (NV_NVDLA_SDP_NRDMA_cq.v:57) |
| add_x_6        | DW01_inc       | width=8    | add_111 (NV_NVDLA_SDP_NRDMA_cq.v:111) |
| add_x_8        | DW01_inc       | width=8    | add_132 (NV_NVDLA_SDP_NRDMA_cq.v:132) |
| sub_x_11       | DW01_sub       | width=8    | sub_178_aco (NV_NVDLA_SDP_NRDMA_cq.v:178) |
| add_x_12       | DW01_inc       | width=8    | add_180 (NV_NVDLA_SDP_NRDMA_cq.v:180) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_logic_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_16_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_166
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_167
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_168
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_169
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_170
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_171
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_172
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_173
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_174
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_175
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_176
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_177
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_178
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_179
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_180
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X16_GL_M2_D2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_11
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_ig_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_ig.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=11   | add_215 (NV_NVDLA_SDP_RDMA_ig.v:215) |
| eq_x_7         | DW_cmp         | width=11   | eq_220 (NV_NVDLA_SDP_RDMA_ig.v:220) |
| add_x_8        | DW01_inc       | width=13   | add_233 (NV_NVDLA_SDP_RDMA_ig.v:233) |
| eq_x_12        | DW_cmp         | width=13   | eq_238 (NV_NVDLA_SDP_RDMA_ig.v:238) |
| add_x_14       | DW01_add       | width=30   | add_255 (NV_NVDLA_SDP_RDMA_ig.v:255) |
| add_x_20       | DW01_inc       | width=32   | add_597 (NV_NVDLA_SDP_RDMA_ig.v:597) |
| add_x_13       | DW01_add       | width=30   | add_253 (NV_NVDLA_SDP_RDMA_ig.v:253) |
       |                |            | add_317 (NV_NVDLA_SDP_RDMA_ig.v:317) |
| DP_OP_99J20_122_3514            |            |                            |
|                | DP_OP_99J20_122_3514 |      |                            |
=============================================================================

Datapath Report for DP_OP_99J20_122_3514
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_99J20_122_3514 | add_386 (NV_NVDLA_SDP_RDMA_ig.v:386)                |
|                      | add_394 (NV_NVDLA_SDP_RDMA_ig.v:394)                |
|                      | add_399 (NV_NVDLA_SDP_RDMA_ig.v:399)                |
|                      | add_388 (NV_NVDLA_SDP_RDMA_ig.v:388)                |
|                      | add_426 (NV_NVDLA_SDP_RDMA_ig.v:426)                |
|                      | add_434 (NV_NVDLA_SDP_RDMA_ig.v:434)                |
|                      | add_442 (NV_NVDLA_SDP_RDMA_ig.v:442)                |
|                      | add_428 (NV_NVDLA_SDP_RDMA_ig.v:428)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 2     |                                          |
| O1    | PO   | Unsigned | 15    | I1 + I2 ( NV_NVDLA_SDP_RDMA_ig.v:386 NV_NVDLA_SDP_RDMA_ig.v:388 NV_NVDLA_SDP_RDMA_ig.v:394 NV_NVDLA_SDP_RDMA_ig.v:399 NV_NVDLA_SDP_RDMA_ig.v:426 NV_NVDLA_SDP_RDMA_ig.v:428 NV_NVDLA_SDP_RDMA_ig.v:434 NV_NVDLA_SDP_RDMA_ig.v:442 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| eq_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| eq_x_12            | DW_cmp           | apparch (area)     |                |
| add_x_14           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_inc         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
| DP_OP_99J20_122_3514                  |                    |                |
|                    | DP_OP_99J20_122_3514 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_20                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_99J20_122_3514       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_NRDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_brdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_dmaif_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdrsp_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdreq_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_BRDMA_lat_fifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_BRDMA_lat_fifo.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_68_aco (NV_NVDLA_SDP_BRDMA_lat_fifo.v:68) |
| add_x_2        | DW01_inc       | width=8    | add_69 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:69) |
| add_x_6        | DW01_inc       | width=8    | add_139 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:139) |
| add_x_8        | DW01_inc       | width=8    | add_160 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:160) |
| sub_x_11       | DW01_sub       | width=8    | sub_206_aco (NV_NVDLA_SDP_BRDMA_lat_fifo.v:206) |
| add_x_12       | DW01_inc       | width=8    | add_208 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:208) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_logic_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_65_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_199
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_200
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_201
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_202
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_203
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_204
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_205
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_206
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_207
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_208
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_209
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_210
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_211
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_212
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_213
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_214
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_215
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_216
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_217
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_218
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_219
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_220
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_221
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_222
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_223
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_224
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_225
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_226
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_227
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_228
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_229
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_230
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_231
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_232
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_233
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_234
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_235
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_236
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_237
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_238
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_239
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_240
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_241
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_242
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_243
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_244
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_245
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_246
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_247
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_248
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_249
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_250
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_251
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_252
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_253
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_254
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_255
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_256
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_257
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_258
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_259
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_260
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_261
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_262
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_263
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X65_GL_M2_D2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_13
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_eg_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_eg.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_67J25_122_8453            |            |                            |
|                | DP_OP_67J25_122_8453 |      |                            |
| add_x_16       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_17       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| sub_x_18       | DW01_dec       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_19       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
=============================================================================

Datapath Report for DP_OP_67J25_122_8453
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_67J25_122_8453 | add_159 (NV_NVDLA_SDP_RDMA_eg.v:159)                |
|                      | eq_173 (NV_NVDLA_SDP_RDMA_eg.v:173)                 |
|                      | add_158 (NV_NVDLA_SDP_RDMA_eg.v:158)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 15    |                                          |
| T0    | IFO  | Unsigned | 16    | I3 + $unsigned(1'b1) (NV_NVDLA_SDP_RDMA_eg.v:158) |
| O1    | PO   | Unsigned | 16    | I1 + I2 (NV_NVDLA_SDP_RDMA_eg.v:159)     |
| O2    | PO   | Unsigned | 1     | O1 == T0 (NV_NVDLA_SDP_RDMA_eg.v:173)    |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_dec         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| DP_OP_67J25_122_8453                  |                    |                |
|                    | DP_OP_67J25_122_8453 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_16                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_19                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_67J25_122_8453       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_unpack_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=3    | add_63 (NV_NVDLA_SDP_RDMA_unpack.v:63) |
| eq_x_3         | DW_cmp         | width=3    | eq_82_2 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_4         | DW_cmp         | width=3    | eq_82_3 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_10        | DW_cmp         | width=3    | eq_77 (NV_NVDLA_SDP_RDMA_unpack.v:77) |
      |                |            | eq_82 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_BRDMA_cq
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_BRDMA_cq.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_56_aco (NV_NVDLA_SDP_BRDMA_cq.v:56) |
| add_x_2        | DW01_inc       | width=8    | add_57 (NV_NVDLA_SDP_BRDMA_cq.v:57) |
| add_x_6        | DW01_inc       | width=8    | add_111 (NV_NVDLA_SDP_BRDMA_cq.v:111) |
| add_x_8        | DW01_inc       | width=8    | add_132 (NV_NVDLA_SDP_BRDMA_cq.v:132) |
| sub_x_11       | DW01_sub       | width=8    | sub_178_aco (NV_NVDLA_SDP_BRDMA_cq.v:178) |
| add_x_12       | DW01_inc       | width=8    | add_180 (NV_NVDLA_SDP_BRDMA_cq.v:180) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_logic_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_16_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_283
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_284
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_285
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_286
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_287
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_288
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_289
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_290
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_291
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_292
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_293
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_294
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_295
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_296
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_297
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X16_GL_M2_D2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_14
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_ig_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_ig.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=11   | add_215 (NV_NVDLA_SDP_RDMA_ig.v:215) |
| eq_x_7         | DW_cmp         | width=11   | eq_220 (NV_NVDLA_SDP_RDMA_ig.v:220) |
| add_x_8        | DW01_inc       | width=13   | add_233 (NV_NVDLA_SDP_RDMA_ig.v:233) |
| eq_x_12        | DW_cmp         | width=13   | eq_238 (NV_NVDLA_SDP_RDMA_ig.v:238) |
| add_x_14       | DW01_add       | width=30   | add_255 (NV_NVDLA_SDP_RDMA_ig.v:255) |
| add_x_20       | DW01_inc       | width=32   | add_597 (NV_NVDLA_SDP_RDMA_ig.v:597) |
| add_x_13       | DW01_add       | width=30   | add_253 (NV_NVDLA_SDP_RDMA_ig.v:253) |
       |                |            | add_317 (NV_NVDLA_SDP_RDMA_ig.v:317) |
| DP_OP_99J20_122_3514            |            |                            |
|                | DP_OP_99J20_122_3514 |      |                            |
=============================================================================

Datapath Report for DP_OP_99J20_122_3514
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_99J20_122_3514 | add_386 (NV_NVDLA_SDP_RDMA_ig.v:386)                |
|                      | add_394 (NV_NVDLA_SDP_RDMA_ig.v:394)                |
|                      | add_399 (NV_NVDLA_SDP_RDMA_ig.v:399)                |
|                      | add_388 (NV_NVDLA_SDP_RDMA_ig.v:388)                |
|                      | add_426 (NV_NVDLA_SDP_RDMA_ig.v:426)                |
|                      | add_434 (NV_NVDLA_SDP_RDMA_ig.v:434)                |
|                      | add_442 (NV_NVDLA_SDP_RDMA_ig.v:442)                |
|                      | add_428 (NV_NVDLA_SDP_RDMA_ig.v:428)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 2     |                                          |
| O1    | PO   | Unsigned | 15    | I1 + I2 ( NV_NVDLA_SDP_RDMA_ig.v:386 NV_NVDLA_SDP_RDMA_ig.v:388 NV_NVDLA_SDP_RDMA_ig.v:394 NV_NVDLA_SDP_RDMA_ig.v:399 NV_NVDLA_SDP_RDMA_ig.v:426 NV_NVDLA_SDP_RDMA_ig.v:428 NV_NVDLA_SDP_RDMA_ig.v:434 NV_NVDLA_SDP_RDMA_ig.v:442 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| eq_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| eq_x_12            | DW_cmp           | apparch (area)     |                |
| add_x_14           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_inc         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
| DP_OP_99J20_122_3514                  |                    |                |
|                    | DP_OP_99J20_122_3514 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_20                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_99J20_122_3514       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_BRDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_mrdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_dmaif_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdrsp_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdreq_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_eg
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_dout
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_dout.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=14   | add_287 (NV_NVDLA_SDP_MRDMA_EG_dout.v:287) |
| eq_x_3         | DW_cmp         | width=14   | eq_292 (NV_NVDLA_SDP_MRDMA_EG_dout.v:292) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_din
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_din.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_8J27_122_7327             |            |                            |
|                | DP_OP_8J27_122_7327 |       |                            |
=============================================================================

Datapath Report for DP_OP_8J27_122_7327
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J27_122_7327  | add_125 (NV_NVDLA_SDP_MRDMA_EG_din.v:125)           |
|                      | eq_139 (NV_NVDLA_SDP_MRDMA_EG_din.v:139)            |
|                      | C117 (NV_NVDLA_SDP_MRDMA_EG_din.v:124)              |
|                      | add_124 (NV_NVDLA_SDP_MRDMA_EG_din.v:124)           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 13    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 13    |                                          |
| T0    | IFO  | Unsigned | 14    | I5 + $unsigned(1'b1) (NV_NVDLA_SDP_MRDMA_EG_din.v:124) |
| T1    | IFO  | Unsigned | 14    | { I3, I4 } ? T0 : $unsigned(1'b0) (NV_NVDLA_SDP_MRDMA_EG_din.v:124) |
| O1    | PO   | Unsigned | 14    | I1 + I2 (NV_NVDLA_SDP_MRDMA_EG_din.v:125) |
| O2    | PO   | Unsigned | 1     | O1 == T1 (NV_NVDLA_SDP_MRDMA_EG_din.v:139) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_8J27_122_7327                   |                    |                |
|                    | DP_OP_8J27_122_7327 | str (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| DP_OP_8J27_122_7327        | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_unpack_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=3    | add_63 (NV_NVDLA_SDP_RDMA_unpack.v:63) |
| eq_x_3         | DW_cmp         | width=3    | eq_82_2 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_4         | DW_cmp         | width=3    | eq_82_3 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_10        | DW_cmp         | width=3    | eq_77 (NV_NVDLA_SDP_RDMA_unpack.v:77) |
      |                |            | eq_82 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_lat_fifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_din.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=7    | sub_366_aco (NV_NVDLA_SDP_MRDMA_EG_din.v:366) |
| add_x_2        | DW01_inc       | width=7    | add_367 (NV_NVDLA_SDP_MRDMA_EG_din.v:367) |
| add_x_6        | DW01_inc       | width=7    | add_437 (NV_NVDLA_SDP_MRDMA_EG_din.v:437) |
| add_x_8        | DW01_inc       | width=7    | add_458 (NV_NVDLA_SDP_MRDMA_EG_din.v:458) |
| sub_x_11       | DW01_sub       | width=7    | sub_504_aco (NV_NVDLA_SDP_MRDMA_EG_din.v:504) |
| add_x_12       | DW01_inc       | width=7    | add_506 (NV_NVDLA_SDP_MRDMA_EG_din.v:506) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x65_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x65_logic_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_66_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_18
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_23
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_24
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_26
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_28
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_29
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_30
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_31
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_32
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_33
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_34
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_35
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_36
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_37
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_38
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_39
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_40
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_41
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_42
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_43
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_44
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_45
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_46
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_47
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_49
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_50
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_51
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_52
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_53
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_54
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_55
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_56
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_57
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_58
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_59
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_60
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_61
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_62
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_63
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_64
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_65
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_80X66_GL_M1_D2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_cmd
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_886_aco (NV_NVDLA_SDP_MRDMA_EG_cmd.v:886) |
| add_x_2        | DW01_inc       | width=3    | add_887 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:887) |
| add_x_6        | DW01_inc       | width=2    | add_928 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:928) |
| gt_x_7         | DW_cmp         | width=3    | gt_935 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:935) |
| add_x_9        | DW01_inc       | width=2    | add_949 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:949) |
| sub_x_10       | DW01_dec       | width=3    | sub_977 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:977) |
| add_x_11       | DW01_inc       | width=3    | add_979 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:979) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_5
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_411_aco (NV_NVDLA_SDP_MRDMA_EG_cmd.v:411) |
| add_x_2        | DW01_inc       | width=3    | add_412 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:412) |
| add_x_6        | DW01_inc       | width=2    | add_453 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:453) |
| gt_x_7         | DW_cmp         | width=3    | gt_460 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:460) |
| add_x_9        | DW01_inc       | width=2    | add_474 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:474) |
| sub_x_10       | DW01_dec       | width=3    | sub_502 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:502) |
| add_x_11       | DW01_inc       | width=3    | add_504 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:504) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_6
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_cq
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_cq.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=7    | sub_56_aco (NV_NVDLA_SDP_MRDMA_cq.v:56) |
| add_x_2        | DW01_inc       | width=7    | add_57 (NV_NVDLA_SDP_MRDMA_cq.v:57) |
| add_x_6        | DW01_inc       | width=7    | add_111 (NV_NVDLA_SDP_MRDMA_cq.v:111) |
| add_x_8        | DW01_inc       | width=7    | add_132 (NV_NVDLA_SDP_MRDMA_cq.v:132) |
| sub_x_11       | DW01_sub       | width=7    | sub_178_aco (NV_NVDLA_SDP_MRDMA_cq.v:178) |
| add_x_12       | DW01_inc       | width=7    | add_180 (NV_NVDLA_SDP_MRDMA_cq.v:180) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x14_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x14_logic_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_14_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_316
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_317
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_318
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_319
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_320
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_321
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_322
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_323
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_324
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_325
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_326
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_327
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_328
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_329
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMDP_80X14_GL_M2_E2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_16
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_ig
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_ig.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=11   | add_231 (NV_NVDLA_SDP_MRDMA_ig.v:231) |
| eq_x_7         | DW_cmp         | width=11   | eq_236 (NV_NVDLA_SDP_MRDMA_ig.v:236) |
| add_x_8        | DW01_inc       | width=13   | add_248 (NV_NVDLA_SDP_MRDMA_ig.v:248) |
| eq_x_12        | DW_cmp         | width=13   | eq_253 (NV_NVDLA_SDP_MRDMA_ig.v:253) |
| add_x_14       | DW01_add       | width=30   | add_270 (NV_NVDLA_SDP_MRDMA_ig.v:270) |
| add_x_22       | DW01_inc       | width=32   | add_546 (NV_NVDLA_SDP_MRDMA_ig.v:546) |
| add_x_13       | DW01_add       | width=30   | add_268 (NV_NVDLA_SDP_MRDMA_ig.v:268) |
      |                |            | add_332 (NV_NVDLA_SDP_MRDMA_ig.v:332) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| eq_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| eq_x_12            | DW_cmp           | apparch (area)     |                |
| add_x_14           | DW01_add         | pparch (area,speed)                 |
| add_x_22           | DW01_inc         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_22                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_sync3d_s
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : sync3d_s_ppp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : p_SSYNC3DO_S_PPP
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2HDD2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_sync3d
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : sync3d
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : p_SSYNC3DO
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2HDD2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_reset
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : sync_reset
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2D4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : p_SSYNC2DO_C_PP_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2D4_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : OR2D1
****************************************

No implementations to report
1
 
****************************************
Report : clocks
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:58 2025
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
nvdla_core_clk    0.90  {0 0.45}                      {nvdla_core_clk}
--------------------------------------------------------------------------------
1
 
****************************************
Report : clock_skew
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:58 2025
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
nvdla_core_clk    0.05     0.05      0.05      0.05
1
 
****************************************
Report : power
        -analysis_effort low
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:58 2025
****************************************


Library(s) Used:

    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)


Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
NV_NVDLA_partition_p   280000            saed32rvt_ss0p75v125c
NV_NVDLA_reset         ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_sync3d        ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_sync3d_s      ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_sdp           280000            saed32rvt_ss0p75v125c
sync_reset             ForQA             saed32rvt_ss0p75v125c
MUX2HDD2_1             ForQA             saed32rvt_ss0p75v125c
sync3d                 ForQA             saed32rvt_ss0p75v125c
sync3d_s_ppp           ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_rdma      280000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_wdma      35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_core      70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_reg       35000             saed32rvt_ss0p75v125c
OR2D1                  ForQA             saed32rvt_ss0p75v125c
MUX2D4_1               ForQA             saed32rvt_ss0p75v125c
p_SSYNC2DO_C_PP_12     ForQA             saed32rvt_ss0p75v125c
MUX2D4_0               ForQA             saed32rvt_ss0p75v125c
p_SSYNC3DO             ForQA             saed32rvt_ss0p75v125c
p_SSYNC3DO_S_PPP       ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_mrdma     70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_brdma     70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_nrdma     70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_reg  35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_gate ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_cmd  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_dat  16000             saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_wr      8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_intr 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_gate ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_256_2_32 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_2 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_0 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_cmux      8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_pack_32_32_1 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_x1_int 35000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_unpack_32_32_1 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_pack_32_32_0 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_x2_int 16000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_unpack_32_32_0 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_c     16000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_unpack_8_64 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_pipe_p11 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_REG_single 8000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_REG_dual_1 16000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_REG_dual_0 16000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_gate ForQA            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_ig  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_cq  35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_eg  35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_dmaif_2 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_BRDMA_gate ForQA            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_ig_1 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_BRDMA_cq  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_eg_1 35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_BRDMA_lat_fifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_dmaif_1 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_NRDMA_gate ForQA            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_ig_0 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_NRDMA_cq  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_eg_0 35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_NRDMA_lat_fifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_dmaif_0 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_REG_single ForQA       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_REG_dual_1 16000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_REG_dual_0 16000       saed32rvt_ss0p75v125c
NV_CLK_gate_power_21   ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_sfifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_dfifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_in 8000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_out 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CMUX_pipe_p1 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CMUX_pipe_p2 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_alu_1 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_trt_1 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_relu_1 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_alu_0 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_trt_0 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_relu_0 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_int 16000             saed32rvt_ss0p75v125c
nv_ram_rwsp_80x14_1    35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_cmd 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_din 16000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_dout 16000         saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdreq_2 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdrsp_2 ForQA             saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_1_1 ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_unpack_2 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_3 16000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_2 16000          saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_1_1 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdreq_1 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdrsp_1 ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_11   ForQA             saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_1_0 ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_unpack_1 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_1 16000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_0 16000          saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_1_0 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdreq_0 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdrsp_0 ForQA             saed32rvt_ss0p75v125c
CKLNQD12_21            ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_32_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftleftsu_16_32_6_1 8000  saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_33_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftrightsu_49_32_6_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_relu_32_1 ForQA         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_32_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftleftsu_16_32_6_0 8000  saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_33_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftrightsu_49_32_6_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_relu_32_0 ForQA         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p1 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p2 8000      saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftrightsatsu_49_17_6 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p3 8000      saed32rvt_ss0p75v125c
NV_NVDLA_HLS_saturate_17_16 ForQA        saed32rvt_ss0p75v125c
NV_NVDLA_HLS_saturate_17_8 ForQA         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p4 8000      saed32rvt_ss0p75v125c
nv_ram_rwsp_80x14_logic_1 35000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_lat_fifo 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_unpack_0 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_3 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_2 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_1 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_0 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 8000  saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_logic_1_1 ForQA       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2 8000   saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_logic_1_1 8000        saed32rvt_ss0p75v125c
CKLNQD12_11            ForQA             saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_logic_1_0 ForQA       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0 8000   saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_logic_1_0 8000        saed32rvt_ss0p75v125c
CKLNQD12PO4_27         ForQA             saed32rvt_ss0p75v125c
RAMDP_80X14_GL_M2_E2   35000             saed32rvt_ss0p75v125c
CKLNQD12PO4_25         ForQA             saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_14_0_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 8000 saed32rvt_ss0p75v125c
nv_ram_rwsp_80x65_1    8000              saed32rvt_ss0p75v125c
RAMPDP_160X16_GL_M2_D2_1 ForQA           saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_16_0_0_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2 ForQA saed32rvt_ss0p75v125c
RAMPDP_160X65_GL_M2_D2_1 ForQA           saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_65_0_0_1 8000 saed32rvt_ss0p75v125c
RAMPDP_160X16_GL_M2_D2_0 ForQA           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0 ForQA saed32rvt_ss0p75v125c
RAMPDP_160X65_GL_M2_D2_0 ForQA           saed32rvt_ss0p75v125c
SDFQD1_329             ForQA             saed32rvt_ss0p75v125c
SDFQD1_316             ForQA             saed32rvt_ss0p75v125c
nv_ram_rwsp_80x65_logic_1 8000           saed32rvt_ss0p75v125c
SDFQD1_199             ForQA             saed32rvt_ss0p75v125c
RAMPDP_80X66_GL_M1_D2  ForQA             saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_66_0_0 8000 saed32rvt_ss0p75v125c
NV_CLK_gate_power_0    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_1    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_2    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_3    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_4    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_5    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_6    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_7    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_8    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_9    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_10   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_12   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_13   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_14   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_15   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_16   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_17   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_19   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_20   ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_0          ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_5          ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_10         ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_15         ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_20         ForQA             saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_65_0_0_0 8000 saed32rvt_ss0p75v125c
MUX2HDD2_0             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_0             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_1             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_2             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_3             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_4             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_5             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_6             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_7             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_8             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_9             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_10            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_12            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_13            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_14            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_15            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_16            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_17            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_19            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_20            ForQA             saed32rvt_ss0p75v125c
SDFQD1_1               ForQA             saed32rvt_ss0p75v125c
SDFQD1_2               ForQA             saed32rvt_ss0p75v125c
SDFQD1_3               ForQA             saed32rvt_ss0p75v125c
SDFQD1_4               ForQA             saed32rvt_ss0p75v125c
SDFQD1_5               ForQA             saed32rvt_ss0p75v125c
SDFQD1_6               ForQA             saed32rvt_ss0p75v125c
SDFQD1_7               ForQA             saed32rvt_ss0p75v125c
SDFQD1_8               ForQA             saed32rvt_ss0p75v125c
SDFQD1_9               ForQA             saed32rvt_ss0p75v125c
SDFQD1_10              ForQA             saed32rvt_ss0p75v125c
SDFQD1_11              ForQA             saed32rvt_ss0p75v125c
SDFQD1_12              ForQA             saed32rvt_ss0p75v125c
SDFQD1_13              ForQA             saed32rvt_ss0p75v125c
SDFQD1_14              ForQA             saed32rvt_ss0p75v125c
SDFQD1_15              ForQA             saed32rvt_ss0p75v125c
SDFQD1_16              ForQA             saed32rvt_ss0p75v125c
SDFQD1_17              ForQA             saed32rvt_ss0p75v125c
SDFQD1_18              ForQA             saed32rvt_ss0p75v125c
SDFQD1_19              ForQA             saed32rvt_ss0p75v125c
SDFQD1_20              ForQA             saed32rvt_ss0p75v125c
SDFQD1_21              ForQA             saed32rvt_ss0p75v125c
SDFQD1_22              ForQA             saed32rvt_ss0p75v125c
SDFQD1_23              ForQA             saed32rvt_ss0p75v125c
SDFQD1_24              ForQA             saed32rvt_ss0p75v125c
SDFQD1_25              ForQA             saed32rvt_ss0p75v125c
SDFQD1_26              ForQA             saed32rvt_ss0p75v125c
SDFQD1_27              ForQA             saed32rvt_ss0p75v125c
SDFQD1_28              ForQA             saed32rvt_ss0p75v125c
SDFQD1_29              ForQA             saed32rvt_ss0p75v125c
SDFQD1_30              ForQA             saed32rvt_ss0p75v125c
SDFQD1_31              ForQA             saed32rvt_ss0p75v125c
SDFQD1_32              ForQA             saed32rvt_ss0p75v125c
SDFQD1_33              ForQA             saed32rvt_ss0p75v125c
SDFQD1_34              ForQA             saed32rvt_ss0p75v125c
SDFQD1_35              ForQA             saed32rvt_ss0p75v125c
SDFQD1_36              ForQA             saed32rvt_ss0p75v125c
SDFQD1_37              ForQA             saed32rvt_ss0p75v125c
SDFQD1_38              ForQA             saed32rvt_ss0p75v125c
SDFQD1_39              ForQA             saed32rvt_ss0p75v125c
SDFQD1_40              ForQA             saed32rvt_ss0p75v125c
SDFQD1_41              ForQA             saed32rvt_ss0p75v125c
SDFQD1_42              ForQA             saed32rvt_ss0p75v125c
SDFQD1_43              ForQA             saed32rvt_ss0p75v125c
SDFQD1_44              ForQA             saed32rvt_ss0p75v125c
SDFQD1_45              ForQA             saed32rvt_ss0p75v125c
SDFQD1_46              ForQA             saed32rvt_ss0p75v125c
SDFQD1_47              ForQA             saed32rvt_ss0p75v125c
SDFQD1_48              ForQA             saed32rvt_ss0p75v125c
SDFQD1_49              ForQA             saed32rvt_ss0p75v125c
SDFQD1_50              ForQA             saed32rvt_ss0p75v125c
SDFQD1_51              ForQA             saed32rvt_ss0p75v125c
SDFQD1_52              ForQA             saed32rvt_ss0p75v125c
SDFQD1_53              ForQA             saed32rvt_ss0p75v125c
SDFQD1_54              ForQA             saed32rvt_ss0p75v125c
SDFQD1_55              ForQA             saed32rvt_ss0p75v125c
SDFQD1_56              ForQA             saed32rvt_ss0p75v125c
SDFQD1_57              ForQA             saed32rvt_ss0p75v125c
SDFQD1_58              ForQA             saed32rvt_ss0p75v125c
SDFQD1_59              ForQA             saed32rvt_ss0p75v125c
SDFQD1_60              ForQA             saed32rvt_ss0p75v125c
SDFQD1_61              ForQA             saed32rvt_ss0p75v125c
SDFQD1_62              ForQA             saed32rvt_ss0p75v125c
SDFQD1_63              ForQA             saed32rvt_ss0p75v125c
SDFQD1_64              ForQA             saed32rvt_ss0p75v125c
SDFQD1_65              ForQA             saed32rvt_ss0p75v125c
SDFQD1_83              ForQA             saed32rvt_ss0p75v125c
SDFQD1_84              ForQA             saed32rvt_ss0p75v125c
SDFQD1_85              ForQA             saed32rvt_ss0p75v125c
SDFQD1_86              ForQA             saed32rvt_ss0p75v125c
SDFQD1_87              ForQA             saed32rvt_ss0p75v125c
SDFQD1_88              ForQA             saed32rvt_ss0p75v125c
SDFQD1_89              ForQA             saed32rvt_ss0p75v125c
SDFQD1_90              ForQA             saed32rvt_ss0p75v125c
SDFQD1_91              ForQA             saed32rvt_ss0p75v125c
SDFQD1_92              ForQA             saed32rvt_ss0p75v125c
SDFQD1_93              ForQA             saed32rvt_ss0p75v125c
SDFQD1_94              ForQA             saed32rvt_ss0p75v125c
SDFQD1_95              ForQA             saed32rvt_ss0p75v125c
SDFQD1_96              ForQA             saed32rvt_ss0p75v125c
SDFQD1_97              ForQA             saed32rvt_ss0p75v125c
SDFQD1_98              ForQA             saed32rvt_ss0p75v125c
SDFQD1_99              ForQA             saed32rvt_ss0p75v125c
SDFQD1_100             ForQA             saed32rvt_ss0p75v125c
SDFQD1_101             ForQA             saed32rvt_ss0p75v125c
SDFQD1_102             ForQA             saed32rvt_ss0p75v125c
SDFQD1_103             ForQA             saed32rvt_ss0p75v125c
SDFQD1_104             ForQA             saed32rvt_ss0p75v125c
SDFQD1_105             ForQA             saed32rvt_ss0p75v125c
SDFQD1_106             ForQA             saed32rvt_ss0p75v125c
SDFQD1_107             ForQA             saed32rvt_ss0p75v125c
SDFQD1_108             ForQA             saed32rvt_ss0p75v125c
SDFQD1_109             ForQA             saed32rvt_ss0p75v125c
SDFQD1_110             ForQA             saed32rvt_ss0p75v125c
SDFQD1_111             ForQA             saed32rvt_ss0p75v125c
SDFQD1_112             ForQA             saed32rvt_ss0p75v125c
SDFQD1_113             ForQA             saed32rvt_ss0p75v125c
SDFQD1_114             ForQA             saed32rvt_ss0p75v125c
SDFQD1_115             ForQA             saed32rvt_ss0p75v125c
SDFQD1_116             ForQA             saed32rvt_ss0p75v125c
SDFQD1_117             ForQA             saed32rvt_ss0p75v125c
SDFQD1_118             ForQA             saed32rvt_ss0p75v125c
SDFQD1_119             ForQA             saed32rvt_ss0p75v125c
SDFQD1_120             ForQA             saed32rvt_ss0p75v125c
SDFQD1_121             ForQA             saed32rvt_ss0p75v125c
SDFQD1_122             ForQA             saed32rvt_ss0p75v125c
SDFQD1_123             ForQA             saed32rvt_ss0p75v125c
SDFQD1_124             ForQA             saed32rvt_ss0p75v125c
SDFQD1_125             ForQA             saed32rvt_ss0p75v125c
SDFQD1_126             ForQA             saed32rvt_ss0p75v125c
SDFQD1_127             ForQA             saed32rvt_ss0p75v125c
SDFQD1_128             ForQA             saed32rvt_ss0p75v125c
SDFQD1_129             ForQA             saed32rvt_ss0p75v125c
SDFQD1_130             ForQA             saed32rvt_ss0p75v125c
SDFQD1_131             ForQA             saed32rvt_ss0p75v125c
SDFQD1_132             ForQA             saed32rvt_ss0p75v125c
SDFQD1_133             ForQA             saed32rvt_ss0p75v125c
SDFQD1_134             ForQA             saed32rvt_ss0p75v125c
SDFQD1_135             ForQA             saed32rvt_ss0p75v125c
SDFQD1_136             ForQA             saed32rvt_ss0p75v125c
SDFQD1_137             ForQA             saed32rvt_ss0p75v125c
SDFQD1_138             ForQA             saed32rvt_ss0p75v125c
SDFQD1_139             ForQA             saed32rvt_ss0p75v125c
SDFQD1_140             ForQA             saed32rvt_ss0p75v125c
SDFQD1_141             ForQA             saed32rvt_ss0p75v125c
SDFQD1_142             ForQA             saed32rvt_ss0p75v125c
SDFQD1_143             ForQA             saed32rvt_ss0p75v125c
SDFQD1_144             ForQA             saed32rvt_ss0p75v125c
SDFQD1_145             ForQA             saed32rvt_ss0p75v125c
SDFQD1_146             ForQA             saed32rvt_ss0p75v125c
SDFQD1_166             ForQA             saed32rvt_ss0p75v125c
SDFQD1_167             ForQA             saed32rvt_ss0p75v125c
SDFQD1_168             ForQA             saed32rvt_ss0p75v125c
SDFQD1_169             ForQA             saed32rvt_ss0p75v125c
SDFQD1_170             ForQA             saed32rvt_ss0p75v125c
SDFQD1_171             ForQA             saed32rvt_ss0p75v125c
SDFQD1_172             ForQA             saed32rvt_ss0p75v125c
SDFQD1_173             ForQA             saed32rvt_ss0p75v125c
SDFQD1_174             ForQA             saed32rvt_ss0p75v125c
SDFQD1_175             ForQA             saed32rvt_ss0p75v125c
SDFQD1_176             ForQA             saed32rvt_ss0p75v125c
SDFQD1_177             ForQA             saed32rvt_ss0p75v125c
SDFQD1_178             ForQA             saed32rvt_ss0p75v125c
SDFQD1_179             ForQA             saed32rvt_ss0p75v125c
SDFQD1_180             ForQA             saed32rvt_ss0p75v125c
SDFQD1_200             ForQA             saed32rvt_ss0p75v125c
SDFQD1_201             ForQA             saed32rvt_ss0p75v125c
SDFQD1_202             ForQA             saed32rvt_ss0p75v125c
SDFQD1_203             ForQA             saed32rvt_ss0p75v125c
SDFQD1_204             ForQA             saed32rvt_ss0p75v125c
SDFQD1_205             ForQA             saed32rvt_ss0p75v125c
SDFQD1_206             ForQA             saed32rvt_ss0p75v125c
SDFQD1_207             ForQA             saed32rvt_ss0p75v125c
SDFQD1_208             ForQA             saed32rvt_ss0p75v125c
SDFQD1_209             ForQA             saed32rvt_ss0p75v125c
SDFQD1_210             ForQA             saed32rvt_ss0p75v125c
SDFQD1_211             ForQA             saed32rvt_ss0p75v125c
SDFQD1_212             ForQA             saed32rvt_ss0p75v125c
SDFQD1_213             ForQA             saed32rvt_ss0p75v125c
SDFQD1_214             ForQA             saed32rvt_ss0p75v125c
SDFQD1_215             ForQA             saed32rvt_ss0p75v125c
SDFQD1_216             ForQA             saed32rvt_ss0p75v125c
SDFQD1_217             ForQA             saed32rvt_ss0p75v125c
SDFQD1_218             ForQA             saed32rvt_ss0p75v125c
SDFQD1_219             ForQA             saed32rvt_ss0p75v125c
SDFQD1_220             ForQA             saed32rvt_ss0p75v125c
SDFQD1_221             ForQA             saed32rvt_ss0p75v125c
SDFQD1_222             ForQA             saed32rvt_ss0p75v125c
SDFQD1_223             ForQA             saed32rvt_ss0p75v125c
SDFQD1_224             ForQA             saed32rvt_ss0p75v125c
SDFQD1_225             ForQA             saed32rvt_ss0p75v125c
SDFQD1_226             ForQA             saed32rvt_ss0p75v125c
SDFQD1_227             ForQA             saed32rvt_ss0p75v125c
SDFQD1_228             ForQA             saed32rvt_ss0p75v125c
SDFQD1_229             ForQA             saed32rvt_ss0p75v125c
SDFQD1_230             ForQA             saed32rvt_ss0p75v125c
SDFQD1_231             ForQA             saed32rvt_ss0p75v125c
SDFQD1_232             ForQA             saed32rvt_ss0p75v125c
SDFQD1_233             ForQA             saed32rvt_ss0p75v125c
SDFQD1_234             ForQA             saed32rvt_ss0p75v125c
SDFQD1_235             ForQA             saed32rvt_ss0p75v125c
SDFQD1_236             ForQA             saed32rvt_ss0p75v125c
SDFQD1_237             ForQA             saed32rvt_ss0p75v125c
SDFQD1_238             ForQA             saed32rvt_ss0p75v125c
SDFQD1_239             ForQA             saed32rvt_ss0p75v125c
SDFQD1_240             ForQA             saed32rvt_ss0p75v125c
SDFQD1_241             ForQA             saed32rvt_ss0p75v125c
SDFQD1_242             ForQA             saed32rvt_ss0p75v125c
SDFQD1_243             ForQA             saed32rvt_ss0p75v125c
SDFQD1_244             ForQA             saed32rvt_ss0p75v125c
SDFQD1_245             ForQA             saed32rvt_ss0p75v125c
SDFQD1_246             ForQA             saed32rvt_ss0p75v125c
SDFQD1_247             ForQA             saed32rvt_ss0p75v125c
SDFQD1_248             ForQA             saed32rvt_ss0p75v125c
SDFQD1_249             ForQA             saed32rvt_ss0p75v125c
SDFQD1_250             ForQA             saed32rvt_ss0p75v125c
SDFQD1_251             ForQA             saed32rvt_ss0p75v125c
SDFQD1_252             ForQA             saed32rvt_ss0p75v125c
SDFQD1_253             ForQA             saed32rvt_ss0p75v125c
SDFQD1_254             ForQA             saed32rvt_ss0p75v125c
SDFQD1_255             ForQA             saed32rvt_ss0p75v125c
SDFQD1_256             ForQA             saed32rvt_ss0p75v125c
SDFQD1_257             ForQA             saed32rvt_ss0p75v125c
SDFQD1_258             ForQA             saed32rvt_ss0p75v125c
SDFQD1_259             ForQA             saed32rvt_ss0p75v125c
SDFQD1_260             ForQA             saed32rvt_ss0p75v125c
SDFQD1_261             ForQA             saed32rvt_ss0p75v125c
SDFQD1_262             ForQA             saed32rvt_ss0p75v125c
SDFQD1_263             ForQA             saed32rvt_ss0p75v125c
SDFQD1_283             ForQA             saed32rvt_ss0p75v125c
SDFQD1_284             ForQA             saed32rvt_ss0p75v125c
SDFQD1_285             ForQA             saed32rvt_ss0p75v125c
SDFQD1_286             ForQA             saed32rvt_ss0p75v125c
SDFQD1_287             ForQA             saed32rvt_ss0p75v125c
SDFQD1_288             ForQA             saed32rvt_ss0p75v125c
SDFQD1_289             ForQA             saed32rvt_ss0p75v125c
SDFQD1_290             ForQA             saed32rvt_ss0p75v125c
SDFQD1_291             ForQA             saed32rvt_ss0p75v125c
SDFQD1_292             ForQA             saed32rvt_ss0p75v125c
SDFQD1_293             ForQA             saed32rvt_ss0p75v125c
SDFQD1_294             ForQA             saed32rvt_ss0p75v125c
SDFQD1_295             ForQA             saed32rvt_ss0p75v125c
SDFQD1_296             ForQA             saed32rvt_ss0p75v125c
SDFQD1_297             ForQA             saed32rvt_ss0p75v125c
SDFQD1_317             ForQA             saed32rvt_ss0p75v125c
SDFQD1_318             ForQA             saed32rvt_ss0p75v125c
SDFQD1_319             ForQA             saed32rvt_ss0p75v125c
SDFQD1_320             ForQA             saed32rvt_ss0p75v125c
SDFQD1_321             ForQA             saed32rvt_ss0p75v125c
SDFQD1_322             ForQA             saed32rvt_ss0p75v125c
SDFQD1_323             ForQA             saed32rvt_ss0p75v125c
SDFQD1_324             ForQA             saed32rvt_ss0p75v125c
SDFQD1_325             ForQA             saed32rvt_ss0p75v125c
SDFQD1_326             ForQA             saed32rvt_ss0p75v125c
SDFQD1_327             ForQA             saed32rvt_ss0p75v125c
SDFQD1_328             ForQA             saed32rvt_ss0p75v125c
SDFQD1_82              ForQA             saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_16_0_0_0 ForQA saed32rvt_ss0p75v125c


Global Operating Voltage = 0.75 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  40.8946 mW   (92%)
  Net Switching Power  =   3.4556 mW    (8%)
                         ---------
Total Dynamic Power    =  44.3503 mW  (100%)

Cell Leakage Power     =   4.3190 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  4.0255e+04        3.3346e+03        9.4992e+05        4.3590e+04  (  89.56%)  i
register         486.5938           27.0274        2.5545e+09        3.0691e+03  (   6.31%)
sequential         0.0000            0.0000        8.9697e+05            0.8970  (   0.00%)
combinational    153.3543           94.0248        1.7627e+09        2.0100e+03  (   4.13%)
--------------------------------------------------------------------------------------------------
Total          4.0895e+04 uW     3.4556e+03 uW     4.3190e+09 pW     4.8670e+04 uW
1
 
****************************************
Report : threshold voltage group
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:59 2025
****************************************

********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
saed32cell_svt      63600 (100.00%)          0   (0.00%)      63600 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
saed32cell_svt  254649.49 (100.00%)       0.00   (0.00%)  254649.49 (100.00%)   
********************************************************************************
1
 
****************************************
Report : design
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:59 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)

Local Link Library:

    {/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ss0p75v125c
    Library : saed32rvt_ss0p75v125c
    Process :   0.99
    Temperature : 125.00
    Voltage :   0.75
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   280000
Location       :   saed32rvt_ss0p75v125c
Resistance     :   0.011
Capacitance    :   0.000157
Area           :   0.01
Slope          :   266.705
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    22.32
     2    52.49
     3    87.98
     4   129.72
     5   178.62
     6   235.60
     7   301.59
     8   377.49
     9   464.24
    10   562.75
    11   673.94
    12   798.74
    13   938.05
    14  1092.80
    15  1263.92
    16  1452.31
    17  1658.90
    18  1884.61
    19  2130.35
    20  2397.06



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : reference
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:17:59 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      15     19.060800  
NV_NVDLA_reset                   23.381248       1     23.381248  h, n
NV_NVDLA_sdp                  254556.730727
                                                 1  254556.730727 h, n
NV_NVDLA_sync3d                  24.397824       1     24.397824  h, n
NV_NVDLA_sync3d_s                25.922688       1     25.922688  h, n
-----------------------------------------------------------------------------
Total 5 references                                  254649.493289

****************************************
Design: NV_NVDLA_reset 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
sync_reset                       23.381248       1     23.381248  h, n
-----------------------------------------------------------------------------
Total 1 references                                     23.381248

****************************************
Design: sync_reset 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX2D4_0                          3.303872       1      3.303872  h
MUX2D4_1                          3.303872       1      3.303872  h
OR2D1                             0.000000       1      0.000000  h
p_SSYNC2DO_C_PP_12               16.773504       1     16.773504  h, n
-----------------------------------------------------------------------------
Total 4 references                                     23.381248

****************************************
Design: MUX2D4_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
-----------------------------------------------------------------------------
Total 1 references                                      3.303872

****************************************
Design: MUX2D4_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
-----------------------------------------------------------------------------
Total 1 references                                      3.303872

****************************************
Design: OR2D1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
-----------------------------------------------------------------------------
Total 0 references                                      0.000000

****************************************
Design: p_SSYNC2DO_C_PP_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFASRX1_RVT       saed32rvt_ss0p75v125c
                                  7.624320       1      7.624320  n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 2 references                                     16.773504

****************************************
Design: NV_NVDLA_sdp 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_core             61063.432904       1  61063.432904  h, n
NV_NVDLA_SDP_rdma             149031.058569
                                                 1  149031.058569 h, n
NV_NVDLA_SDP_reg              25634.489315       1  25634.489315  h, n
NV_NVDLA_SDP_wdma             18827.749939       1  18827.749939  h, n
-----------------------------------------------------------------------------
Total 4 references                                  254556.730727

****************************************
Design: NV_NVDLA_SDP_core 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      24     30.497280  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     227    749.978969  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      36     54.895103  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_CORE_gate           27.955840       1     27.955840  h, n
NV_NVDLA_SDP_CORE_pack_32_32_0
                                403.072383       1    403.072383  h, n
NV_NVDLA_SDP_CORE_pack_32_32_1
                                403.072383       1    403.072383  h, n
NV_NVDLA_SDP_CORE_pipe_p11      252.110848       1    252.110848  h, n
NV_NVDLA_SDP_CORE_unpack_8_64   856.719423       1    856.719423  h, n
NV_NVDLA_SDP_CORE_unpack_32_32_0
                                404.088959       1    404.088959  h, n
NV_NVDLA_SDP_CORE_unpack_32_32_1
                                403.834815       1    403.834815  h, n
NV_NVDLA_SDP_HLS_c             9751.251044       1   9751.251044  h, n
NV_NVDLA_SDP_HLS_x1_int       16148.055577       1  16148.055577  h, n
NV_NVDLA_SDP_HLS_x2_int       15996.331609       1  15996.331609  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_0
                               1892.610367       1   1892.610367  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_1
                               1917.262335       1   1917.262335  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_2
                               1893.881087       1   1893.881087  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_3
                               1922.345215       1   1922.345215  h, n
NV_NVDLA_SDP_RDMA_pack_256_2_32
                               3663.485756       1   3663.485756  h, n
NV_NVDLA_SDP_cmux              1933.019258       1   1933.019258  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      32     97.591293  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     196   1793.240108  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472       3     28.972415  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      19     82.088511  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      12     51.845375  
-----------------------------------------------------------------------------
Total 42 references                                 61063.432904

****************************************
Design: NV_NVDLA_SDP_CORE_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_CLK_gate_power_19             10.674048       1     10.674048  h, n
NV_CLK_gate_power_20             10.674048       1     10.674048  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
-----------------------------------------------------------------------------
Total 4 references                                     27.955840

****************************************
Design: NV_CLK_gate_power_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_19                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_CLK_gate_power_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_20                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_CORE_pack_32_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 9 references                                    403.072383

****************************************
Design: NV_NVDLA_SDP_CORE_pack_32_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 9 references                                    403.072383

****************************************
Design: NV_NVDLA_SDP_CORE_pipe_p11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      11     13.977920  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       8     30.497280  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      16    138.254333  n
-----------------------------------------------------------------------------
Total 10 references                                   252.110848

****************************************
Design: NV_NVDLA_SDP_CORE_unpack_8_64 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 13 references                                   856.719423

****************************************
Design: NV_NVDLA_SDP_CORE_unpack_32_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 9 references                                    404.088959

****************************************
Design: NV_NVDLA_SDP_CORE_unpack_32_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 8 references                                    403.834815

****************************************
Design: NV_NVDLA_SDP_HLS_c 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_HLS_C_int         9751.251044       1   9751.251044  h, n
-----------------------------------------------------------------------------
Total 1 references                                   9751.251044

****************************************
Design: NV_NVDLA_SDP_HLS_C_int 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      14     28.464129  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      69    210.431226  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736     192    927.117279  r
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      24     79.292931  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     187    237.624641  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      39     49.558080  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      11     16.773504  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     202    308.022520  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     123    312.597121  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NV_NVDLA_HLS_saturate_17_8       70.906178       1     70.906178  h
NV_NVDLA_HLS_saturate_17_16      54.386817       1     54.386817  h
NV_NVDLA_HLS_shiftrightsatsu_49_17_6
                               1612.289540       1   1612.289540  h
NV_NVDLA_SDP_HLS_C_INT_pipe_p1
                                912.376957       1    912.376957  h, n
NV_NVDLA_SDP_HLS_C_INT_pipe_p2
                               1241.493437       1   1241.493437  h, n
NV_NVDLA_SDP_HLS_C_INT_pipe_p3
                                546.663741       1    546.663741  h, n
NV_NVDLA_SDP_HLS_C_INT_pipe_p4
                                287.182719       1    287.182719  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      95    289.724152  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       6     19.823233  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     263    802.078442  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      17     34.563586  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448     303   1309.095720  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592      20     91.491842  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      23     99.370302  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592      11     50.320513  
-----------------------------------------------------------------------------
Total 34 references                                  9751.251044

****************************************
Design: NV_NVDLA_HLS_saturate_17_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
-----------------------------------------------------------------------------
Total 10 references                                    70.906178

****************************************
Design: NV_NVDLA_HLS_saturate_17_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
-----------------------------------------------------------------------------
Total 4 references                                     54.386817

****************************************
Design: NV_NVDLA_HLS_shiftrightsatsu_49_17_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      24     48.795650  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      38     96.574720  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     131    166.464321  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      18     22.872960  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       6     19.823233  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       8     14.232064  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      69    175.359361  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584      13     36.342592  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      24     73.193470  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     118    359.867894  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      90    182.983689  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       3     10.674048  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       8     34.563583  
-----------------------------------------------------------------------------
Total 31 references                                  1612.289540

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      63    544.376438  n
SDFFX2_RVT         saed32rvt_ss0p75v125c
                                  9.149184       3     27.447553  n
-----------------------------------------------------------------------------
Total 14 references                                   912.376957

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      49    161.889733  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      50    165.193605  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      98    846.807793  n
-----------------------------------------------------------------------------
Total 16 references                                  1241.493437

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      17     43.204480  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      22     27.955840  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      19     62.773570  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      15     45.745919  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      36    311.072250  n
-----------------------------------------------------------------------------
Total 15 references                                   546.663741

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      10     33.038721  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      18    155.536125  n
-----------------------------------------------------------------------------
Total 13 references                                   287.182719

****************************************
Design: NV_NVDLA_SDP_HLS_x1_int 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_HLS_X_int_alu_1   5125.830337       1   5125.830337  h, n
NV_NVDLA_SDP_HLS_X_int_mul_1   7025.556684       1   7025.556684  h, n
NV_NVDLA_SDP_HLS_X_int_relu_1  1064.100929       1   1064.100929  h, n
NV_NVDLA_SDP_HLS_X_int_trt_1   2932.567627       1   2932.567627  h, n
-----------------------------------------------------------------------------
Total 4 references                                  16148.055577

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_alu_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      29     88.442110  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     136    172.817921  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      47    155.281989  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       5     17.790080  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     195    297.348472  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       6     10.674048  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      45    114.364800  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NV_NVDLA_HLS_shiftleftsu_16_32_6_1
                                682.884936       1    682.884936  h
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1
                               1842.035712       1   1842.035712  h, n
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1
                                913.393531       1    913.393531  h, n
NV_NVDLA_SDP_HLS_sync2data_16_32_1
                                121.734981       1    121.734981  h
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      55    167.735035  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      35     71.160324  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
-----------------------------------------------------------------------------
Total 29 references                                  5125.830337

****************************************
Design: NV_NVDLA_HLS_shiftleftsu_16_32_6_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      35     88.950400  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      71     90.221120  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      11     13.977920  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      17     25.922687  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      16     28.464128  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      20     50.828800  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      45     91.491845  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
-----------------------------------------------------------------------------
Total 28 references                                   682.884936

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      67     85.138240  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      65    214.751687  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      31     55.149249  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      95    193.149450  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 19 references                                  1842.035712

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      36     45.745920  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      33    125.801280  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      66    570.299126  n
-----------------------------------------------------------------------------
Total 14 references                                   913.393531

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 8 references                                    121.734981

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_mul_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
AO22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      21     26.685120  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       6     21.348096  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1
                               1404.145590       1   1404.145590  h, n
NV_NVDLA_SDP_HLS_prelu_33_16_49_1
                               5189.366282       1   5189.366282  h
NV_NVDLA_SDP_HLS_sync2data_16_33_1
                                129.105158       1    129.105158  h
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      18     36.596738  
-----------------------------------------------------------------------------
Total 18 references                                  7025.556684

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      40    101.657600  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      19     24.143680  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      31    102.420035  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      10     35.580161  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      11     16.773504  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      10     30.497279  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       6     22.872960  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFSSRX1_RVT      saed32rvt_ss0p75v125c
                                  8.895040       1      8.895040  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      99    855.448689  n
-----------------------------------------------------------------------------
Total 24 references                                  1404.145590

****************************************
Design: NV_NVDLA_SDP_HLS_prelu_33_16_49_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      79    160.619016  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      36     91.491840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      27     82.342654  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736     207    999.548316  r
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      15     49.558082  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     141    179.171521  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      33     41.933760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      10     35.580161  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     118    179.933947  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584      16     44.729343  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160      15     57.182400  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      58    147.403521  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     254    774.630891  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      67    136.221191  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448     230    993.703022  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592      96    439.160843  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      23     99.370302  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       5     22.872961  
XOR3X1_RVT         saed32rvt_ss0p75v125c
                                  7.116032       2     14.232064  
XOR3X2_RVT         saed32rvt_ss0p75v125c
                                  7.370176      32    235.845627  
-----------------------------------------------------------------------------
Total 40 references                                  5189.366282

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_33_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      50    101.657605  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 10 references                                   129.105158

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_relu_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      31    102.420035  
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1
                                887.979131       1    887.979131  h, n
NV_NVDLA_SDP_HLS_relu_32_1       66.077443       1     66.077443  h
-----------------------------------------------------------------------------
Total 6 references                                   1064.100929

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      35     44.475200  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 15 references                                   887.979131

****************************************
Design: NV_NVDLA_SDP_HLS_relu_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      31     63.027715  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
-----------------------------------------------------------------------------
Total 2 references                                     66.077443

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_trt_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NV_NVDLA_HLS_shiftrightsu_49_32_6_1
                               1842.544006       1   1842.544006  h
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1
                                881.625532       1    881.625532  h, n
-----------------------------------------------------------------------------
Total 5 references                                   2932.567627

****************************************
Design: NV_NVDLA_HLS_shiftrightsu_49_32_6_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       4      9.149184  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
AO21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      53    134.696321  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     166    210.939521  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      19     24.143680  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       6     19.823233  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      56     85.392382  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      28     49.812225  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      86    218.563841  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      52    132.154881  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      60    182.983675  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
-----------------------------------------------------------------------------
Total 33 references                                  1842.544006

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      34     43.204480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      29    110.552640  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 16 references                                   881.625532

****************************************
Design: NV_NVDLA_SDP_HLS_x2_int 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_HLS_X_int_alu_0   5133.200513       1   5133.200513  h, n
NV_NVDLA_SDP_HLS_X_int_mul_0   6956.175372       1   6956.175372  h, n
NV_NVDLA_SDP_HLS_X_int_relu_0  1001.835652       1   1001.835652  h, n
NV_NVDLA_SDP_HLS_X_int_trt_0   2905.120072       1   2905.120072  h, n
-----------------------------------------------------------------------------
Total 4 references                                  15996.331609

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_alu_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      29     88.442110  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     135    171.547201  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      50    165.193605  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     198    301.923064  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       6     10.674048  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      45    114.364800  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NV_NVDLA_HLS_shiftleftsu_16_32_6_0
                                686.188808       1    686.188808  h
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0
                               1842.035712       1   1842.035712  h, n
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0
                                915.680827       1    915.680827  h, n
NV_NVDLA_SDP_HLS_sync2data_16_32_0
                                121.734981       1    121.734981  h
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      55    167.735035  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      35     71.160324  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
-----------------------------------------------------------------------------
Total 29 references                                  5133.200513

****************************************
Design: NV_NVDLA_HLS_shiftleftsu_16_32_6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      35     88.950400  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      70     88.950400  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      11     13.977920  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      17     25.922687  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      31     78.784640  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       6     18.298368  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      45     91.491845  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
-----------------------------------------------------------------------------
Total 27 references                                   686.188808

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      67     85.138240  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      65    214.751687  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      31     55.149249  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      95    193.149450  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 19 references                                  1842.035712

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      37     47.016640  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      33    125.801280  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      66    570.299126  n
-----------------------------------------------------------------------------
Total 14 references                                   915.680827

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 8 references                                    121.734981

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_mul_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
AO22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      19     24.143680  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       7     24.906112  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0
                               1397.537846       1   1397.537846  h, n
NV_NVDLA_SDP_HLS_prelu_33_16_49_0
                               5136.758474       1   5136.758474  h
NV_NVDLA_SDP_HLS_sync2data_16_33_0
                                124.022277       1    124.022277  h
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      18     36.596738  
-----------------------------------------------------------------------------
Total 17 references                                  6956.175372

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      38     96.574720  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      18     22.872960  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      31    102.420035  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      14     49.812225  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      10     15.248640  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       6     22.872960  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     100    864.089584  n
-----------------------------------------------------------------------------
Total 21 references                                  1397.537846

****************************************
Design: NV_NVDLA_SDP_HLS_prelu_33_16_49_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      82    166.718472  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      53    134.696321  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      20     60.994558  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736     208   1004.377052  r
FADDX2_RVT         saed32rvt_ss0p75v125c
                                  5.337024       1      5.337024  r
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      15     49.558082  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     150    190.608001  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      33     41.933760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       9     32.022145  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     121    184.508539  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584      14     39.138175  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160      18     68.618880  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      56    142.320641  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      52    132.154881  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     254    774.630891  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      60    121.989126  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       4      9.149184  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448     234   1010.984814  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592      93    425.437067  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      22     95.049854  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       6     27.447553  
XOR3X1_RVT         saed32rvt_ss0p75v125c
                                  7.116032       3     21.348096  
XOR3X2_RVT         saed32rvt_ss0p75v125c
                                  7.370176      26    191.624572  
-----------------------------------------------------------------------------
Total 39 references                                  5136.758474

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_33_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
AND2X4_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 9 references                                    124.022277

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_relu_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      31    102.420035  
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0
                                826.984574       1    826.984574  h, n
NV_NVDLA_SDP_HLS_relu_32_0       66.077443       1     66.077443  h
-----------------------------------------------------------------------------
Total 6 references                                   1001.835652

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 14 references                                   826.984574

****************************************
Design: NV_NVDLA_SDP_HLS_relu_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      31     63.027715  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
-----------------------------------------------------------------------------
Total 2 references                                     66.077443

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_trt_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NV_NVDLA_HLS_shiftrightsu_49_32_6_0
                               1814.334019       1   1814.334019  h
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0
                                882.387964       1    882.387964  h, n
-----------------------------------------------------------------------------
Total 5 references                                   2905.120072

****************************************
Design: NV_NVDLA_HLS_shiftrightsu_49_32_6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      52    132.154881  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     131    166.464321  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      18     22.872960  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      62     94.541565  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      27     48.033217  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      91    231.271041  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      65    165.193601  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      57    173.834491  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      47     95.558149  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      22     95.049854  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 32 references                                  1814.334019

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      35     44.475200  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      28    106.740480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 16 references                                   882.387964

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     130    429.503374  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      13     23.127104  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 21 references                                  1892.610367

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     131    432.807246  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       9     13.723776  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       7     12.453056  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      14     28.464129  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      55    139.779201  
OA22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       8     22.364672  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 26 references                                  1917.262335

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     130    429.503374  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      13     23.127104  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 21 references                                  1893.881087

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AND2X4_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     130    429.503374  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      63    160.110721  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472       1      9.657472  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 26 references                                  1922.345215

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_256_2_32 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      34     69.127172  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     258    852.399004  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      33     58.707265  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       4     15.248640  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     128    325.304321  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       8     18.298368  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     257   2220.710232  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 19 references                                  3663.485756

****************************************
Design: NV_NVDLA_SDP_cmux 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NV_NVDLA_SDP_CMUX_pipe_p1       903.227771       1    903.227771  h, n
NV_NVDLA_SDP_CMUX_pipe_p2       875.780219       1    875.780219  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472       1      9.657472  n
-----------------------------------------------------------------------------
Total 13 references                                  1933.019258

****************************************
Design: NV_NVDLA_SDP_CMUX_pipe_p1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      66    570.299126  n
-----------------------------------------------------------------------------
Total 13 references                                   903.227771

****************************************
Design: NV_NVDLA_SDP_CMUX_pipe_p2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      32     40.663040  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 12 references                                   875.780219

****************************************
Design: NV_NVDLA_SDP_rdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NV_NVDLA_SDP_RDMA_reg         25867.285189       1  25867.285189  h, n
NV_NVDLA_SDP_brdma            39271.093267       1  39271.093267  h, n
NV_NVDLA_SDP_mrdma            44578.382367       1  44578.382367  h, n
NV_NVDLA_SDP_nrdma            39250.253457       1  39250.253457  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       3     27.447553  n
-----------------------------------------------------------------------------
Total 14 references                                 149031.058569

****************************************
Design: NV_NVDLA_SDP_RDMA_reg 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     127    322.762881  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       4     28.464128  n
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     169    214.751681  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX16_RVT         saed32rvt_ss0p75v125c
                                  5.082880       1      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     286    944.907423  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      42    149.436675  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       6     10.674048  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      17     34.563586  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       4     15.248640  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_RDMA_REG_dual_0  10504.534199       1  10504.534199  h, n
NV_NVDLA_SDP_RDMA_REG_dual_1  10466.920887       1  10466.920887  h, n
NV_NVDLA_SDP_RDMA_REG_single     48.287361       1     48.287361  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      96    292.773880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      28    106.740480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     264   2415.384636  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472      16    154.519547  n
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 36 references                                 25867.285189

****************************************
Design: NV_NVDLA_SDP_RDMA_REG_dual_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      76    154.519560  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      29     73.701760  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      92    233.812481  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      19     57.944830  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      98    124.530560  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      35     44.475200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      23     35.071871  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     682   2253.240778  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      13     19.823231  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       7     12.453056  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     239    607.404162  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      21     64.044286  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      69    140.287495  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      16     36.596737  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       8     22.364672  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      47    119.447680  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     676   6184.848537  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
-----------------------------------------------------------------------------
Total 32 references                                 10504.534199

****************************************
Design: NV_NVDLA_SDP_RDMA_REG_dual_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      76    154.519560  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      29     73.701760  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      92    233.812481  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      19     57.944830  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      88    111.823360  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      31     39.392320  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      13     19.823231  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     682   2253.240778  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      13     19.823231  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       7     12.453056  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     239    607.404162  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      21     64.044286  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      68    138.254343  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      15     34.309441  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584      11     30.751424  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      47    119.447680  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     676   6184.848537  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
-----------------------------------------------------------------------------
Total 32 references                                 10466.920887

****************************************
Design: NV_NVDLA_SDP_RDMA_REG_single 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 11 references                                    48.287361

****************************************
Design: NV_NVDLA_SDP_brdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_SDP_BRDMA_cq           867.393485       1    867.393485  h, n
NV_NVDLA_SDP_BRDMA_gate          26.176832       1     26.176832  h, n
NV_NVDLA_SDP_BRDMA_lat_fifo    1365.261573       1   1365.261573  h, n
NV_NVDLA_SDP_RDMA_dmaif_1      1269.957567       1   1269.957567  h, n
NV_NVDLA_SDP_RDMA_eg_1        32083.900922       1  32083.900922  h, n
NV_NVDLA_SDP_RDMA_ig_1         3640.104521       1   3640.104521  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 12 references                                 39271.093267

****************************************
Design: NV_NVDLA_SDP_BRDMA_cq 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      28     35.580160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_14             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      26     52.861955  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x16_1_1          192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 27 references                                   867.393485

****************************************
Design: NV_CLK_gate_power_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_14                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x16_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x16_logic_1_1    192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 1 references                                    192.132863

****************************************
Design: nv_ram_rwsp_160x16_logic_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_20                   10.674048       1     10.674048  h, n
RAMPDP_160X16_GL_M2_D2_1         51.845378       1     51.845378  h, n
ScanShareSel_JTAG_reg_ext_cg_16_0_0_1
                                129.613438       1    129.613438  h, n
-----------------------------------------------------------------------------
Total 3 references                                    192.132863

****************************************
Design: CKLNQD12PO4_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X16_GL_M2_D2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 7 references                                     51.845378

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_16_0_0_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_283                        8.640896       1      8.640896  h, n
SDFQD1_284                        8.640896       1      8.640896  h, n
SDFQD1_285                        8.640896       1      8.640896  h, n
SDFQD1_286                        8.640896       1      8.640896  h, n
SDFQD1_287                        8.640896       1      8.640896  h, n
SDFQD1_288                        8.640896       1      8.640896  h, n
SDFQD1_289                        8.640896       1      8.640896  h, n
SDFQD1_290                        8.640896       1      8.640896  h, n
SDFQD1_291                        8.640896       1      8.640896  h, n
SDFQD1_292                        8.640896       1      8.640896  h, n
SDFQD1_293                        8.640896       1      8.640896  h, n
SDFQD1_294                        8.640896       1      8.640896  h, n
SDFQD1_295                        8.640896       1      8.640896  h, n
SDFQD1_296                        8.640896       1      8.640896  h, n
SDFQD1_297                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 15 references                                   129.613438

****************************************
Design: SDFQD1_283 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_284 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_285 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_286 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_287 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_288 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_289 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_290 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_291 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_292 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_293 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_294 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_295 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_296 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_297 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_BRDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NV_CLK_gate_power_15             10.674048       1     10.674048  h, n
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 5 references                                     26.176832

****************************************
Design: NV_CLK_gate_power_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_15                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_BRDMA_lat_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      29     36.850880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
NV_CLK_gate_power_13             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      33     67.094019  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x65_1_1          688.476087       1    688.476087  h, n
-----------------------------------------------------------------------------
Total 24 references                                  1365.261573

****************************************
Design: NV_CLK_gate_power_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_13                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x65_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x65_logic_1_1    688.476087       1    688.476087  h, n
-----------------------------------------------------------------------------
Total 1 references                                    688.476087

****************************************
Design: nv_ram_rwsp_160x65_logic_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_15                   10.674048       1     10.674048  h, n
RAMPDP_160X65_GL_M2_D2_1        114.873089       1    114.873089  h, n
ScanShareSel_JTAG_reg_ext_cg_65_0_0_1
                                562.928950       1    562.928950  h, n
-----------------------------------------------------------------------------
Total 3 references                                    688.476087

****************************************
Design: CKLNQD12PO4_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X65_GL_M2_D2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      56     71.160320  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 8 references                                    114.873089

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_65_0_0_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_199                        9.911616       1      9.911616  h, n
SDFQD1_200                        8.640896       1      8.640896  h, n
SDFQD1_201                        8.640896       1      8.640896  h, n
SDFQD1_202                        8.640896       1      8.640896  h, n
SDFQD1_203                        8.640896       1      8.640896  h, n
SDFQD1_204                        8.640896       1      8.640896  h, n
SDFQD1_205                        8.640896       1      8.640896  h, n
SDFQD1_206                        8.640896       1      8.640896  h, n
SDFQD1_207                        8.640896       1      8.640896  h, n
SDFQD1_208                        8.640896       1      8.640896  h, n
SDFQD1_209                        8.640896       1      8.640896  h, n
SDFQD1_210                        8.640896       1      8.640896  h, n
SDFQD1_211                        8.640896       1      8.640896  h, n
SDFQD1_212                        8.640896       1      8.640896  h, n
SDFQD1_213                        8.640896       1      8.640896  h, n
SDFQD1_214                        8.640896       1      8.640896  h, n
SDFQD1_215                        8.640896       1      8.640896  h, n
SDFQD1_216                        8.640896       1      8.640896  h, n
SDFQD1_217                        8.640896       1      8.640896  h, n
SDFQD1_218                        8.640896       1      8.640896  h, n
SDFQD1_219                        8.640896       1      8.640896  h, n
SDFQD1_220                        8.640896       1      8.640896  h, n
SDFQD1_221                        8.640896       1      8.640896  h, n
SDFQD1_222                        8.640896       1      8.640896  h, n
SDFQD1_223                        8.640896       1      8.640896  h, n
SDFQD1_224                        8.640896       1      8.640896  h, n
SDFQD1_225                        8.640896       1      8.640896  h, n
SDFQD1_226                        8.640896       1      8.640896  h, n
SDFQD1_227                        8.640896       1      8.640896  h, n
SDFQD1_228                        8.640896       1      8.640896  h, n
SDFQD1_229                        8.640896       1      8.640896  h, n
SDFQD1_230                        8.640896       1      8.640896  h, n
SDFQD1_231                        8.640896       1      8.640896  h, n
SDFQD1_232                        8.640896       1      8.640896  h, n
SDFQD1_233                        8.640896       1      8.640896  h, n
SDFQD1_234                        8.640896       1      8.640896  h, n
SDFQD1_235                        8.640896       1      8.640896  h, n
SDFQD1_236                        8.640896       1      8.640896  h, n
SDFQD1_237                        8.640896       1      8.640896  h, n
SDFQD1_238                        8.640896       1      8.640896  h, n
SDFQD1_239                        8.640896       1      8.640896  h, n
SDFQD1_240                        8.640896       1      8.640896  h, n
SDFQD1_241                        8.640896       1      8.640896  h, n
SDFQD1_242                        8.640896       1      8.640896  h, n
SDFQD1_243                        8.640896       1      8.640896  h, n
SDFQD1_244                        8.640896       1      8.640896  h, n
SDFQD1_245                        8.640896       1      8.640896  h, n
SDFQD1_246                        8.640896       1      8.640896  h, n
SDFQD1_247                        8.640896       1      8.640896  h, n
SDFQD1_248                        8.640896       1      8.640896  h, n
SDFQD1_249                        8.640896       1      8.640896  h, n
SDFQD1_250                        8.640896       1      8.640896  h, n
SDFQD1_251                        8.640896       1      8.640896  h, n
SDFQD1_252                        8.640896       1      8.640896  h, n
SDFQD1_253                        8.640896       1      8.640896  h, n
SDFQD1_254                        8.640896       1      8.640896  h, n
SDFQD1_255                        8.640896       1      8.640896  h, n
SDFQD1_256                        8.640896       1      8.640896  h, n
SDFQD1_257                        8.640896       1      8.640896  h, n
SDFQD1_258                        8.640896       1      8.640896  h, n
SDFQD1_259                        8.640896       1      8.640896  h, n
SDFQD1_260                        8.640896       1      8.640896  h, n
SDFQD1_261                        8.640896       1      8.640896  h, n
SDFQD1_262                        8.640896       1      8.640896  h, n
SDFQD1_263                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 65 references                                   562.928950

****************************************
Design: SDFQD1_199 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                      9.911616

****************************************
Design: SDFQD1_200 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_201 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_202 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_203 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_204 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_205 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_206 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_207 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_208 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_209 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_210 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_211 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_212 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_213 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_214 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_215 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_216 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_217 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_218 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_219 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_220 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_221 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_222 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_223 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_224 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_225 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_226 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_227 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_228 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_229 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_230 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_231 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_232 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_233 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_234 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_235 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_236 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_237 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_238 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_239 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_240 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_241 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_242 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_243 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_244 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_245 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_246 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_247 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_248 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_249 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_250 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_251 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_252 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_253 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_254 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_255 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_256 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_257 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_258 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_259 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_260 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_261 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_262 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_263 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_RDMA_dmaif_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_DMAIF_rdreq_1         1113.913149       1   1113.913149  h, n
NV_NVDLA_DMAIF_rdrsp_1          144.862082       1    144.862082  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 4 references                                   1269.957567

****************************************
Design: NV_NVDLA_DMAIF_rdreq_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      88    760.398834  n
-----------------------------------------------------------------------------
Total 15 references                                  1113.913149

****************************************
Design: NV_NVDLA_DMAIF_rdrsp_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       4     34.563583  n
-----------------------------------------------------------------------------
Total 15 references                                   144.862082

****************************************
Design: NV_NVDLA_SDP_RDMA_eg_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     200    254.144001  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      16     24.397823  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     131    432.807246  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
NV_NVDLA_SDP_RDMA_EG_ro_2     13568.493975       1  13568.493975  h, n
NV_NVDLA_SDP_RDMA_EG_ro_3     13567.477399       1  13567.477399  h, n
NV_NVDLA_SDP_RDMA_unpack_2     3212.126007       1   3212.126007  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      58    176.884219  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      63    240.166081  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      18    164.685316  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
XNOR3X1_RVT        saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 35 references                                 32083.900922

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     241    306.243521  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      11     13.977920  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2
                                470.928837       1    470.928837  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8
                               1819.416880       1   1819.416880  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9
                               1826.278769       1   1826.278769  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10
                               1822.974896       1   1822.974896  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11
                               1706.068662       1   1706.068662  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2
                               3395.872106       1   3395.872106  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     146    296.840207  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 39 references                                 13568.493975

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NV_CLK_gate_power_2              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 21 references                                   470.928837

****************************************
Design: NV_CLK_gate_power_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_2                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1819.416880

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 14 references                                  1826.278769

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1822.974896

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1706.068662

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     129    163.922881  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3395.872106

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     242    307.514241  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      12     15.248640  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3
                                469.403973       1    469.403973  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12
                               1824.753905       1   1824.753905  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13
                               1820.941744       1   1820.941744  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14
                               1819.925168       1   1819.925168  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15
                               1706.068662       1   1706.068662  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3
                               3391.551658       1   3391.551658  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     145    294.807055  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 39 references                                 13567.477399

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NV_CLK_gate_power_3              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 21 references                                   469.403973

****************************************
Design: NV_CLK_gate_power_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_3                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1824.753905

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1820.941744

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX16_RVT         saed32rvt_ss0p75v125c
                                  5.082880       1      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1819.925168

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      64     81.326080  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1706.068662

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     129    163.922881  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3391.551658

****************************************
Design: NV_NVDLA_SDP_RDMA_unpack_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     257    849.095132  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       7     64.044290  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     256   2212.069336  n
-----------------------------------------------------------------------------
Total 19 references                                  3212.126007

****************************************
Design: NV_NVDLA_SDP_RDMA_ig_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      34     86.408960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     163    207.127361  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     203    309.547384  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      12     21.348096  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     104    264.309761  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      27     68.618880  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       7     21.348095  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      83    253.127417  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      61    186.033403  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      67    136.221191  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     115   1052.156186  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      77    332.674490  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      36    155.536125  
-----------------------------------------------------------------------------
Total 30 references                                  3640.104521

****************************************
Design: NV_NVDLA_SDP_mrdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NV_NVDLA_SDP_MRDMA_cq         17287.128986       1  17287.128986  h, n
NV_NVDLA_SDP_MRDMA_eg         22463.788088       1  22463.788088  h, n
NV_NVDLA_SDP_MRDMA_gate          26.176832       1     26.176832  h, n
NV_NVDLA_SDP_MRDMA_ig          3561.828173       1   3561.828173  h, n
NV_NVDLA_SDP_RDMA_dmaif_2      1222.686783       1   1222.686783  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 10 references                                 44578.382367

****************************************
Design: NV_NVDLA_SDP_MRDMA_cq 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      24     79.292931  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      29     36.850880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       9     29.734849  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       9     13.723776  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_CLK_gate_power_16             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      28     56.928259  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      33    301.923079  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       5     21.602240  
nv_ram_rwsp_80x14_1           16555.194252       1  16555.194252  h, n
-----------------------------------------------------------------------------
Total 28 references                                 17287.128986

****************************************
Design: NV_CLK_gate_power_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_16                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_80x14_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_80x14_logic_1     16555.194252       1  16555.194252  h, n
-----------------------------------------------------------------------------
Total 1 references                                  16555.194252

****************************************
Design: nv_ram_rwsp_80x14_logic_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_25                   10.674048       1     10.674048  h, n
CKLNQD12PO4_27                   10.674048       1     10.674048  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
RAMDP_80X14_GL_M2_E2          16410.840462       1  16410.840462  h, n
ScanShareSel_JTAG_reg_ext_cg_14_0_0
                                120.972542       1    120.972542  h, n
-----------------------------------------------------------------------------
Total 5 references                                  16555.194252

****************************************
Design: CKLNQD12PO4_25 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: CKLNQD12PO4_27 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMDP_80X14_GL_M2_E2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296      13     29.734849  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     209    531.160962  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      17     21.602240  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872    1134   3746.590971  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      27     41.171327  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      30     53.370241  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      31     63.027715  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584      19     53.116095  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584      28     78.276351  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584      26     72.685183  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728      42    128.088573  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      73    185.525121  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     249    759.382251  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     172    349.702162  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      61    139.525059  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      43    109.281920  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896    1134   9798.775887  n
-----------------------------------------------------------------------------
Total 28 references                                 16410.840462

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_14_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_316                        8.640896       1      8.640896  h, n
SDFQD1_317                        8.640896       1      8.640896  h, n
SDFQD1_318                        8.640896       1      8.640896  h, n
SDFQD1_319                        8.640896       1      8.640896  h, n
SDFQD1_320                        8.640896       1      8.640896  h, n
SDFQD1_321                        8.640896       1      8.640896  h, n
SDFQD1_322                        8.640896       1      8.640896  h, n
SDFQD1_323                        8.640896       1      8.640896  h, n
SDFQD1_324                        8.640896       1      8.640896  h, n
SDFQD1_325                        8.640896       1      8.640896  h, n
SDFQD1_326                        8.640896       1      8.640896  h, n
SDFQD1_327                        8.640896       1      8.640896  h, n
SDFQD1_328                        8.640896       1      8.640896  h, n
SDFQD1_329                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 14 references                                   120.972542

****************************************
Design: SDFQD1_316 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_317 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_318 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_319 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_320 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_321 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_322 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_323 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_324 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_325 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_326 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_327 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_328 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_329 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_MRDMA_eg 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_MRDMA_EG_cmd      2321.351303       1   2321.351303  h, n
NV_NVDLA_SDP_MRDMA_EG_din     11829.132436       1  11829.132436  h, n
NV_NVDLA_SDP_MRDMA_EG_dout     8313.304349       1   8313.304349  h, n
-----------------------------------------------------------------------------
Total 3 references                                  22463.788088

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_cmd 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo
                               1088.498753       1   1088.498753  h, n
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo
                               1036.399233       1   1036.399233  h, n
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
-----------------------------------------------------------------------------
Total 9 references                                   2321.351303

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_5              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15
                                844.012222       1    844.012222  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                  1088.498753

****************************************
Design: NV_CLK_gate_power_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_5                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      56    185.016838  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      13     39.646463  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      17     34.563586  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      56    483.890167  n
-----------------------------------------------------------------------------
Total 17 references                                   844.012222

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_6              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13
                                791.658558       1    791.658558  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                  1036.399233

****************************************
Design: NV_CLK_gate_power_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_6                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      52    171.801350  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      52    449.326584  n
-----------------------------------------------------------------------------
Total 17 references                                   791.658558

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_din 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      19     38.629890  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736      13     62.773566  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      24     30.497280  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      15     22.872959  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NV_NVDLA_SDP_MRDMA_EG_lat_fifo
                               1280.631620       1   1280.631620  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_0  1707.339382       1   1707.339382  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_1  1705.306230       1   1705.306230  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_2  1704.543798       1   1704.543798  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_3  1708.610102       1   1708.610102  h, n
NV_NVDLA_SDP_RDMA_unpack_0     3210.601142       1   3210.601142  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      19     82.088511  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       2      9.149184  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       5     21.602240  
-----------------------------------------------------------------------------
Total 21 references                                 11829.132436

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_lat_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      18     59.469698  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      25     31.768000  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       9     29.734849  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NV_CLK_gate_power_4              10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      30     60.994563  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      26    237.878790  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       4     17.281792  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
nv_ram_rwsp_80x65_1             685.172215       1    685.172215  h, n
-----------------------------------------------------------------------------
Total 22 references                                  1280.631620

****************************************
Design: NV_CLK_gate_power_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_4                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_80x65_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_80x65_logic_1       685.172215       1    685.172215  h, n
-----------------------------------------------------------------------------
Total 1 references                                    685.172215

****************************************
Design: nv_ram_rwsp_80x65_logic_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_0                    10.674048       1     10.674048  h, n
RAMPDP_80X66_GL_M1_D2           112.839937       1    112.839937  h, n
ScanShareSel_JTAG_reg_ext_cg_66_0_0
                                561.658230       1    561.658230  h, n
-----------------------------------------------------------------------------
Total 3 references                                    685.172215

****************************************
Design: CKLNQD12PO4_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_80X66_GL_M1_D2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      56     71.160320  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 9 references                                    112.839937

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_66_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_1                          8.640896       1      8.640896  h, n
SDFQD1_2                          8.640896       1      8.640896  h, n
SDFQD1_3                          8.640896       1      8.640896  h, n
SDFQD1_4                          8.640896       1      8.640896  h, n
SDFQD1_5                          8.640896       1      8.640896  h, n
SDFQD1_6                          8.640896       1      8.640896  h, n
SDFQD1_7                          8.640896       1      8.640896  h, n
SDFQD1_8                          8.640896       1      8.640896  h, n
SDFQD1_9                          8.640896       1      8.640896  h, n
SDFQD1_10                         8.640896       1      8.640896  h, n
SDFQD1_11                         8.640896       1      8.640896  h, n
SDFQD1_12                         8.640896       1      8.640896  h, n
SDFQD1_13                         8.640896       1      8.640896  h, n
SDFQD1_14                         8.640896       1      8.640896  h, n
SDFQD1_15                         8.640896       1      8.640896  h, n
SDFQD1_16                         8.640896       1      8.640896  h, n
SDFQD1_17                         8.640896       1      8.640896  h, n
SDFQD1_18                         8.640896       1      8.640896  h, n
SDFQD1_19                         8.640896       1      8.640896  h, n
SDFQD1_20                         8.640896       1      8.640896  h, n
SDFQD1_21                         8.640896       1      8.640896  h, n
SDFQD1_22                         8.640896       1      8.640896  h, n
SDFQD1_23                         8.640896       1      8.640896  h, n
SDFQD1_24                         8.640896       1      8.640896  h, n
SDFQD1_25                         8.640896       1      8.640896  h, n
SDFQD1_26                         8.640896       1      8.640896  h, n
SDFQD1_27                         8.640896       1      8.640896  h, n
SDFQD1_28                         8.640896       1      8.640896  h, n
SDFQD1_29                         8.640896       1      8.640896  h, n
SDFQD1_30                         8.640896       1      8.640896  h, n
SDFQD1_31                         8.640896       1      8.640896  h, n
SDFQD1_32                         8.640896       1      8.640896  h, n
SDFQD1_33                         8.640896       1      8.640896  h, n
SDFQD1_34                         8.640896       1      8.640896  h, n
SDFQD1_35                         8.640896       1      8.640896  h, n
SDFQD1_36                         8.640896       1      8.640896  h, n
SDFQD1_37                         8.640896       1      8.640896  h, n
SDFQD1_38                         8.640896       1      8.640896  h, n
SDFQD1_39                         8.640896       1      8.640896  h, n
SDFQD1_40                         8.640896       1      8.640896  h, n
SDFQD1_41                         8.640896       1      8.640896  h, n
SDFQD1_42                         8.640896       1      8.640896  h, n
SDFQD1_43                         8.640896       1      8.640896  h, n
SDFQD1_44                         8.640896       1      8.640896  h, n
SDFQD1_45                         8.640896       1      8.640896  h, n
SDFQD1_46                         8.640896       1      8.640896  h, n
SDFQD1_47                         8.640896       1      8.640896  h, n
SDFQD1_48                         8.640896       1      8.640896  h, n
SDFQD1_49                         8.640896       1      8.640896  h, n
SDFQD1_50                         8.640896       1      8.640896  h, n
SDFQD1_51                         8.640896       1      8.640896  h, n
SDFQD1_52                         8.640896       1      8.640896  h, n
SDFQD1_53                         8.640896       1      8.640896  h, n
SDFQD1_54                         8.640896       1      8.640896  h, n
SDFQD1_55                         8.640896       1      8.640896  h, n
SDFQD1_56                         8.640896       1      8.640896  h, n
SDFQD1_57                         8.640896       1      8.640896  h, n
SDFQD1_58                         8.640896       1      8.640896  h, n
SDFQD1_59                         8.640896       1      8.640896  h, n
SDFQD1_60                         8.640896       1      8.640896  h, n
SDFQD1_61                         8.640896       1      8.640896  h, n
SDFQD1_62                         8.640896       1      8.640896  h, n
SDFQD1_63                         8.640896       1      8.640896  h, n
SDFQD1_64                         8.640896       1      8.640896  h, n
SDFQD1_65                         8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 65 references                                   561.658230

****************************************
Design: SDFQD1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_18 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_22 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_23 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_24 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_25 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_26 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_27 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_28 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_29 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_30 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_31 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_32 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_33 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_34 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_35 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_36 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_37 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_38 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_39 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_40 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_41 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_42 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_43 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_44 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_45 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_46 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_47 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_48 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_49 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_50 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_51 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_52 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_53 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_54 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_55 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_56 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_57 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_58 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_59 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_60 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_61 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_62 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_63 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_64 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_65 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 14 references                                  1707.339382

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1705.306230

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 14 references                                  1704.543798

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 14 references                                  1708.610102

****************************************
Design: NV_NVDLA_SDP_RDMA_unpack_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     257    849.095132  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       7     64.044290  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     256   2212.069336  n
-----------------------------------------------------------------------------
Total 17 references                                  3210.601142

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_dout 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      28     71.160320  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     256    325.304321  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      50     88.950402  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      23     46.762498  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1
                               6689.832453       1   6689.832453  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     160    406.630402  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      24     73.193470  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     128    260.243469  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 29 references                                  8313.304349

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     559   1420.664966  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      89    226.188161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      89    294.044618  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584      10     27.955840  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      34     69.127172  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     514   4441.420464  n
-----------------------------------------------------------------------------
Total 21 references                                  6689.832453

****************************************
Design: NV_NVDLA_SDP_MRDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NV_CLK_gate_power_17             10.674048       1     10.674048  h, n
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 5 references                                     26.176832

****************************************
Design: NV_CLK_gate_power_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_17                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_MRDMA_ig 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      53    134.696321  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      29     88.442110  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     155    196.961601  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     230    350.718710  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      31     55.149249  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     116    294.807041  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      34     86.408960  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      82    250.077689  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      76    154.519560  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     116   1061.305370  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      59    254.906427  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      52    224.663292  
-----------------------------------------------------------------------------
Total 31 references                                  3561.828173

****************************************
Design: NV_NVDLA_SDP_RDMA_dmaif_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_DMAIF_rdreq_2         1067.404797       1   1067.404797  h, n
NV_NVDLA_DMAIF_rdrsp_2          144.099650       1    144.099650  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 4 references                                   1222.686783

****************************************
Design: NV_NVDLA_DMAIF_rdreq_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      84    725.835251  n
-----------------------------------------------------------------------------
Total 15 references                                  1067.404797

****************************************
Design: NV_NVDLA_DMAIF_rdrsp_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       4     34.563583  n
-----------------------------------------------------------------------------
Total 16 references                                   144.099650

****************************************
Design: NV_NVDLA_SDP_nrdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_SDP_NRDMA_cq           867.393485       1    867.393485  h, n
NV_NVDLA_SDP_NRDMA_gate          26.176832       1     26.176832  h, n
NV_NVDLA_SDP_NRDMA_lat_fifo    1367.040581       1   1367.040581  h, n
NV_NVDLA_SDP_RDMA_dmaif_0      1268.432703       1   1268.432703  h, n
NV_NVDLA_SDP_RDMA_eg_0        32065.348407       1  32065.348407  h, n
NV_NVDLA_SDP_RDMA_ig_0         3637.563081       1   3637.563081  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 12 references                                 39250.253457

****************************************
Design: NV_NVDLA_SDP_NRDMA_cq 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      28     35.580160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_11             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      26     52.861955  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x16_1_0          192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 27 references                                   867.393485

****************************************
Design: NV_CLK_gate_power_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_11                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x16_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x16_logic_1_0    192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 1 references                                    192.132863

****************************************
Design: nv_ram_rwsp_160x16_logic_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_10                   10.674048       1     10.674048  h, n
RAMPDP_160X16_GL_M2_D2_0         51.845378       1     51.845378  h, n
ScanShareSel_JTAG_reg_ext_cg_16_0_0_0
                                129.613438       1    129.613438  h, n
-----------------------------------------------------------------------------
Total 3 references                                    192.132863

****************************************
Design: CKLNQD12PO4_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X16_GL_M2_D2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 7 references                                     51.845378

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_16_0_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_166                        8.640896       1      8.640896  h, n
SDFQD1_167                        8.640896       1      8.640896  h, n
SDFQD1_168                        8.640896       1      8.640896  h, n
SDFQD1_169                        8.640896       1      8.640896  h, n
SDFQD1_170                        8.640896       1      8.640896  h, n
SDFQD1_171                        8.640896       1      8.640896  h, n
SDFQD1_172                        8.640896       1      8.640896  h, n
SDFQD1_173                        8.640896       1      8.640896  h, n
SDFQD1_174                        8.640896       1      8.640896  h, n
SDFQD1_175                        8.640896       1      8.640896  h, n
SDFQD1_176                        8.640896       1      8.640896  h, n
SDFQD1_177                        8.640896       1      8.640896  h, n
SDFQD1_178                        8.640896       1      8.640896  h, n
SDFQD1_179                        8.640896       1      8.640896  h, n
SDFQD1_180                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 15 references                                   129.613438

****************************************
Design: SDFQD1_166 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_167 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_168 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_169 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_170 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_171 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_172 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_173 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_174 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_175 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_176 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_177 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_178 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_179 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_180 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_NRDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NV_CLK_gate_power_12             10.674048       1     10.674048  h, n
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 5 references                                     26.176832

****************************************
Design: NV_CLK_gate_power_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_12                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_NRDMA_lat_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      29     36.850880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
NV_CLK_gate_power_10             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      33     67.094019  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x65_1_0          690.255095       1    690.255095  h, n
-----------------------------------------------------------------------------
Total 24 references                                  1367.040581

****************************************
Design: NV_CLK_gate_power_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_10                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x65_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x65_logic_1_0    690.255095       1    690.255095  h, n
-----------------------------------------------------------------------------
Total 1 references                                    690.255095

****************************************
Design: nv_ram_rwsp_160x65_logic_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_5                    10.674048       1     10.674048  h, n
RAMPDP_160X65_GL_M2_D2_0        116.652097       1    116.652097  h, n
ScanShareSel_JTAG_reg_ext_cg_65_0_0_0
                                562.928950       1    562.928950  h, n
-----------------------------------------------------------------------------
Total 3 references                                    690.255095

****************************************
Design: CKLNQD12PO4_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X65_GL_M2_D2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      61     77.513920  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 7 references                                    116.652097

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_65_0_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_82                         9.911616       1      9.911616  h, n
SDFQD1_83                         8.640896       1      8.640896  h, n
SDFQD1_84                         8.640896       1      8.640896  h, n
SDFQD1_85                         8.640896       1      8.640896  h, n
SDFQD1_86                         8.640896       1      8.640896  h, n
SDFQD1_87                         8.640896       1      8.640896  h, n
SDFQD1_88                         8.640896       1      8.640896  h, n
SDFQD1_89                         8.640896       1      8.640896  h, n
SDFQD1_90                         8.640896       1      8.640896  h, n
SDFQD1_91                         8.640896       1      8.640896  h, n
SDFQD1_92                         8.640896       1      8.640896  h, n
SDFQD1_93                         8.640896       1      8.640896  h, n
SDFQD1_94                         8.640896       1      8.640896  h, n
SDFQD1_95                         8.640896       1      8.640896  h, n
SDFQD1_96                         8.640896       1      8.640896  h, n
SDFQD1_97                         8.640896       1      8.640896  h, n
SDFQD1_98                         8.640896       1      8.640896  h, n
SDFQD1_99                         8.640896       1      8.640896  h, n
SDFQD1_100                        8.640896       1      8.640896  h, n
SDFQD1_101                        8.640896       1      8.640896  h, n
SDFQD1_102                        8.640896       1      8.640896  h, n
SDFQD1_103                        8.640896       1      8.640896  h, n
SDFQD1_104                        8.640896       1      8.640896  h, n
SDFQD1_105                        8.640896       1      8.640896  h, n
SDFQD1_106                        8.640896       1      8.640896  h, n
SDFQD1_107                        8.640896       1      8.640896  h, n
SDFQD1_108                        8.640896       1      8.640896  h, n
SDFQD1_109                        8.640896       1      8.640896  h, n
SDFQD1_110                        8.640896       1      8.640896  h, n
SDFQD1_111                        8.640896       1      8.640896  h, n
SDFQD1_112                        8.640896       1      8.640896  h, n
SDFQD1_113                        8.640896       1      8.640896  h, n
SDFQD1_114                        8.640896       1      8.640896  h, n
SDFQD1_115                        8.640896       1      8.640896  h, n
SDFQD1_116                        8.640896       1      8.640896  h, n
SDFQD1_117                        8.640896       1      8.640896  h, n
SDFQD1_118                        8.640896       1      8.640896  h, n
SDFQD1_119                        8.640896       1      8.640896  h, n
SDFQD1_120                        8.640896       1      8.640896  h, n
SDFQD1_121                        8.640896       1      8.640896  h, n
SDFQD1_122                        8.640896       1      8.640896  h, n
SDFQD1_123                        8.640896       1      8.640896  h, n
SDFQD1_124                        8.640896       1      8.640896  h, n
SDFQD1_125                        8.640896       1      8.640896  h, n
SDFQD1_126                        8.640896       1      8.640896  h, n
SDFQD1_127                        8.640896       1      8.640896  h, n
SDFQD1_128                        8.640896       1      8.640896  h, n
SDFQD1_129                        8.640896       1      8.640896  h, n
SDFQD1_130                        8.640896       1      8.640896  h, n
SDFQD1_131                        8.640896       1      8.640896  h, n
SDFQD1_132                        8.640896       1      8.640896  h, n
SDFQD1_133                        8.640896       1      8.640896  h, n
SDFQD1_134                        8.640896       1      8.640896  h, n
SDFQD1_135                        8.640896       1      8.640896  h, n
SDFQD1_136                        8.640896       1      8.640896  h, n
SDFQD1_137                        8.640896       1      8.640896  h, n
SDFQD1_138                        8.640896       1      8.640896  h, n
SDFQD1_139                        8.640896       1      8.640896  h, n
SDFQD1_140                        8.640896       1      8.640896  h, n
SDFQD1_141                        8.640896       1      8.640896  h, n
SDFQD1_142                        8.640896       1      8.640896  h, n
SDFQD1_143                        8.640896       1      8.640896  h, n
SDFQD1_144                        8.640896       1      8.640896  h, n
SDFQD1_145                        8.640896       1      8.640896  h, n
SDFQD1_146                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 65 references                                   562.928950

****************************************
Design: SDFQD1_82 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                      9.911616

****************************************
Design: SDFQD1_83 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_84 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_85 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_86 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_87 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_88 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_89 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_90 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_91 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_92 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_93 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_94 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_95 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_96 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_97 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_98 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_99 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_100 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_101 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_102 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_103 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_104 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_105 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_106 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_107 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_108 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_109 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_110 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_111 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_112 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_113 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_114 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_115 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_116 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_117 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_118 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_119 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_120 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_121 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_122 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_123 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_124 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_125 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_126 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_127 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_128 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_129 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_130 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_131 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_132 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_133 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_134 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_135 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_136 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_137 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_138 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_139 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_140 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_141 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_142 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_143 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_144 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_145 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_146 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_RDMA_dmaif_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_DMAIF_rdreq_0         1113.150717       1   1113.150717  h, n
NV_NVDLA_DMAIF_rdrsp_0          144.099650       1    144.099650  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 4 references                                   1268.432703

****************************************
Design: NV_NVDLA_DMAIF_rdreq_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      88    760.398834  n
-----------------------------------------------------------------------------
Total 15 references                                  1113.150717

****************************************
Design: NV_NVDLA_DMAIF_rdrsp_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       4     34.563583  n
-----------------------------------------------------------------------------
Total 16 references                                   144.099650

****************************************
Design: NV_NVDLA_SDP_RDMA_eg_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     200    254.144001  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      18     27.447551  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     130    429.503374  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
NV_NVDLA_SDP_RDMA_EG_ro_0     13561.632086       1  13561.632086  h, n
NV_NVDLA_SDP_RDMA_EG_ro_1     13559.598934       1  13559.598934  h, n
NV_NVDLA_SDP_RDMA_unpack_1     3205.518262       1   3205.518262  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      58    176.884219  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      63    240.166081  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      18    164.685316  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
XNOR3X1_RVT        saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 36 references                                 32065.348407

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     237    301.160641  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       6     16.773504  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0
                                470.928837       1    470.928837  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0
                               1819.416880       1   1819.416880  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1
                               1826.278769       1   1826.278769  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2
                               1817.892016       1   1817.892016  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3
                               1704.289654       1   1704.289654  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0
                               3395.872106       1   3395.872106  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      55    139.779201  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      17     51.845375  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     144    292.773903  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 40 references                                 13561.632086

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NV_CLK_gate_power_0              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 21 references                                   470.928837

****************************************
Design: NV_CLK_gate_power_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_0                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1819.416880

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 14 references                                  1826.278769

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1817.892016

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1704.289654

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     129    163.922881  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3395.872106

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     241    306.243521  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      13     16.519360  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1
                                470.928837       1    470.928837  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4
                               1821.195888       1   1821.195888  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5
                               1821.195888       1   1821.195888  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6
                               1816.367152       1   1816.367152  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7
                               1706.068662       1   1706.068662  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1
                               3391.805802       1   3391.805802  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     145    294.807055  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 40 references                                 13559.598934

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NV_CLK_gate_power_1              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 21 references                                   470.928837

****************************************
Design: NV_CLK_gate_power_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_1                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1821.195888

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1821.195888

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 18 references                                  1816.367152

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1706.068662

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     129    163.922881  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3391.805802

****************************************
Design: NV_NVDLA_SDP_RDMA_unpack_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     257    849.095132  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       7     64.044290  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     256   2212.069336  n
-----------------------------------------------------------------------------
Total 18 references                                  3205.518262

****************************************
Design: NV_NVDLA_SDP_RDMA_ig_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      34     86.408960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     163    207.127361  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     203    309.547384  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      12     21.348096  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     105    266.851201  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      27     68.618880  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       7     21.348095  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      83    253.127417  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      61    186.033403  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      66    134.188039  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     115   1052.156186  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      77    332.674490  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      36    155.536125  
-----------------------------------------------------------------------------
Total 30 references                                  3637.563081

****************************************
Design: NV_NVDLA_SDP_reg 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      96    243.978241  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       4     28.464128  n
IBUFFX32_RVT       saed32rvt_ss0p75v125c
                                 11.690624       1     11.690624  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     171    217.293121  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     301    994.465505  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       3     10.674048  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      32     56.928257  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_REG_dual_0        8839.890969       1   8839.890969  h, n
NV_NVDLA_SDP_REG_dual_1        8840.653401       1   8840.653401  h, n
NV_NVDLA_SDP_REG_single        3808.602082       1   3808.602082  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      65    198.232315  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      72    146.386951  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     196   1793.240108  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472      22    212.464376  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 33 references                                 25634.489315

****************************************
Design: NV_NVDLA_SDP_REG_dual_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      65    132.154887  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      37     94.033280  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      83    105.469760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      14     17.790080  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     573   1893.118718  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      14     21.348095  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      41     83.359236  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     225    571.824002  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      36    109.790205  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     117    237.878796  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      24     54.895105  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       3     10.674048  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     559   5114.393983  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
-----------------------------------------------------------------------------
Total 29 references                                  8839.890969

****************************************
Design: NV_NVDLA_SDP_REG_dual_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      65    132.154887  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      37     94.033280  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      80    101.657600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      18     22.872960  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     573   1893.118718  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      14     21.348095  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      41     83.359236  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     225    571.824002  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      36    109.790205  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     118    239.911948  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      24     54.895105  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       3     10.674048  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     559   5114.393983  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
-----------------------------------------------------------------------------
Total 29 references                                  8840.653401

****************************************
Design: NV_NVDLA_SDP_REG_single 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      22     44.729346  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       7     16.011072  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      17     21.602240  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      12     15.248640  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     252    832.575771  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      14     28.464129  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     101    256.685441  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      62    126.055430  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      10     22.872961  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR4X2_RVT          saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     253   2314.743609  n
-----------------------------------------------------------------------------
Total 22 references                                  3808.602082

****************************************
Design: NV_NVDLA_SDP_wdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NV_NVDLA_DMAIF_wr              1727.162621       1   1727.162621  h, n
NV_NVDLA_SDP_WDMA_cmd          6824.528836       1   6824.528836  h, n
NV_NVDLA_SDP_WDMA_dat          9412.731311       1   9412.731311  h, n
NV_NVDLA_SDP_WDMA_gate           14.232064       1     14.232064  h, n
NV_NVDLA_SDP_WDMA_intr          832.321603       1    832.321603  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 9 references                                  18827.749939

****************************************
Design: NV_NVDLA_DMAIF_wr 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      66    218.055559  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      66    218.055559  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       8     73.193474  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     132   1140.598251  n
-----------------------------------------------------------------------------
Total 17 references                                  1727.162621

****************************************
Design: NV_NVDLA_SDP_WDMA_cmd 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      65    165.193601  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      45    137.237756  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     151    191.878721  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      12     15.248640  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      12     39.646465  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     179    272.950649  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      93    236.353921  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_WDMA_CMD_dfifo    2815.915523       1   2815.915523  h, n
NV_NVDLA_SDP_WDMA_CMD_sfifo    1027.250049       1   1027.250049  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      61    155.027841  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     139    423.912180  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      23     46.762498  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      83    759.382291  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      51    220.342844  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      29    125.292990  
-----------------------------------------------------------------------------
Total 27 references                                  6824.528836

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_dfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_8              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44
                               2568.125120       1   2568.125120  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 21 references                                  2815.915523

****************************************
Design: NV_CLK_gate_power_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_8                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      50     63.536000  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     172    568.266003  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      42     74.718337  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NAND3X4_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      85    216.022401  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     172   1486.234085  n
-----------------------------------------------------------------------------
Total 18 references                                  2568.125120

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_sfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NV_CLK_gate_power_9              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15
                                785.304958       1    785.304958  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 18 references                                  1027.250049

****************************************
Design: NV_CLK_gate_power_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_9                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      26     66.077440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      52    171.801350  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      52    449.326584  n
-----------------------------------------------------------------------------
Total 12 references                                   785.304958

****************************************
Design: NV_NVDLA_SDP_WDMA_dat 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_WDMA_DAT_in       7325.446626       1   7325.446626  h, n
NV_NVDLA_SDP_WDMA_DAT_out      2087.284685       1   2087.284685  h, n
-----------------------------------------------------------------------------
Total 2 references                                   9412.731311

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_in 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
MUX41X1_RVT        saed32rvt_ss0p75v125c
                                  5.591168       1      5.591168  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0
                               1711.405686       1   1711.405686  h, n
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1
                               1709.118390       1   1709.118390  h, n
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2
                               1707.339382       1   1707.339382  h, n
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3
                               1711.405686       1   1711.405686  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      28    256.177158  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      13     56.165823  
-----------------------------------------------------------------------------
Total 20 references                                  7325.446626

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1711.405686

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1709.118390

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
IBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1707.339382

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1711.405686

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_out 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
AND2X4_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      43    131.138300  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      69     87.679680  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     244    372.066806  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      80    162.652168  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      30     76.243200  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       6     16.773504  
NOR3X1_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR4X1_RVT         saed32rvt_ss0p75v125c
                                  3.049728      49    149.436668  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      26     52.861955  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      63    576.398606  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       2      9.149184  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       4     17.281792  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 37 references                                  2087.284685

****************************************
Design: NV_NVDLA_SDP_WDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_CLK_gate_power_21             10.674048       1     10.674048  h, n
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
-----------------------------------------------------------------------------
Total 2 references                                     14.232064

****************************************
Design: NV_CLK_gate_power_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_21                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_WDMA_intr 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      17     21.602240  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      48     73.193470  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo
                                 98.353729       1     98.353729  h, n
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      31     94.541565  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      34    311.072264  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
-----------------------------------------------------------------------------
Total 16 references                                   832.321603

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       1      7.116032  n
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NV_CLK_gate_power_7              10.674048       1     10.674048  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
-----------------------------------------------------------------------------
Total 15 references                                    98.353729

****************************************
Design: NV_CLK_gate_power_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_7                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_sync3d 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX2HDD2_1                        2.033152       1      2.033152  h
sync3d                           22.364672       1     22.364672  h, n
-----------------------------------------------------------------------------
Total 2 references                                     24.397824

****************************************
Design: MUX2HDD2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
-----------------------------------------------------------------------------
Total 1 references                                      2.033152

****************************************
Design: sync3d 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
p_SSYNC3DO                       22.364672       1     22.364672  h, n
-----------------------------------------------------------------------------
Total 1 references                                     22.364672

****************************************
Design: p_SSYNC3DO 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       1      7.116032  n
DFFX1_RVT          saed32rvt_ss0p75v125c
                                  6.607744       1      6.607744  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 3 references                                     22.364672

****************************************
Design: NV_NVDLA_sync3d_s 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX2HDD2_0                        2.033152       1      2.033152  h
sync3d_s_ppp                     23.889536       1     23.889536  h, n
-----------------------------------------------------------------------------
Total 2 references                                     25.922688

****************************************
Design: MUX2HDD2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
-----------------------------------------------------------------------------
Total 1 references                                      2.033152

****************************************
Design: sync3d_s_ppp 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
p_SSYNC3DO_S_PPP                 23.889536       1     23.889536  h, n
-----------------------------------------------------------------------------
Total 1 references                                     23.889536

****************************************
Design: p_SSYNC3DO_S_PPP 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFASRX1_RVT       saed32rvt_ss0p75v125c
                                  7.624320       1      7.624320  n
DFFASX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       1      7.116032  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 3 references                                     23.889536
1
