

================================================================
== Vitis HLS Report for 'KalmanFilterKernel'
================================================================
* Date:           Sat Nov 26 17:57:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2972739|  3245427|  29.727 ms|  32.454 ms|  2972740|  3245428|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1     |     1800|     1800|             2|          1|          1|  1800|       yes|
        |- Loop 2              |       35|       35|             1|          1|          1|    35|       yes|
        |- VITIS_LOOP_76_2     |        6|        6|             2|          1|          1|     6|       yes|
        |- VITIS_LOOP_79_3     |  2969070|  3241758|  9930 ~ 10842|          -|          -|   299|        no|
        | + VITIS_LOOP_41_1    |       54|       54|             9|          -|          -|     6|        no|
        |  ++ VITIS_LOOP_44_2  |        7|        7|             7|          -|          -|     1|        no|
        | + VITIS_LOOP_41_1    |      300|      300|            50|          -|          -|     6|        no|
        |  ++ VITIS_LOOP_44_2  |       48|       48|             8|          -|          -|     6|        no|
        | + VITIS_LOOP_41_1    |       69|       69|            23|          -|          -|     3|        no|
        |  ++ VITIS_LOOP_44_2  |       21|       21|             7|          -|          -|     3|        no|
        | + VITIS_LOOP_41_1    |       54|       54|             9|          -|          -|     6|        no|
        |  ++ VITIS_LOOP_44_2  |        7|        7|             7|          -|          -|     1|        no|
        |- VITIS_LOOP_153_13   |     1800|     1800|             2|          1|          1|  1800|       yes|
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 184
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 22 }
  Pipeline-2 : II = 1, D = 2, States = { 26 27 }
  Pipeline-3 : II = 1, D = 2, States = { 182 183 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 22 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 28 27 
27 --> 26 
28 --> 29 
29 --> 30 182 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 55 48 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 48 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 83 75 
75 --> 76 74 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 75 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 113 106 
106 --> 107 105 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 106 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 138 131 
131 --> 132 130 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 131 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 29 
182 --> 184 183 
183 --> 182 
184 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 185 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295"   --->   Operation 187 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295"   --->   Operation 190 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r"   --->   Operation 199 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 200 [1/1] (1.00ns)   --->   "%q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q"   --->   Operation 200 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%din_s = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:42]   --->   Operation 201 'alloca' 'din_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%dout_s = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 202 'alloca' 'dout_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%Q = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 203 'alloca' 'Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%R = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 204 'alloca' 'R' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%x_hat = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 205 'alloca' 'x_hat' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%P_hat = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 206 'alloca' 'P_hat' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:83]   --->   Operation 207 'alloca' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:84]   --->   Operation 208 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%x_minus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:86]   --->   Operation 209 'alloca' 'x_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%P_minus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:87]   --->   Operation 210 'alloca' 'P_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%x_plus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:89]   --->   Operation 211 'alloca' 'x_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%P_plus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 212 'alloca' 'P_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_mat_1 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:92]   --->   Operation 213 'alloca' 'tmp_mat_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_mat_2 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:93]   --->   Operation 214 'alloca' 'tmp_mat_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_mat_3 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:95]   --->   Operation 215 'alloca' 'tmp_mat_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mat_out_assign_2 = alloca i64 1"   --->   Operation 216 'alloca' 'mat_out_assign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%S_inv = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:123]   --->   Operation 217 'alloca' 'S_inv' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%K = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:124]   --->   Operation 218 'alloca' 'K' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.48ns)   --->   "%br_ln45 = br void" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 219 'br' 'br_ln45' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%i = phi i11 %add_ln45, void %.split39, i11 0, void" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 220 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.94ns)   --->   "%add_ln45 = add i11 %i, i11 1" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 221 'add' 'add_ln45' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 222 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.85ns)   --->   "%icmp_ln45 = icmp_eq  i11 %i, i11 1800" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 223 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1800, i64 1800, i64 1800"   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split39, void" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 225 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 226 'zext' 'i_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i32 %din, i64 0, i64 %i_cast" [../../src/hls_src/KF_kernel.cpp:46]   --->   Operation 227 'getelementptr' 'din_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (1.35ns)   --->   "%din_load = load i11 %din_addr" [../../src/hls_src/KF_kernel.cpp:46]   --->   Operation 228 'load' 'din_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/KF_kernel.cpp:45]   --->   Operation 229 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 230 [1/2] (1.35ns)   --->   "%din_load = load i11 %din_addr" [../../src/hls_src/KF_kernel.cpp:46]   --->   Operation 230 'load' 'din_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %din_load" [../../src/hls_src/KF_kernel.cpp:46]   --->   Operation 231 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%din_addr_3 = getelementptr i32 %din_s, i64 0, i64 %i_cast" [../../src/hls_src/KF_kernel.cpp:46]   --->   Operation 232 'getelementptr' 'din_addr_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (1.35ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i11 %din_addr_3" [../../src/hls_src/KF_kernel.cpp:46]   --->   Operation 233 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i32 %Q, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 235 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 %q_read, i6 %Q_addr" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 236 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i32 %Q, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 237 'getelementptr' 'Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_1" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 238 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i32 %R, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 239 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 %r_read, i4 %R_addr" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 240 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr i32 %R, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 241 'getelementptr' 'R_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 0, i4 %R_addr_1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 242 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i32 %Q, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 243 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_2" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 244 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i32 %Q, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 245 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_3" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 246 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%R_addr_2 = getelementptr i32 %R, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 247 'getelementptr' 'R_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 0, i4 %R_addr_2" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 248 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%R_addr_3 = getelementptr i32 %R, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 249 'getelementptr' 'R_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 0, i4 %R_addr_3" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 250 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i32 %Q, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 251 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_4" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 252 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i32 %Q, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 253 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_5" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 254 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%R_addr_4 = getelementptr i32 %R, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 255 'getelementptr' 'R_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 %r_read, i4 %R_addr_4" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 256 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%R_addr_5 = getelementptr i32 %R, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 257 'getelementptr' 'R_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 0, i4 %R_addr_5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 258 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i32 %Q, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 259 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_6" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 260 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i32 %Q, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 261 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 %q_read, i6 %Q_addr_7" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 262 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%R_addr_6 = getelementptr i32 %R, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 263 'getelementptr' 'R_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 0, i4 %R_addr_6" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 264 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%R_addr_7 = getelementptr i32 %R, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 265 'getelementptr' 'R_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 0, i4 %R_addr_7" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 266 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i32 %Q, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 267 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_8" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 268 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i32 %Q, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 269 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_9" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 270 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%R_addr_8 = getelementptr i32 %R, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 271 'getelementptr' 'R_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.79ns)   --->   "%store_ln58 = store i32 %r_read, i4 %R_addr_8" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 272 'store' 'store_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 7> <Delay = 1.35>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i32 %Q, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 273 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_10" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 274 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i32 %Q, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 275 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_11" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 276 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 10 <SV = 8> <Delay = 1.35>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i32 %Q, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 277 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_12" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 278 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i32 %Q, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 279 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_13" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 280 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 11 <SV = 9> <Delay = 1.35>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i32 %Q, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 281 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 %q_read, i6 %Q_addr_14" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 282 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i32 %Q, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 283 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_15" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 284 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 12 <SV = 10> <Delay = 1.35>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i32 %Q, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 285 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_16" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 286 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i32 %Q, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 287 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_17" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 288 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 13 <SV = 11> <Delay = 1.35>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i32 %Q, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 289 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_18" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 290 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i32 %Q, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 291 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_19" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 292 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 14 <SV = 12> <Delay = 1.35>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%Q_addr_20 = getelementptr i32 %Q, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 293 'getelementptr' 'Q_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_20" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 294 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%Q_addr_21 = getelementptr i32 %Q, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 295 'getelementptr' 'Q_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 %q_read, i6 %Q_addr_21" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 296 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 15 <SV = 13> <Delay = 1.35>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%Q_addr_22 = getelementptr i32 %Q, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 297 'getelementptr' 'Q_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_22" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 298 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%Q_addr_23 = getelementptr i32 %Q, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 299 'getelementptr' 'Q_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_23" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 300 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 16 <SV = 14> <Delay = 1.35>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%Q_addr_24 = getelementptr i32 %Q, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 301 'getelementptr' 'Q_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_24" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 302 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%Q_addr_25 = getelementptr i32 %Q, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 303 'getelementptr' 'Q_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_25" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 304 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 17 <SV = 15> <Delay = 1.35>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%Q_addr_26 = getelementptr i32 %Q, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 305 'getelementptr' 'Q_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_26" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 306 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%Q_addr_27 = getelementptr i32 %Q, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 307 'getelementptr' 'Q_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_27" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 308 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 18 <SV = 16> <Delay = 1.35>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%Q_addr_28 = getelementptr i32 %Q, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 309 'getelementptr' 'Q_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 %q_read, i6 %Q_addr_28" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 310 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%Q_addr_29 = getelementptr i32 %Q, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 311 'getelementptr' 'Q_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_29" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 312 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 19 <SV = 17> <Delay = 1.35>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%Q_addr_30 = getelementptr i32 %Q, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 313 'getelementptr' 'Q_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_30" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 314 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%Q_addr_31 = getelementptr i32 %Q, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 315 'getelementptr' 'Q_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_31" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 316 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%din_addr_45 = getelementptr i32 %din_s, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 317 'getelementptr' 'din_addr_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [2/2] (1.35ns)   --->   "%din_load_46 = load i11 %din_addr_45" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 318 'load' 'din_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%x_hat_addr_3 = getelementptr i32 %x_hat, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 319 'getelementptr' 'x_hat_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.79ns)   --->   "%store_ln64 = store i32 0, i3 %x_hat_addr_3" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 320 'store' 'store_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%x_hat_addr_4 = getelementptr i32 %x_hat, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 321 'getelementptr' 'x_hat_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.79ns)   --->   "%store_ln64 = store i32 0, i3 %x_hat_addr_4" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 322 'store' 'store_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 20 <SV = 18> <Delay = 2.14>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%Q_addr_32 = getelementptr i32 %Q, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 323 'getelementptr' 'Q_addr_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_32" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 324 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%Q_addr_33 = getelementptr i32 %Q, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 325 'getelementptr' 'Q_addr_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_33" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 326 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 327 'getelementptr' 'x_hat_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 328 [1/2] (1.35ns)   --->   "%din_load_46 = load i11 %din_addr_45" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 328 'load' 'din_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_20 : Operation 329 [1/1] (0.79ns)   --->   "%store_ln64 = store i32 %din_load_46, i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 329 'store' 'store_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i32 %din_s, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 330 'getelementptr' 'din_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 331 [2/2] (1.35ns)   --->   "%din_load_1 = load i11 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 331 'load' 'din_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%din_addr_2 = getelementptr i32 %din_s, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 332 'getelementptr' 'din_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [2/2] (1.35ns)   --->   "%din_load_2 = load i11 %din_addr_2" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 333 'load' 'din_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%x_hat_addr_5 = getelementptr i32 %x_hat, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 334 'getelementptr' 'x_hat_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.79ns)   --->   "%store_ln64 = store i32 0, i3 %x_hat_addr_5" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 335 'store' 'store_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 21 <SV = 19> <Delay = 2.14>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%Q_addr_34 = getelementptr i32 %Q, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 336 'getelementptr' 'Q_addr_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %Q_addr_34" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 337 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%Q_addr_35 = getelementptr i32 %Q, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 338 'getelementptr' 'Q_addr_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 %q_read, i6 %Q_addr_35" [../../src/hls_src/KF_kernel.cpp:50]   --->   Operation 339 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 340 'getelementptr' 'x_hat_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/2] (1.35ns)   --->   "%din_load_1 = load i11 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 341 'load' 'din_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_21 : Operation 342 [1/1] (0.79ns)   --->   "%store_ln64 = store i32 %din_load_1, i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 342 'store' 'store_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%x_hat_addr_2 = getelementptr i32 %x_hat, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 343 'getelementptr' 'x_hat_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/2] (1.35ns)   --->   "%din_load_2 = load i11 %din_addr_2" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 344 'load' 'din_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_21 : Operation 345 [1/1] (0.79ns)   --->   "%store_ln64 = store i32 %din_load_2, i3 %x_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:64]   --->   Operation 345 'store' 'store_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 346 [1/1] (0.48ns)   --->   "%br_ln65 = br void %memset.loop" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 346 'br' 'br_ln65' <Predicate = true> <Delay = 0.48>

State 22 <SV = 20> <Delay = 2.22>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_47, void %memset.loop.split"   --->   Operation 347 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.88ns)   --->   "%empty_47 = add i6 %empty, i6 1"   --->   Operation 348 'add' 'empty_47' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 349 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (0.87ns)   --->   "%exitcond17938 = icmp_eq  i6 %empty, i6 35"   --->   Operation 350 'icmp' 'exitcond17938' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35"   --->   Operation 351 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond17938, void %memset.loop.split, void %split"   --->   Operation 352 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty"   --->   Operation 353 'zext' 'p_cast' <Predicate = (!exitcond17938)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%P_hat_addr_6 = getelementptr i32 %P_hat, i64 0, i64 %p_cast"   --->   Operation 354 'getelementptr' 'P_hat_addr_6' <Predicate = (!exitcond17938)> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i6 %P_hat_addr_6"   --->   Operation 355 'store' 'store_ln0' <Predicate = (!exitcond17938)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 356 'br' 'br_ln0' <Predicate = (!exitcond17938)> <Delay = 0.00>

State 23 <SV = 21> <Delay = 1.35>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 357 'getelementptr' 'P_hat_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 1, i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 358 'store' 'store_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 359 'getelementptr' 'P_hat_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 1, i6 %P_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 360 'store' 'store_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 24 <SV = 22> <Delay = 1.35>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%P_hat_addr_2 = getelementptr i32 %P_hat, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 361 'getelementptr' 'P_hat_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 1, i6 %P_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 362 'store' 'store_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%P_hat_addr_3 = getelementptr i32 %P_hat, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 363 'getelementptr' 'P_hat_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 1, i6 %P_hat_addr_3" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 364 'store' 'store_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 25 <SV = 23> <Delay = 1.35>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%P_hat_addr_4 = getelementptr i32 %P_hat, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 365 'getelementptr' 'P_hat_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 1, i6 %P_hat_addr_4" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 366 'store' 'store_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%P_hat_addr_5 = getelementptr i32 %P_hat, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 367 'getelementptr' 'P_hat_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 1, i6 %P_hat_addr_5" [../../src/hls_src/KF_kernel.cpp:65]   --->   Operation 368 'store' 'store_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_25 : Operation 369 [1/1] (0.48ns)   --->   "%br_ln76 = br void" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 369 'br' 'br_ln76' <Predicate = true> <Delay = 0.48>

State 26 <SV = 24> <Delay = 0.79>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln76, void %.split36, i3 0, void %split" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 370 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.74ns)   --->   "%add_ln76 = add i3 %i_1, i3 1" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 371 'add' 'add_ln76' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 372 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (0.69ns)   --->   "%icmp_ln76 = icmp_eq  i3 %i_1, i3 6" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 373 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split36, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 375 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %i_1" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 376 'zext' 'i_1_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%x_hat_addr_6 = getelementptr i32 %x_hat, i64 0, i64 %i_1_cast" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 377 'getelementptr' 'x_hat_addr_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_26 : Operation 378 [2/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr_6" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 378 'load' 'x_hat_load' <Predicate = (!icmp_ln76)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 27 <SV = 25> <Delay = 2.14>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 379 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_27 : Operation 380 [1/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr_6" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 380 'load' 'x_hat_load' <Predicate = (!icmp_ln76)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i32 %dout_s, i64 0, i64 %i_1_cast" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 381 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %x_hat_load, i11 %dout_addr" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 382 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 28 <SV = 25> <Delay = 0.48>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 384 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 385 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 386 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 387 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 388 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 389 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i32 %P, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 390 'getelementptr' 'P_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%P_hat_addr_7 = getelementptr i32 %P_hat, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 391 'getelementptr' 'P_hat_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%P_addr_1 = getelementptr i32 %P, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 392 'getelementptr' 'P_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%P_hat_addr_8 = getelementptr i32 %P_hat, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 393 'getelementptr' 'P_hat_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%P_addr_2 = getelementptr i32 %P, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 394 'getelementptr' 'P_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%P_hat_addr_9 = getelementptr i32 %P_hat, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 395 'getelementptr' 'P_hat_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%P_addr_3 = getelementptr i32 %P, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 396 'getelementptr' 'P_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%P_hat_addr_10 = getelementptr i32 %P_hat, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 397 'getelementptr' 'P_hat_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%P_addr_4 = getelementptr i32 %P, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 398 'getelementptr' 'P_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%P_hat_addr_11 = getelementptr i32 %P_hat, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 399 'getelementptr' 'P_hat_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%P_addr_5 = getelementptr i32 %P, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 400 'getelementptr' 'P_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%P_hat_addr_12 = getelementptr i32 %P_hat, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 401 'getelementptr' 'P_hat_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "%P_addr_6 = getelementptr i32 %P, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 402 'getelementptr' 'P_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%P_addr_7 = getelementptr i32 %P, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 403 'getelementptr' 'P_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%P_hat_addr_13 = getelementptr i32 %P_hat, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 404 'getelementptr' 'P_hat_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%P_addr_8 = getelementptr i32 %P, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 405 'getelementptr' 'P_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%P_hat_addr_14 = getelementptr i32 %P_hat, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 406 'getelementptr' 'P_hat_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (0.00ns)   --->   "%P_addr_9 = getelementptr i32 %P, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 407 'getelementptr' 'P_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%P_hat_addr_15 = getelementptr i32 %P_hat, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 408 'getelementptr' 'P_hat_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%P_addr_10 = getelementptr i32 %P, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 409 'getelementptr' 'P_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 410 [1/1] (0.00ns)   --->   "%P_hat_addr_16 = getelementptr i32 %P_hat, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 410 'getelementptr' 'P_hat_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%P_addr_11 = getelementptr i32 %P, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 411 'getelementptr' 'P_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 412 [1/1] (0.00ns)   --->   "%P_hat_addr_17 = getelementptr i32 %P_hat, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 412 'getelementptr' 'P_hat_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 413 [1/1] (0.00ns)   --->   "%P_addr_12 = getelementptr i32 %P, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 413 'getelementptr' 'P_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%P_hat_addr_18 = getelementptr i32 %P_hat, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 414 'getelementptr' 'P_hat_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%P_addr_13 = getelementptr i32 %P, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 415 'getelementptr' 'P_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%P_addr_14 = getelementptr i32 %P, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 416 'getelementptr' 'P_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%P_hat_addr_19 = getelementptr i32 %P_hat, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 417 'getelementptr' 'P_hat_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%P_addr_15 = getelementptr i32 %P, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 418 'getelementptr' 'P_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%P_hat_addr_20 = getelementptr i32 %P_hat, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 419 'getelementptr' 'P_hat_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%P_addr_16 = getelementptr i32 %P, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 420 'getelementptr' 'P_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%P_hat_addr_21 = getelementptr i32 %P_hat, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 421 'getelementptr' 'P_hat_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "%P_addr_17 = getelementptr i32 %P, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 422 'getelementptr' 'P_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "%P_hat_addr_22 = getelementptr i32 %P_hat, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 423 'getelementptr' 'P_hat_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "%P_addr_18 = getelementptr i32 %P, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 424 'getelementptr' 'P_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 425 [1/1] (0.00ns)   --->   "%P_hat_addr_23 = getelementptr i32 %P_hat, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 425 'getelementptr' 'P_hat_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 426 [1/1] (0.00ns)   --->   "%P_addr_19 = getelementptr i32 %P, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 426 'getelementptr' 'P_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 427 [1/1] (0.00ns)   --->   "%P_hat_addr_24 = getelementptr i32 %P_hat, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 427 'getelementptr' 'P_hat_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%P_addr_20 = getelementptr i32 %P, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 428 'getelementptr' 'P_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%P_addr_21 = getelementptr i32 %P, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 429 'getelementptr' 'P_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%P_hat_addr_25 = getelementptr i32 %P_hat, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 430 'getelementptr' 'P_hat_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%P_addr_22 = getelementptr i32 %P, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 431 'getelementptr' 'P_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%P_hat_addr_26 = getelementptr i32 %P_hat, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 432 'getelementptr' 'P_hat_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%P_addr_23 = getelementptr i32 %P, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 433 'getelementptr' 'P_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%P_hat_addr_27 = getelementptr i32 %P_hat, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 434 'getelementptr' 'P_hat_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%P_addr_24 = getelementptr i32 %P, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 435 'getelementptr' 'P_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%P_hat_addr_28 = getelementptr i32 %P_hat, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 436 'getelementptr' 'P_hat_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 437 [1/1] (0.00ns)   --->   "%P_addr_25 = getelementptr i32 %P, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 437 'getelementptr' 'P_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%P_hat_addr_29 = getelementptr i32 %P_hat, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 438 'getelementptr' 'P_hat_addr_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%P_addr_26 = getelementptr i32 %P, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 439 'getelementptr' 'P_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%P_hat_addr_30 = getelementptr i32 %P_hat, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 440 'getelementptr' 'P_hat_addr_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [1/1] (0.00ns)   --->   "%P_addr_27 = getelementptr i32 %P, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 441 'getelementptr' 'P_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%P_addr_28 = getelementptr i32 %P, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 442 'getelementptr' 'P_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%P_hat_addr_31 = getelementptr i32 %P_hat, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 443 'getelementptr' 'P_hat_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (0.00ns)   --->   "%P_addr_29 = getelementptr i32 %P, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 444 'getelementptr' 'P_addr_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%P_hat_addr_32 = getelementptr i32 %P_hat, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 445 'getelementptr' 'P_hat_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%P_addr_30 = getelementptr i32 %P, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 446 'getelementptr' 'P_addr_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%P_hat_addr_33 = getelementptr i32 %P_hat, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 447 'getelementptr' 'P_hat_addr_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (0.00ns)   --->   "%P_addr_31 = getelementptr i32 %P, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 448 'getelementptr' 'P_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%P_hat_addr_34 = getelementptr i32 %P_hat, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 449 'getelementptr' 'P_hat_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (0.00ns)   --->   "%P_addr_32 = getelementptr i32 %P, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 450 'getelementptr' 'P_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 451 [1/1] (0.00ns)   --->   "%P_hat_addr_35 = getelementptr i32 %P_hat, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 451 'getelementptr' 'P_hat_addr_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%P_addr_33 = getelementptr i32 %P, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 452 'getelementptr' 'P_addr_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%P_hat_addr_36 = getelementptr i32 %P_hat, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 453 'getelementptr' 'P_hat_addr_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%P_addr_34 = getelementptr i32 %P, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 454 'getelementptr' 'P_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 455 [1/1] (0.00ns)   --->   "%P_addr_35 = getelementptr i32 %P, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 455 'getelementptr' 'P_addr_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 456 'getelementptr' 'tmp_mat_2_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 6" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 457 'getelementptr' 'tmp_mat_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 12" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 458 'getelementptr' 'tmp_mat_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 18" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 459 'getelementptr' 'tmp_mat_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_4 = getelementptr i32 %tmp_mat_2, i64 0, i64 24" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 460 'getelementptr' 'tmp_mat_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_5 = getelementptr i32 %tmp_mat_2, i64 0, i64 30" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 461 'getelementptr' 'tmp_mat_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_6 = getelementptr i32 %tmp_mat_2, i64 0, i64 1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 462 'getelementptr' 'tmp_mat_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_7 = getelementptr i32 %tmp_mat_2, i64 0, i64 7" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 463 'getelementptr' 'tmp_mat_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_8 = getelementptr i32 %tmp_mat_2, i64 0, i64 13" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 464 'getelementptr' 'tmp_mat_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_9 = getelementptr i32 %tmp_mat_2, i64 0, i64 19" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 465 'getelementptr' 'tmp_mat_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_10 = getelementptr i32 %tmp_mat_2, i64 0, i64 25" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 466 'getelementptr' 'tmp_mat_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_11 = getelementptr i32 %tmp_mat_2, i64 0, i64 31" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 467 'getelementptr' 'tmp_mat_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_12 = getelementptr i32 %tmp_mat_2, i64 0, i64 2" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 468 'getelementptr' 'tmp_mat_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_13 = getelementptr i32 %tmp_mat_2, i64 0, i64 8" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 469 'getelementptr' 'tmp_mat_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_14 = getelementptr i32 %tmp_mat_2, i64 0, i64 14" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 470 'getelementptr' 'tmp_mat_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_15 = getelementptr i32 %tmp_mat_2, i64 0, i64 20" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 471 'getelementptr' 'tmp_mat_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_16 = getelementptr i32 %tmp_mat_2, i64 0, i64 26" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 472 'getelementptr' 'tmp_mat_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_17 = getelementptr i32 %tmp_mat_2, i64 0, i64 32" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 473 'getelementptr' 'tmp_mat_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_18 = getelementptr i32 %tmp_mat_2, i64 0, i64 3" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 474 'getelementptr' 'tmp_mat_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_19 = getelementptr i32 %tmp_mat_2, i64 0, i64 9" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 475 'getelementptr' 'tmp_mat_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_20 = getelementptr i32 %tmp_mat_2, i64 0, i64 15" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 476 'getelementptr' 'tmp_mat_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_21 = getelementptr i32 %tmp_mat_2, i64 0, i64 21" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 477 'getelementptr' 'tmp_mat_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_22 = getelementptr i32 %tmp_mat_2, i64 0, i64 27" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 478 'getelementptr' 'tmp_mat_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_23 = getelementptr i32 %tmp_mat_2, i64 0, i64 33" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 479 'getelementptr' 'tmp_mat_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_24 = getelementptr i32 %tmp_mat_2, i64 0, i64 4" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 480 'getelementptr' 'tmp_mat_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_25 = getelementptr i32 %tmp_mat_2, i64 0, i64 10" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 481 'getelementptr' 'tmp_mat_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_26 = getelementptr i32 %tmp_mat_2, i64 0, i64 16" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 482 'getelementptr' 'tmp_mat_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_27 = getelementptr i32 %tmp_mat_2, i64 0, i64 22" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 483 'getelementptr' 'tmp_mat_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_28 = getelementptr i32 %tmp_mat_2, i64 0, i64 28" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 484 'getelementptr' 'tmp_mat_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_29 = getelementptr i32 %tmp_mat_2, i64 0, i64 34" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 485 'getelementptr' 'tmp_mat_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_30 = getelementptr i32 %tmp_mat_2, i64 0, i64 5" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 486 'getelementptr' 'tmp_mat_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_31 = getelementptr i32 %tmp_mat_2, i64 0, i64 11" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 487 'getelementptr' 'tmp_mat_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_32 = getelementptr i32 %tmp_mat_2, i64 0, i64 17" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 488 'getelementptr' 'tmp_mat_2_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_33 = getelementptr i32 %tmp_mat_2, i64 0, i64 23" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 489 'getelementptr' 'tmp_mat_2_addr_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_34 = getelementptr i32 %tmp_mat_2, i64 0, i64 29" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 490 'getelementptr' 'tmp_mat_2_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_35 = getelementptr i32 %tmp_mat_2, i64 0, i64 35" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 491 'getelementptr' 'tmp_mat_2_addr_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 492 'getelementptr' 'x_minus_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 493 'getelementptr' 'x_plus_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 494 'getelementptr' 'x_minus_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 495 'getelementptr' 'x_plus_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 496 'getelementptr' 'x_minus_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 497 'getelementptr' 'x_plus_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%x_minus_addr_3 = getelementptr i32 %x_minus, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 498 'getelementptr' 'x_minus_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "%x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 499 'getelementptr' 'x_plus_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%x_minus_addr_4 = getelementptr i32 %x_minus, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 500 'getelementptr' 'x_minus_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%x_plus_addr_4 = getelementptr i32 %x_plus, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 501 'getelementptr' 'x_plus_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%x_minus_addr_5 = getelementptr i32 %x_minus, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 502 'getelementptr' 'x_minus_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (0.00ns)   --->   "%x_plus_addr_5 = getelementptr i32 %x_plus, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 503 'getelementptr' 'x_plus_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 504 'getelementptr' 'P_minus_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 505 'getelementptr' 'P_plus_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns)   --->   "%P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 506 'getelementptr' 'P_minus_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 507 [1/1] (0.00ns)   --->   "%P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 507 'getelementptr' 'P_plus_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%P_minus_addr_2 = getelementptr i32 %P_minus, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 508 'getelementptr' 'P_minus_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 509 [1/1] (0.00ns)   --->   "%P_plus_addr_2 = getelementptr i32 %P_plus, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 509 'getelementptr' 'P_plus_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%P_minus_addr_3 = getelementptr i32 %P_minus, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 510 'getelementptr' 'P_minus_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%P_plus_addr_3 = getelementptr i32 %P_plus, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 511 'getelementptr' 'P_plus_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%P_minus_addr_4 = getelementptr i32 %P_minus, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 512 'getelementptr' 'P_minus_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%P_plus_addr_4 = getelementptr i32 %P_plus, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 513 'getelementptr' 'P_plus_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%P_minus_addr_5 = getelementptr i32 %P_minus, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 514 'getelementptr' 'P_minus_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 515 [1/1] (0.00ns)   --->   "%P_plus_addr_5 = getelementptr i32 %P_plus, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 515 'getelementptr' 'P_plus_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%P_minus_addr_6 = getelementptr i32 %P_minus, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 516 'getelementptr' 'P_minus_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%P_plus_addr_6 = getelementptr i32 %P_plus, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 517 'getelementptr' 'P_plus_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%P_minus_addr_7 = getelementptr i32 %P_minus, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 518 'getelementptr' 'P_minus_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%P_plus_addr_7 = getelementptr i32 %P_plus, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 519 'getelementptr' 'P_plus_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%P_minus_addr_8 = getelementptr i32 %P_minus, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 520 'getelementptr' 'P_minus_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%P_plus_addr_8 = getelementptr i32 %P_plus, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 521 'getelementptr' 'P_plus_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "%P_minus_addr_9 = getelementptr i32 %P_minus, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 522 'getelementptr' 'P_minus_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%P_plus_addr_9 = getelementptr i32 %P_plus, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 523 'getelementptr' 'P_plus_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 524 [1/1] (0.00ns)   --->   "%P_minus_addr_10 = getelementptr i32 %P_minus, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 524 'getelementptr' 'P_minus_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%P_plus_addr_10 = getelementptr i32 %P_plus, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 525 'getelementptr' 'P_plus_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 526 [1/1] (0.00ns)   --->   "%P_minus_addr_11 = getelementptr i32 %P_minus, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 526 'getelementptr' 'P_minus_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 527 [1/1] (0.00ns)   --->   "%P_plus_addr_11 = getelementptr i32 %P_plus, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 527 'getelementptr' 'P_plus_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 528 [1/1] (0.00ns)   --->   "%P_minus_addr_12 = getelementptr i32 %P_minus, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 528 'getelementptr' 'P_minus_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 529 [1/1] (0.00ns)   --->   "%P_plus_addr_12 = getelementptr i32 %P_plus, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 529 'getelementptr' 'P_plus_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 530 [1/1] (0.00ns)   --->   "%P_minus_addr_13 = getelementptr i32 %P_minus, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 530 'getelementptr' 'P_minus_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%P_plus_addr_13 = getelementptr i32 %P_plus, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 531 'getelementptr' 'P_plus_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%P_minus_addr_14 = getelementptr i32 %P_minus, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 532 'getelementptr' 'P_minus_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%P_plus_addr_14 = getelementptr i32 %P_plus, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 533 'getelementptr' 'P_plus_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (0.00ns)   --->   "%P_minus_addr_15 = getelementptr i32 %P_minus, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 534 'getelementptr' 'P_minus_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "%P_plus_addr_15 = getelementptr i32 %P_plus, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 535 'getelementptr' 'P_plus_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 536 [1/1] (0.00ns)   --->   "%P_minus_addr_16 = getelementptr i32 %P_minus, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 536 'getelementptr' 'P_minus_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%P_plus_addr_16 = getelementptr i32 %P_plus, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 537 'getelementptr' 'P_plus_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 538 [1/1] (0.00ns)   --->   "%P_minus_addr_17 = getelementptr i32 %P_minus, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 538 'getelementptr' 'P_minus_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%P_plus_addr_17 = getelementptr i32 %P_plus, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 539 'getelementptr' 'P_plus_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (0.00ns)   --->   "%P_minus_addr_18 = getelementptr i32 %P_minus, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 540 'getelementptr' 'P_minus_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "%P_plus_addr_18 = getelementptr i32 %P_plus, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 541 'getelementptr' 'P_plus_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "%P_minus_addr_19 = getelementptr i32 %P_minus, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 542 'getelementptr' 'P_minus_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 543 [1/1] (0.00ns)   --->   "%P_plus_addr_19 = getelementptr i32 %P_plus, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 543 'getelementptr' 'P_plus_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%P_minus_addr_20 = getelementptr i32 %P_minus, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 544 'getelementptr' 'P_minus_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%P_plus_addr_20 = getelementptr i32 %P_plus, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 545 'getelementptr' 'P_plus_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 546 [1/1] (0.00ns)   --->   "%P_minus_addr_21 = getelementptr i32 %P_minus, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 546 'getelementptr' 'P_minus_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 547 [1/1] (0.00ns)   --->   "%P_plus_addr_21 = getelementptr i32 %P_plus, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 547 'getelementptr' 'P_plus_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 548 [1/1] (0.00ns)   --->   "%P_minus_addr_22 = getelementptr i32 %P_minus, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 548 'getelementptr' 'P_minus_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 549 [1/1] (0.00ns)   --->   "%P_plus_addr_22 = getelementptr i32 %P_plus, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 549 'getelementptr' 'P_plus_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 550 [1/1] (0.00ns)   --->   "%P_minus_addr_23 = getelementptr i32 %P_minus, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 550 'getelementptr' 'P_minus_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 551 [1/1] (0.00ns)   --->   "%P_plus_addr_23 = getelementptr i32 %P_plus, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 551 'getelementptr' 'P_plus_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 552 [1/1] (0.00ns)   --->   "%P_minus_addr_24 = getelementptr i32 %P_minus, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 552 'getelementptr' 'P_minus_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 553 [1/1] (0.00ns)   --->   "%P_plus_addr_24 = getelementptr i32 %P_plus, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 553 'getelementptr' 'P_plus_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%P_minus_addr_25 = getelementptr i32 %P_minus, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 554 'getelementptr' 'P_minus_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.00ns)   --->   "%P_plus_addr_25 = getelementptr i32 %P_plus, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 555 'getelementptr' 'P_plus_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 556 [1/1] (0.00ns)   --->   "%P_minus_addr_26 = getelementptr i32 %P_minus, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 556 'getelementptr' 'P_minus_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 557 [1/1] (0.00ns)   --->   "%P_plus_addr_26 = getelementptr i32 %P_plus, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 557 'getelementptr' 'P_plus_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 558 [1/1] (0.00ns)   --->   "%P_minus_addr_27 = getelementptr i32 %P_minus, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 558 'getelementptr' 'P_minus_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 559 [1/1] (0.00ns)   --->   "%P_plus_addr_27 = getelementptr i32 %P_plus, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 559 'getelementptr' 'P_plus_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 560 [1/1] (0.00ns)   --->   "%P_minus_addr_28 = getelementptr i32 %P_minus, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 560 'getelementptr' 'P_minus_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 561 [1/1] (0.00ns)   --->   "%P_plus_addr_28 = getelementptr i32 %P_plus, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 561 'getelementptr' 'P_plus_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 562 [1/1] (0.00ns)   --->   "%P_minus_addr_29 = getelementptr i32 %P_minus, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 562 'getelementptr' 'P_minus_addr_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 563 [1/1] (0.00ns)   --->   "%P_plus_addr_29 = getelementptr i32 %P_plus, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 563 'getelementptr' 'P_plus_addr_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%P_minus_addr_30 = getelementptr i32 %P_minus, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 564 'getelementptr' 'P_minus_addr_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%P_plus_addr_30 = getelementptr i32 %P_plus, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 565 'getelementptr' 'P_plus_addr_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "%P_minus_addr_31 = getelementptr i32 %P_minus, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 566 'getelementptr' 'P_minus_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (0.00ns)   --->   "%P_plus_addr_31 = getelementptr i32 %P_plus, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 567 'getelementptr' 'P_plus_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 568 [1/1] (0.00ns)   --->   "%P_minus_addr_32 = getelementptr i32 %P_minus, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 568 'getelementptr' 'P_minus_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%P_plus_addr_32 = getelementptr i32 %P_plus, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 569 'getelementptr' 'P_plus_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (0.00ns)   --->   "%P_minus_addr_33 = getelementptr i32 %P_minus, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 570 'getelementptr' 'P_minus_addr_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (0.00ns)   --->   "%P_plus_addr_33 = getelementptr i32 %P_plus, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 571 'getelementptr' 'P_plus_addr_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%P_minus_addr_34 = getelementptr i32 %P_minus, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 572 'getelementptr' 'P_minus_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (0.00ns)   --->   "%P_plus_addr_34 = getelementptr i32 %P_plus, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 573 'getelementptr' 'P_plus_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%P_minus_addr_35 = getelementptr i32 %P_minus, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 574 'getelementptr' 'P_minus_addr_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "%P_plus_addr_35 = getelementptr i32 %P_plus, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 575 'getelementptr' 'P_plus_addr_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 0" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 576 'getelementptr' 'tmp_mat_3_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 577 'getelementptr' 'tmp_mat_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 578 'getelementptr' 'tmp_mat_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr_1 = getelementptr i32 %mat_out_assign_2, i64 0, i64 0"   --->   Operation 579 'getelementptr' 'mat_out_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 0"   --->   Operation 580 'getelementptr' 'S_inv_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [1/1] (0.00ns)   --->   "%S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 1" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 581 'getelementptr' 'S_inv_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%S_inv_addr_3 = getelementptr i32 %S_inv, i64 0, i64 2" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 582 'getelementptr' 'S_inv_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr_2 = getelementptr i32 %mat_out_assign_2, i64 0, i64 4"   --->   Operation 583 'getelementptr' 'mat_out_assign_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%S_inv_addr_4 = getelementptr i32 %S_inv, i64 0, i64 4"   --->   Operation 584 'getelementptr' 'S_inv_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%S_inv_addr_5 = getelementptr i32 %S_inv, i64 0, i64 3" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 585 'getelementptr' 'S_inv_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%S_inv_addr_6 = getelementptr i32 %S_inv, i64 0, i64 5" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 586 'getelementptr' 'S_inv_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr_3 = getelementptr i32 %mat_out_assign_2, i64 0, i64 8"   --->   Operation 587 'getelementptr' 'mat_out_assign_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 588 [1/1] (0.00ns)   --->   "%S_inv_addr_2 = getelementptr i32 %S_inv, i64 0, i64 8"   --->   Operation 588 'getelementptr' 'S_inv_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%S_inv_addr_7 = getelementptr i32 %S_inv, i64 0, i64 6" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 589 'getelementptr' 'S_inv_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%S_inv_addr_8 = getelementptr i32 %S_inv, i64 0, i64 7" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 590 'getelementptr' 'S_inv_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 0" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 591 'getelementptr' 'tmp_mat_1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 592 'getelementptr' 'tmp_mat_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_2 = getelementptr i32 %tmp_mat_1, i64 0, i64 2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 593 'getelementptr' 'tmp_mat_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_3 = getelementptr i32 %tmp_mat_1, i64 0, i64 3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 594 'getelementptr' 'tmp_mat_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_4 = getelementptr i32 %tmp_mat_1, i64 0, i64 4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 595 'getelementptr' 'tmp_mat_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_5 = getelementptr i32 %tmp_mat_1, i64 0, i64 5" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 596 'getelementptr' 'tmp_mat_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_6 = getelementptr i32 %tmp_mat_1, i64 0, i64 6" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 597 'getelementptr' 'tmp_mat_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_7 = getelementptr i32 %tmp_mat_1, i64 0, i64 7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 598 'getelementptr' 'tmp_mat_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_8 = getelementptr i32 %tmp_mat_1, i64 0, i64 8" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 599 'getelementptr' 'tmp_mat_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_9 = getelementptr i32 %tmp_mat_1, i64 0, i64 9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 600 'getelementptr' 'tmp_mat_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_10 = getelementptr i32 %tmp_mat_1, i64 0, i64 10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 601 'getelementptr' 'tmp_mat_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_11 = getelementptr i32 %tmp_mat_1, i64 0, i64 11" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 602 'getelementptr' 'tmp_mat_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_12 = getelementptr i32 %tmp_mat_1, i64 0, i64 12" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 603 'getelementptr' 'tmp_mat_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_13 = getelementptr i32 %tmp_mat_1, i64 0, i64 13" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 604 'getelementptr' 'tmp_mat_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_14 = getelementptr i32 %tmp_mat_1, i64 0, i64 14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 605 'getelementptr' 'tmp_mat_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_15 = getelementptr i32 %tmp_mat_1, i64 0, i64 15" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 606 'getelementptr' 'tmp_mat_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_16 = getelementptr i32 %tmp_mat_1, i64 0, i64 16" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 607 'getelementptr' 'tmp_mat_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_17 = getelementptr i32 %tmp_mat_1, i64 0, i64 17" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 608 'getelementptr' 'tmp_mat_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_18 = getelementptr i32 %tmp_mat_1, i64 0, i64 18" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 609 'getelementptr' 'tmp_mat_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_19 = getelementptr i32 %tmp_mat_1, i64 0, i64 19" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 610 'getelementptr' 'tmp_mat_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_20 = getelementptr i32 %tmp_mat_1, i64 0, i64 20" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 611 'getelementptr' 'tmp_mat_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_21 = getelementptr i32 %tmp_mat_1, i64 0, i64 21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 612 'getelementptr' 'tmp_mat_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_22 = getelementptr i32 %tmp_mat_1, i64 0, i64 22" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 613 'getelementptr' 'tmp_mat_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_23 = getelementptr i32 %tmp_mat_1, i64 0, i64 23" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 614 'getelementptr' 'tmp_mat_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_24 = getelementptr i32 %tmp_mat_1, i64 0, i64 24" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 615 'getelementptr' 'tmp_mat_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_25 = getelementptr i32 %tmp_mat_1, i64 0, i64 25" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 616 'getelementptr' 'tmp_mat_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_26 = getelementptr i32 %tmp_mat_1, i64 0, i64 26" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 617 'getelementptr' 'tmp_mat_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_27 = getelementptr i32 %tmp_mat_1, i64 0, i64 27" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 618 'getelementptr' 'tmp_mat_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_28 = getelementptr i32 %tmp_mat_1, i64 0, i64 28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 619 'getelementptr' 'tmp_mat_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_29 = getelementptr i32 %tmp_mat_1, i64 0, i64 29" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 620 'getelementptr' 'tmp_mat_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_30 = getelementptr i32 %tmp_mat_1, i64 0, i64 30" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 621 'getelementptr' 'tmp_mat_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_31 = getelementptr i32 %tmp_mat_1, i64 0, i64 31" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 622 'getelementptr' 'tmp_mat_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_32 = getelementptr i32 %tmp_mat_1, i64 0, i64 32" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 623 'getelementptr' 'tmp_mat_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_33 = getelementptr i32 %tmp_mat_1, i64 0, i64 33" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 624 'getelementptr' 'tmp_mat_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_34 = getelementptr i32 %tmp_mat_1, i64 0, i64 34" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 625 'getelementptr' 'tmp_mat_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_35 = getelementptr i32 %tmp_mat_1, i64 0, i64 35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 626 'getelementptr' 'tmp_mat_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 627 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 627 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 29 <SV = 26> <Delay = 2.20>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%P_hat_load_35 = phi i32 %P_plus_load_35, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 628 'phi' 'P_hat_load_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (0.00ns)   --->   "%P_hat_load_28 = phi i32 %P_plus_load_28, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 629 'phi' 'P_hat_load_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 630 [1/1] (0.00ns)   --->   "%P_hat_load_21 = phi i32 %P_plus_load_21, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 630 'phi' 'P_hat_load_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 631 [1/1] (0.00ns)   --->   "%P_hat_load_14 = phi i32 %P_plus_load_14, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 631 'phi' 'P_hat_load_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%P_hat_load_7 = phi i32 %P_plus_load_7, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 632 'phi' 'P_hat_load_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (0.00ns)   --->   "%P_hat_load_0 = phi i32 %P_plus_load, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 633 'phi' 'P_hat_load_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%x_hat_load_1_5 = phi i32 %x_plus_load_5, void %matAdd<float, 6, 6>.exit, i32 0, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 634 'phi' 'x_hat_load_1_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%x_hat_load_1_4 = phi i32 %x_plus_load_4, void %matAdd<float, 6, 6>.exit, i32 0, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 635 'phi' 'x_hat_load_1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (0.00ns)   --->   "%x_hat_load_1_3 = phi i32 %x_plus_load_3, void %matAdd<float, 6, 6>.exit, i32 0, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 636 'phi' 'x_hat_load_1_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 637 [1/1] (0.00ns)   --->   "%x_hat_load_1_2 = phi i32 %x_plus_load_2, void %matAdd<float, 6, 6>.exit, i32 %din_load_2, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 637 'phi' 'x_hat_load_1_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%x_hat_load_1_1 = phi i32 %x_plus_load_1, void %matAdd<float, 6, 6>.exit, i32 %din_load_1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 638 'phi' 'x_hat_load_1_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [1/1] (0.00ns)   --->   "%x_hat_load_1_0 = phi i32 %x_plus_load, void %matAdd<float, 6, 6>.exit, i32 %din_load_46, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 639 'phi' 'x_hat_load_1_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 640 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %add_ln79, void %matAdd<float, 6, 6>.exit, i9 1, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 640 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%addr_in_ptr = phi i11 %indvars_iv_next170, void %matAdd<float, 6, 6>.exit, i11 0, void %.preheader5.preheader"   --->   Operation 641 'phi' 'addr_in_ptr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 642 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 643 [1/1] (0.85ns)   --->   "%icmp_ln79 = icmp_eq  i9 %i_2, i9 300" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 643 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 299, i64 299, i64 299"   --->   Operation 644 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split34, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 645 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [1/1] (0.79ns)   --->   "%store_ln101 = store i32 %x_hat_load_1_0, i3 %x_addr" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 646 'store' 'store_ln101' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 647 [1/1] (0.79ns)   --->   "%store_ln101 = store i32 %x_hat_load_1_1, i3 %x_addr_1" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 647 'store' 'store_ln101' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 648 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_0, i6 %P_addr" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 648 'store' 'store_ln102' <Predicate = (!icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 649 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_7, i6 %P_addr_7" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 649 'store' 'store_ln102' <Predicate = (!icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 650 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 650 'br' 'br_ln0' <Predicate = (icmp_ln79)> <Delay = 0.48>

State 30 <SV = 27> <Delay = 1.35>
ST_30 : Operation 651 [1/1] (0.79ns)   --->   "%store_ln101 = store i32 %x_hat_load_1_2, i3 %x_addr_2" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 651 'store' 'store_ln101' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 652 [1/1] (0.79ns)   --->   "%store_ln101 = store i32 %x_hat_load_1_3, i3 %x_addr_3" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 652 'store' 'store_ln101' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 653 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_14, i6 %P_addr_14" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 653 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 654 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_21, i6 %P_addr_21" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 654 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 31 <SV = 28> <Delay = 2.29>
ST_31 : Operation 655 [1/1] (0.94ns)   --->   "%add_ln99 = add i11 %addr_in_ptr, i11 3" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 655 'add' 'add_ln99' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i11 %add_ln99" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 656 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 657 [1/1] (0.00ns)   --->   "%din_addr_4 = getelementptr i32 %din_s, i64 0, i64 %zext_ln99" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 657 'getelementptr' 'din_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 658 [2/2] (1.35ns)   --->   "%u_0 = load i11 %din_addr_4" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 658 'load' 'u_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_31 : Operation 659 [1/1] (0.94ns)   --->   "%add_ln99_1 = add i11 %addr_in_ptr, i11 4" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 659 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i11 %add_ln99_1" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 660 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 661 [1/1] (0.00ns)   --->   "%din_addr_5 = getelementptr i32 %din_s, i64 0, i64 %zext_ln99_1" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 661 'getelementptr' 'din_addr_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 662 [2/2] (1.35ns)   --->   "%u_1 = load i11 %din_addr_5" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 662 'load' 'u_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_31 : Operation 663 [1/1] (0.94ns)   --->   "%add_ln99_2 = add i11 %addr_in_ptr, i11 5" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 663 'add' 'add_ln99_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i11 %add_ln99_2" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 664 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 665 [1/1] (0.00ns)   --->   "%din_addr_6 = getelementptr i32 %din_s, i64 0, i64 %zext_ln99_2" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 665 'getelementptr' 'din_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 666 [2/2] (1.35ns)   --->   "%u_2 = load i11 %din_addr_6" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 666 'load' 'u_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_31 : Operation 667 [1/1] (0.79ns)   --->   "%store_ln101 = store i32 %x_hat_load_1_4, i3 %x_addr_4" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 667 'store' 'store_ln101' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_31 : Operation 668 [1/1] (0.79ns)   --->   "%store_ln101 = store i32 %x_hat_load_1_5, i3 %x_addr_5" [../../src/hls_src/KF_kernel.cpp:101]   --->   Operation 668 'store' 'store_ln101' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_31 : Operation 669 [2/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr_7" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 669 'load' 'P_hat_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 670 [2/2] (1.35ns)   --->   "%P_hat_load_1 = load i6 %P_hat_addr_8" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 670 'load' 'P_hat_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 671 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_28, i6 %P_addr_28" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 671 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 672 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_35, i6 %P_addr_35" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 672 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 32 <SV = 29> <Delay = 2.70>
ST_32 : Operation 673 [1/2] (1.35ns)   --->   "%u_0 = load i11 %din_addr_4" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 673 'load' 'u_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_32 : Operation 674 [1/2] (1.35ns)   --->   "%u_1 = load i11 %din_addr_5" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 674 'load' 'u_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_32 : Operation 675 [1/2] (1.35ns)   --->   "%u_2 = load i11 %din_addr_6" [../../src/hls_src/KF_kernel.cpp:99]   --->   Operation 675 'load' 'u_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_32 : Operation 676 [1/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr_7" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 676 'load' 'P_hat_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 677 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load, i6 %P_addr_1" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 677 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 678 [1/2] (1.35ns)   --->   "%P_hat_load_1 = load i6 %P_hat_addr_8" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 678 'load' 'P_hat_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 679 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_1, i6 %P_addr_2" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 679 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 680 [2/2] (1.35ns)   --->   "%P_hat_load_2 = load i6 %P_hat_addr_9" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 680 'load' 'P_hat_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 681 [2/2] (1.35ns)   --->   "%P_hat_load_3 = load i6 %P_hat_addr_10" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 681 'load' 'P_hat_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 682 [2/2] (0.00ns)   --->   "%call_ln107 = call void @matMultiply<float, 6, 6, 6>.7, i32 %x, i32 %tmp_mat_1, i32 %A" [../../src/hls_src/KF_kernel.cpp:107]   --->   Operation 682 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 683 [2/2] (0.48ns)   --->   "%call_ln108 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0, i32 %u_1, i32 %u_2, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:108]   --->   Operation 683 'call' 'call_ln108' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 30> <Delay = 2.70>
ST_33 : Operation 684 [1/2] (1.35ns)   --->   "%P_hat_load_2 = load i6 %P_hat_addr_9" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 684 'load' 'P_hat_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 685 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_2, i6 %P_addr_3" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 685 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 686 [1/2] (1.35ns)   --->   "%P_hat_load_3 = load i6 %P_hat_addr_10" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 686 'load' 'P_hat_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 687 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_3, i6 %P_addr_4" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 687 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 688 [2/2] (1.35ns)   --->   "%P_hat_load_4 = load i6 %P_hat_addr_11" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 688 'load' 'P_hat_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 689 [2/2] (1.35ns)   --->   "%P_hat_load_5 = load i6 %P_hat_addr_12" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 689 'load' 'P_hat_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 690 [1/2] (0.00ns)   --->   "%call_ln107 = call void @matMultiply<float, 6, 6, 6>.7, i32 %x, i32 %tmp_mat_1, i32 %A" [../../src/hls_src/KF_kernel.cpp:107]   --->   Operation 690 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 691 [1/2] (0.00ns)   --->   "%call_ln108 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0, i32 %u_1, i32 %u_2, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:108]   --->   Operation 691 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 31> <Delay = 2.70>
ST_34 : Operation 692 [1/2] (1.35ns)   --->   "%P_hat_load_4 = load i6 %P_hat_addr_11" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 692 'load' 'P_hat_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 693 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_4, i6 %P_addr_5" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 693 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 694 [1/2] (1.35ns)   --->   "%P_hat_load_5 = load i6 %P_hat_addr_12" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 694 'load' 'P_hat_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 695 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_5, i6 %P_addr_6" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 695 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 696 [2/2] (1.35ns)   --->   "%P_hat_load_6 = load i6 %P_hat_addr_13" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 696 'load' 'P_hat_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 697 [2/2] (1.35ns)   --->   "%P_hat_load_8 = load i6 %P_hat_addr_14" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 697 'load' 'P_hat_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 35 <SV = 32> <Delay = 2.70>
ST_35 : Operation 698 [1/2] (1.35ns)   --->   "%P_hat_load_6 = load i6 %P_hat_addr_13" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 698 'load' 'P_hat_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 699 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_6, i6 %P_addr_8" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 699 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 700 [1/2] (1.35ns)   --->   "%P_hat_load_8 = load i6 %P_hat_addr_14" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 700 'load' 'P_hat_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 701 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_8, i6 %P_addr_9" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 701 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 702 [2/2] (1.35ns)   --->   "%P_hat_load_9 = load i6 %P_hat_addr_15" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 702 'load' 'P_hat_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 703 [2/2] (1.35ns)   --->   "%P_hat_load_10 = load i6 %P_hat_addr_16" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 703 'load' 'P_hat_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 36 <SV = 33> <Delay = 2.70>
ST_36 : Operation 704 [1/2] (1.35ns)   --->   "%P_hat_load_9 = load i6 %P_hat_addr_15" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 704 'load' 'P_hat_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 705 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_9, i6 %P_addr_10" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 705 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 706 [1/2] (1.35ns)   --->   "%P_hat_load_10 = load i6 %P_hat_addr_16" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 706 'load' 'P_hat_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 707 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_10, i6 %P_addr_11" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 707 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 708 [2/2] (1.35ns)   --->   "%P_hat_load_11 = load i6 %P_hat_addr_17" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 708 'load' 'P_hat_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 709 [2/2] (1.35ns)   --->   "%P_hat_load_12 = load i6 %P_hat_addr_18" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 709 'load' 'P_hat_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 37 <SV = 34> <Delay = 2.70>
ST_37 : Operation 710 [1/2] (1.35ns)   --->   "%P_hat_load_11 = load i6 %P_hat_addr_17" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 710 'load' 'P_hat_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 711 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_11, i6 %P_addr_12" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 711 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 712 [1/2] (1.35ns)   --->   "%P_hat_load_12 = load i6 %P_hat_addr_18" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 712 'load' 'P_hat_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 713 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_12, i6 %P_addr_13" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 713 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 714 [2/2] (1.35ns)   --->   "%P_hat_load_13 = load i6 %P_hat_addr_19" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 714 'load' 'P_hat_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 715 [2/2] (1.35ns)   --->   "%P_hat_load_15 = load i6 %P_hat_addr_20" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 715 'load' 'P_hat_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 38 <SV = 35> <Delay = 2.70>
ST_38 : Operation 716 [1/2] (1.35ns)   --->   "%P_hat_load_13 = load i6 %P_hat_addr_19" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 716 'load' 'P_hat_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 717 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_13, i6 %P_addr_15" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 717 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 718 [1/2] (1.35ns)   --->   "%P_hat_load_15 = load i6 %P_hat_addr_20" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 718 'load' 'P_hat_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 719 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_15, i6 %P_addr_16" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 719 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 720 [2/2] (1.35ns)   --->   "%P_hat_load_16 = load i6 %P_hat_addr_21" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 720 'load' 'P_hat_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 721 [2/2] (1.35ns)   --->   "%P_hat_load_17 = load i6 %P_hat_addr_22" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 721 'load' 'P_hat_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 39 <SV = 36> <Delay = 2.70>
ST_39 : Operation 722 [1/2] (1.35ns)   --->   "%P_hat_load_16 = load i6 %P_hat_addr_21" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 722 'load' 'P_hat_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 723 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_16, i6 %P_addr_17" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 723 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 724 [1/2] (1.35ns)   --->   "%P_hat_load_17 = load i6 %P_hat_addr_22" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 724 'load' 'P_hat_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 725 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_17, i6 %P_addr_18" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 725 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 726 [2/2] (1.35ns)   --->   "%P_hat_load_18 = load i6 %P_hat_addr_23" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 726 'load' 'P_hat_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 727 [2/2] (1.35ns)   --->   "%P_hat_load_19 = load i6 %P_hat_addr_24" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 727 'load' 'P_hat_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 40 <SV = 37> <Delay = 2.70>
ST_40 : Operation 728 [1/2] (1.35ns)   --->   "%P_hat_load_18 = load i6 %P_hat_addr_23" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 728 'load' 'P_hat_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 729 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_18, i6 %P_addr_19" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 729 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 730 [1/2] (1.35ns)   --->   "%P_hat_load_19 = load i6 %P_hat_addr_24" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 730 'load' 'P_hat_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 731 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_19, i6 %P_addr_20" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 731 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 732 [2/2] (1.35ns)   --->   "%P_hat_load_20 = load i6 %P_hat_addr_25" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 732 'load' 'P_hat_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 733 [2/2] (1.35ns)   --->   "%P_hat_load_22 = load i6 %P_hat_addr_26" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 733 'load' 'P_hat_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 41 <SV = 38> <Delay = 2.70>
ST_41 : Operation 734 [1/2] (1.35ns)   --->   "%P_hat_load_20 = load i6 %P_hat_addr_25" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 734 'load' 'P_hat_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 735 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_20, i6 %P_addr_22" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 735 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 736 [1/2] (1.35ns)   --->   "%P_hat_load_22 = load i6 %P_hat_addr_26" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 736 'load' 'P_hat_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 737 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_22, i6 %P_addr_23" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 737 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 738 [2/2] (1.35ns)   --->   "%P_hat_load_23 = load i6 %P_hat_addr_27" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 738 'load' 'P_hat_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 739 [2/2] (1.35ns)   --->   "%P_hat_load_24 = load i6 %P_hat_addr_28" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 739 'load' 'P_hat_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 42 <SV = 39> <Delay = 2.70>
ST_42 : Operation 740 [1/2] (1.35ns)   --->   "%P_hat_load_23 = load i6 %P_hat_addr_27" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 740 'load' 'P_hat_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 741 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_23, i6 %P_addr_24" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 741 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 742 [1/2] (1.35ns)   --->   "%P_hat_load_24 = load i6 %P_hat_addr_28" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 742 'load' 'P_hat_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 743 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_24, i6 %P_addr_25" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 743 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 744 [2/2] (1.35ns)   --->   "%P_hat_load_25 = load i6 %P_hat_addr_29" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 744 'load' 'P_hat_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 745 [2/2] (1.35ns)   --->   "%P_hat_load_26 = load i6 %P_hat_addr_30" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 745 'load' 'P_hat_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 43 <SV = 40> <Delay = 2.70>
ST_43 : Operation 746 [1/2] (1.35ns)   --->   "%P_hat_load_25 = load i6 %P_hat_addr_29" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 746 'load' 'P_hat_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 747 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_25, i6 %P_addr_26" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 747 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 748 [1/2] (1.35ns)   --->   "%P_hat_load_26 = load i6 %P_hat_addr_30" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 748 'load' 'P_hat_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 749 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_26, i6 %P_addr_27" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 749 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 750 [2/2] (1.35ns)   --->   "%P_hat_load_27 = load i6 %P_hat_addr_31" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 750 'load' 'P_hat_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 751 [2/2] (1.35ns)   --->   "%P_hat_load_29 = load i6 %P_hat_addr_32" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 751 'load' 'P_hat_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 44 <SV = 41> <Delay = 2.70>
ST_44 : Operation 752 [1/2] (1.35ns)   --->   "%P_hat_load_27 = load i6 %P_hat_addr_31" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 752 'load' 'P_hat_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 753 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_27, i6 %P_addr_29" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 753 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 754 [1/2] (1.35ns)   --->   "%P_hat_load_29 = load i6 %P_hat_addr_32" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 754 'load' 'P_hat_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 755 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_29, i6 %P_addr_30" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 755 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 756 [2/2] (1.35ns)   --->   "%P_hat_load_30 = load i6 %P_hat_addr_33" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 756 'load' 'P_hat_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 757 [2/2] (1.35ns)   --->   "%P_hat_load_31 = load i6 %P_hat_addr_34" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 757 'load' 'P_hat_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 45 <SV = 42> <Delay = 2.70>
ST_45 : Operation 758 [1/1] (0.94ns)   --->   "%indvars_iv_next170 = add i11 %addr_in_ptr, i11 6"   --->   Operation 758 'add' 'indvars_iv_next170' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %indvars_iv_next170" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 759 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 760 [1/1] (0.00ns)   --->   "%din_addr_7 = getelementptr i32 %din_s, i64 0, i64 %zext_ln100" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 760 'getelementptr' 'din_addr_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 761 [2/2] (1.35ns)   --->   "%din_load_6 = load i11 %din_addr_7" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 761 'load' 'din_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_45 : Operation 762 [1/1] (0.94ns)   --->   "%add_ln100 = add i11 %addr_in_ptr, i11 7" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 762 'add' 'add_ln100' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i11 %add_ln100" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 763 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 764 [1/1] (0.00ns)   --->   "%din_addr_8 = getelementptr i32 %din_s, i64 0, i64 %zext_ln100_1" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 764 'getelementptr' 'din_addr_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 765 [2/2] (1.35ns)   --->   "%din_load_7 = load i11 %din_addr_8" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 765 'load' 'din_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_45 : Operation 766 [1/1] (0.94ns)   --->   "%add_ln100_1 = add i11 %addr_in_ptr, i11 8" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 766 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i11 %add_ln100_1" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 767 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 768 [1/1] (0.00ns)   --->   "%din_addr_9 = getelementptr i32 %din_s, i64 0, i64 %zext_ln100_2" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 768 'getelementptr' 'din_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 769 [2/2] (1.35ns)   --->   "%din_load_8 = load i11 %din_addr_9" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 769 'load' 'din_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_45 : Operation 770 [1/2] (1.35ns)   --->   "%P_hat_load_30 = load i6 %P_hat_addr_33" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 770 'load' 'P_hat_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 771 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_30, i6 %P_addr_31" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 771 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 772 [1/2] (1.35ns)   --->   "%P_hat_load_31 = load i6 %P_hat_addr_34" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 772 'load' 'P_hat_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 773 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_31, i6 %P_addr_32" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 773 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 774 [2/2] (1.35ns)   --->   "%P_hat_load_32 = load i6 %P_hat_addr_35" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 774 'load' 'P_hat_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 775 [2/2] (1.35ns)   --->   "%P_hat_load_33 = load i6 %P_hat_addr_36" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 775 'load' 'P_hat_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 46 <SV = 43> <Delay = 2.70>
ST_46 : Operation 776 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 776 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 777 [1/2] (1.35ns)   --->   "%din_load_6 = load i11 %din_addr_7" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 777 'load' 'din_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_46 : Operation 778 [1/2] (1.35ns)   --->   "%din_load_7 = load i11 %din_addr_8" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 778 'load' 'din_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_46 : Operation 779 [1/2] (1.35ns)   --->   "%din_load_8 = load i11 %din_addr_9" [../../src/hls_src/KF_kernel.cpp:100]   --->   Operation 779 'load' 'din_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1800> <RAM>
ST_46 : Operation 780 [1/2] (1.35ns)   --->   "%P_hat_load_32 = load i6 %P_hat_addr_35" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 780 'load' 'P_hat_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 781 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_32, i6 %P_addr_33" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 781 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 782 [1/2] (1.35ns)   --->   "%P_hat_load_33 = load i6 %P_hat_addr_36" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 782 'load' 'P_hat_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 783 [1/1] (1.35ns)   --->   "%store_ln102 = store i32 %P_hat_load_33, i6 %P_addr_34" [../../src/hls_src/KF_kernel.cpp:102]   --->   Operation 783 'store' 'store_ln102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 784 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 784 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 47 <SV = 44> <Delay = 2.05>
ST_47 : Operation 785 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %add_ln41, void %._crit_edge.loopexit.i, i3 0, void %.split34" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 785 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 786 [1/1] (0.74ns)   --->   "%add_ln41 = add i3 %i_4, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 786 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 787 [1/1] (0.69ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_4, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 787 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 788 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 788 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 789 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 790 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 790 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 791 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 791 'br' 'br_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.48>
ST_47 : Operation 792 [2/2] (0.48ns)   --->   "%call_ln111 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:111]   --->   Operation 792 'call' 'call_ln111' <Predicate = (icmp_ln41)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 793 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 1, i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 793 'store' 'store_ln88' <Predicate = (icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_47 : Operation 794 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 794 'store' 'store_ln88' <Predicate = (icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 48 <SV = 45> <Delay = 2.09>
ST_48 : Operation 795 [1/1] (0.00ns)   --->   "%j = phi i1 1, void %.split.i, i1 0, void %.split2.i"   --->   Operation 795 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %j" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 796 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 797 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 797 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j, void %.split.i, void %._crit_edge.loopexit.i" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 798 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 799 [1/1] (0.74ns)   --->   "%add_ln48 = add i3 %zext_ln44, i3 %i_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 799 'add' 'add_ln48' <Predicate = (!j)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %add_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 800 'zext' 'zext_ln48' <Predicate = (!j)> <Delay = 0.00>
ST_48 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_36 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 801 'getelementptr' 'tmp_mat_1_addr_36' <Predicate = (!j)> <Delay = 0.00>
ST_48 : Operation 802 [2/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 802 'load' 'tmp_mat_1_load' <Predicate = (!j)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_36 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 803 'getelementptr' 'tmp_mat_2_addr_36' <Predicate = (!j)> <Delay = 0.00>
ST_48 : Operation 804 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_36 = load i6 %tmp_mat_2_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 804 'load' 'tmp_mat_2_load_36' <Predicate = (!j)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 805 'br' 'br_ln0' <Predicate = (j)> <Delay = 0.00>

State 49 <SV = 46> <Delay = 1.35>
ST_49 : Operation 806 [1/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 806 'load' 'tmp_mat_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_49 : Operation 807 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_36 = load i6 %tmp_mat_2_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 807 'load' 'tmp_mat_2_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 50 <SV = 47> <Delay = 6.01>
ST_50 : Operation 808 [5/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 808 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 6.01>
ST_51 : Operation 809 [4/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 809 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 6.01>
ST_52 : Operation 810 [3/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 810 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 6.01>
ST_53 : Operation 811 [2/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 811 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 6.80>
ST_54 : Operation 812 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 812 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 813 [1/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 813 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 814 [1/1] (0.00ns)   --->   "%x_minus_addr_6 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 814 'getelementptr' 'x_minus_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 815 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i, i3 %x_minus_addr_6" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109]   --->   Operation 815 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_54 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 816 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 55 <SV = 45> <Delay = 1.35>
ST_55 : Operation 817 [1/2] (0.00ns)   --->   "%call_ln111 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:111]   --->   Operation 817 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 818 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 818 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_55 : Operation 819 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0.1, i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 819 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 56 <SV = 46> <Delay = 1.35>
ST_56 : Operation 820 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_4" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 820 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 821 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_5" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 821 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 57 <SV = 47> <Delay = 1.35>
ST_57 : Operation 822 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_6" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 822 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_57 : Operation 823 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 1, i6 %tmp_mat_2_addr_7" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 823 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 58 <SV = 48> <Delay = 1.35>
ST_58 : Operation 824 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_8" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 824 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_58 : Operation 825 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_9" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 825 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 59 <SV = 49> <Delay = 1.35>
ST_59 : Operation 826 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0.1, i6 %tmp_mat_2_addr_10" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 826 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_59 : Operation 827 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_11" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 827 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 60 <SV = 50> <Delay = 1.35>
ST_60 : Operation 828 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_12" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 828 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_60 : Operation 829 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_13" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 829 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 61 <SV = 51> <Delay = 1.35>
ST_61 : Operation 830 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 1, i6 %tmp_mat_2_addr_14" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 830 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_61 : Operation 831 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_15" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 831 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 62 <SV = 52> <Delay = 1.35>
ST_62 : Operation 832 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_16" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 832 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_62 : Operation 833 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0.1, i6 %tmp_mat_2_addr_17" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 833 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 63 <SV = 53> <Delay = 1.35>
ST_63 : Operation 834 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_18" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 834 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_63 : Operation 835 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_19" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 835 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 64 <SV = 54> <Delay = 1.35>
ST_64 : Operation 836 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_20" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 836 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_64 : Operation 837 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 1, i6 %tmp_mat_2_addr_21" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 837 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 65 <SV = 55> <Delay = 1.35>
ST_65 : Operation 838 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_22" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 838 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_65 : Operation 839 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_23" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 839 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 66 <SV = 56> <Delay = 1.35>
ST_66 : Operation 840 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_24" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 840 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_66 : Operation 841 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_25" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 841 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 67 <SV = 57> <Delay = 1.35>
ST_67 : Operation 842 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_26" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 842 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_67 : Operation 843 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_27" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 843 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 68 <SV = 58> <Delay = 1.35>
ST_68 : Operation 844 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 1, i6 %tmp_mat_2_addr_28" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 844 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_68 : Operation 845 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_29" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 845 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 69 <SV = 59> <Delay = 1.35>
ST_69 : Operation 846 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_30" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 846 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_69 : Operation 847 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_31" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 847 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 70 <SV = 60> <Delay = 1.35>
ST_70 : Operation 848 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_32" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 848 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_70 : Operation 849 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_33" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 849 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 71 <SV = 61> <Delay = 1.35>
ST_71 : Operation 850 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %tmp_mat_2_addr_34" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 850 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_71 : Operation 851 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 1, i6 %tmp_mat_2_addr_35" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 851 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 72 <SV = 62> <Delay = 0.48>
ST_72 : Operation 852 [2/2] (0.48ns)   --->   "%call_ln113 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 852 'call' 'call_ln113' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 63> <Delay = 0.48>
ST_73 : Operation 853 [1/2] (0.00ns)   --->   "%call_ln113 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 853 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 854 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 854 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 74 <SV = 64> <Delay = 1.35>
ST_74 : Operation 855 [1/1] (0.00ns)   --->   "%i_5 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i82, i3 0, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 855 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 856 [1/1] (0.74ns)   --->   "%add_ln41_1 = add i3 %i_5, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 856 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 857 [1/1] (0.69ns)   --->   "%icmp_ln41_1 = icmp_eq  i3 %i_5, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 857 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 858 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 858 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %.split2.i69, void %matAdd<float, 6, 6>.2.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 859 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 860 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 860 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_74 : Operation 861 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_5, i3 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 861 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_74 : Operation 862 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_5, i1 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 862 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_74 : Operation 863 [1/1] (0.00ns)   --->   "%p_shl115_cast = zext i4 %p_shl1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 863 'zext' 'p_shl115_cast' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_74 : Operation 864 [1/1] (0.88ns)   --->   "%empty_48 = sub i6 %p_shl, i6 %p_shl115_cast" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 864 'sub' 'empty_48' <Predicate = (!icmp_ln41_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 865 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 865 'br' 'br_ln44' <Predicate = (!icmp_ln41_1)> <Delay = 0.48>
ST_74 : Operation 866 [2/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 866 'load' 'x_minus_load' <Predicate = (icmp_ln41_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_74 : Operation 867 [2/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 867 'load' 'x_minus_load_1' <Predicate = (icmp_ln41_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_74 : Operation 868 [2/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 868 'load' 'P_minus_load' <Predicate = (icmp_ln41_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_74 : Operation 869 [2/2] (1.35ns)   --->   "%P_minus_load_1 = load i6 %P_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 869 'load' 'P_minus_load_1' <Predicate = (icmp_ln41_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 75 <SV = 65> <Delay = 2.23>
ST_75 : Operation 870 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln44, void %.split.i80, i3 0, void %.split2.i69" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 870 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 871 [1/1] (0.74ns)   --->   "%add_ln44 = add i3 %j_1, i3 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 871 'add' 'add_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %j_1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 872 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 873 [1/1] (0.69ns)   --->   "%icmp_ln44 = icmp_eq  i3 %j_1, i3 6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 873 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 874 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 874 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.i80, void %._crit_edge.loopexit.i82" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 875 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 876 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 876 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %add_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 877 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_75 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_3 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 878 'getelementptr' 'tmp_mat_3_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_75 : Operation 879 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_3 = load i6 %tmp_mat_3_addr_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 879 'load' 'tmp_mat_3_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_75 : Operation 880 [1/1] (0.00ns)   --->   "%Q_addr_36 = getelementptr i32 %Q, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 880 'getelementptr' 'Q_addr_36' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_75 : Operation 881 [2/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 881 'load' 'Q_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_75 : Operation 882 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 882 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 76 <SV = 66> <Delay = 1.35>
ST_76 : Operation 883 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_3 = load i6 %tmp_mat_3_addr_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 883 'load' 'tmp_mat_3_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_76 : Operation 884 [1/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 884 'load' 'Q_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 77 <SV = 67> <Delay = 6.01>
ST_77 : Operation 885 [5/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 885 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 68> <Delay = 6.01>
ST_78 : Operation 886 [4/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 886 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 69> <Delay = 6.01>
ST_79 : Operation 887 [3/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 887 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 70> <Delay = 6.01>
ST_80 : Operation 888 [2/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 888 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 71> <Delay = 6.01>
ST_81 : Operation 889 [1/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 889 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 72> <Delay = 1.35>
ST_82 : Operation 890 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 890 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 891 [1/1] (0.00ns)   --->   "%P_minus_addr_36 = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 891 'getelementptr' 'P_minus_addr_36' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 892 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %add8_i1, i6 %P_minus_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 892 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_82 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 893 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 83 <SV = 65> <Delay = 2.70>
ST_83 : Operation 894 [1/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 894 'load' 'x_minus_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_83 : Operation 895 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %x_minus_load, i3 %x_plus_addr" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 895 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_83 : Operation 896 [1/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 896 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_83 : Operation 897 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %x_minus_load_1, i3 %x_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 897 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_83 : Operation 898 [2/2] (0.79ns)   --->   "%x_minus_load_2 = load i3 %x_minus_addr_2" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 898 'load' 'x_minus_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_83 : Operation 899 [2/2] (0.79ns)   --->   "%x_minus_load_3 = load i3 %x_minus_addr_3" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 899 'load' 'x_minus_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_83 : Operation 900 [1/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 900 'load' 'P_minus_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 901 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load, i6 %P_plus_addr" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 901 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 902 [1/2] (1.35ns)   --->   "%P_minus_load_1 = load i6 %P_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 902 'load' 'P_minus_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 903 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_1, i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 903 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 904 [2/2] (1.35ns)   --->   "%P_minus_load_2 = load i6 %P_minus_addr_2" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 904 'load' 'P_minus_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 905 [2/2] (1.35ns)   --->   "%P_minus_load_3 = load i6 %P_minus_addr_3" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 905 'load' 'P_minus_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 84 <SV = 66> <Delay = 2.70>
ST_84 : Operation 906 [1/2] (0.79ns)   --->   "%x_minus_load_2 = load i3 %x_minus_addr_2" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 906 'load' 'x_minus_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 907 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %x_minus_load_2, i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 907 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 908 [1/2] (0.79ns)   --->   "%x_minus_load_3 = load i3 %x_minus_addr_3" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 908 'load' 'x_minus_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 909 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %x_minus_load_3, i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 909 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 910 [2/2] (0.79ns)   --->   "%x_minus_load_4 = load i3 %x_minus_addr_4" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 910 'load' 'x_minus_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 911 [2/2] (0.79ns)   --->   "%x_minus_load_5 = load i3 %x_minus_addr_5" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 911 'load' 'x_minus_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_84 : Operation 912 [1/2] (1.35ns)   --->   "%P_minus_load_2 = load i6 %P_minus_addr_2" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 912 'load' 'P_minus_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_84 : Operation 913 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_2, i6 %P_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 913 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_84 : Operation 914 [1/2] (1.35ns)   --->   "%P_minus_load_3 = load i6 %P_minus_addr_3" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 914 'load' 'P_minus_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_84 : Operation 915 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_3, i6 %P_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 915 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_84 : Operation 916 [2/2] (1.35ns)   --->   "%P_minus_load_4 = load i6 %P_minus_addr_4" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 916 'load' 'P_minus_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_84 : Operation 917 [2/2] (1.35ns)   --->   "%P_minus_load_5 = load i6 %P_minus_addr_5" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 917 'load' 'P_minus_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 85 <SV = 67> <Delay = 2.70>
ST_85 : Operation 918 [1/2] (0.79ns)   --->   "%x_minus_load_4 = load i3 %x_minus_addr_4" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 918 'load' 'x_minus_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_85 : Operation 919 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %x_minus_load_4, i3 %x_plus_addr_4" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 919 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_85 : Operation 920 [1/2] (0.79ns)   --->   "%x_minus_load_5 = load i3 %x_minus_addr_5" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 920 'load' 'x_minus_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_85 : Operation 921 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %x_minus_load_5, i3 %x_plus_addr_5" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 921 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_85 : Operation 922 [1/2] (1.35ns)   --->   "%P_minus_load_4 = load i6 %P_minus_addr_4" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 922 'load' 'P_minus_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_85 : Operation 923 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_4, i6 %P_plus_addr_4" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 923 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_85 : Operation 924 [1/2] (1.35ns)   --->   "%P_minus_load_5 = load i6 %P_minus_addr_5" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 924 'load' 'P_minus_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_85 : Operation 925 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_5, i6 %P_plus_addr_5" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 925 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_85 : Operation 926 [2/2] (1.35ns)   --->   "%P_minus_load_6 = load i6 %P_minus_addr_6" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 926 'load' 'P_minus_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_85 : Operation 927 [2/2] (1.35ns)   --->   "%P_minus_load_7 = load i6 %P_minus_addr_7" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 927 'load' 'P_minus_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 86 <SV = 68> <Delay = 2.70>
ST_86 : Operation 928 [1/2] (1.35ns)   --->   "%P_minus_load_6 = load i6 %P_minus_addr_6" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 928 'load' 'P_minus_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 929 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_6, i6 %P_plus_addr_6" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 929 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 930 [1/2] (1.35ns)   --->   "%P_minus_load_7 = load i6 %P_minus_addr_7" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 930 'load' 'P_minus_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 931 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_7, i6 %P_plus_addr_7" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 931 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 932 [2/2] (1.35ns)   --->   "%P_minus_load_8 = load i6 %P_minus_addr_8" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 932 'load' 'P_minus_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 933 [2/2] (1.35ns)   --->   "%P_minus_load_9 = load i6 %P_minus_addr_9" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 933 'load' 'P_minus_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_86 : Operation 934 [2/2] (0.00ns)   --->   "%call_ln128 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:128]   --->   Operation 934 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 69> <Delay = 2.70>
ST_87 : Operation 935 [1/2] (1.35ns)   --->   "%P_minus_load_8 = load i6 %P_minus_addr_8" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 935 'load' 'P_minus_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 936 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_8, i6 %P_plus_addr_8" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 936 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 937 [1/2] (1.35ns)   --->   "%P_minus_load_9 = load i6 %P_minus_addr_9" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 937 'load' 'P_minus_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 938 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_9, i6 %P_plus_addr_9" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 938 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 939 [2/2] (1.35ns)   --->   "%P_minus_load_10 = load i6 %P_minus_addr_10" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 939 'load' 'P_minus_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 940 [2/2] (1.35ns)   --->   "%P_minus_load_11 = load i6 %P_minus_addr_11" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 940 'load' 'P_minus_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 941 [1/2] (0.00ns)   --->   "%call_ln128 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:128]   --->   Operation 941 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 70> <Delay = 2.70>
ST_88 : Operation 942 [1/2] (1.35ns)   --->   "%P_minus_load_10 = load i6 %P_minus_addr_10" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 942 'load' 'P_minus_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 943 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_10, i6 %P_plus_addr_10" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 943 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 944 [1/2] (1.35ns)   --->   "%P_minus_load_11 = load i6 %P_minus_addr_11" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 944 'load' 'P_minus_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 945 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_11, i6 %P_plus_addr_11" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 945 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 946 [2/2] (1.35ns)   --->   "%P_minus_load_12 = load i6 %P_minus_addr_12" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 946 'load' 'P_minus_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 947 [2/2] (1.35ns)   --->   "%P_minus_load_13 = load i6 %P_minus_addr_13" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 947 'load' 'P_minus_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 948 [2/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 948 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 949 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 949 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 89 <SV = 71> <Delay = 2.70>
ST_89 : Operation 950 [1/2] (1.35ns)   --->   "%P_minus_load_12 = load i6 %P_minus_addr_12" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 950 'load' 'P_minus_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 951 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_12, i6 %P_plus_addr_12" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 951 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 952 [1/2] (1.35ns)   --->   "%P_minus_load_13 = load i6 %P_minus_addr_13" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 952 'load' 'P_minus_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 953 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_13, i6 %P_plus_addr_13" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 953 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 954 [2/2] (1.35ns)   --->   "%P_minus_load_14 = load i6 %P_minus_addr_14" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 954 'load' 'P_minus_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 955 [2/2] (1.35ns)   --->   "%P_minus_load_15 = load i6 %P_minus_addr_15" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 955 'load' 'P_minus_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 956 [1/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 956 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 957 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 957 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 958 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 958 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 90 <SV = 72> <Delay = 6.01>
ST_90 : Operation 959 [1/2] (1.35ns)   --->   "%P_minus_load_14 = load i6 %P_minus_addr_14" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 959 'load' 'P_minus_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 960 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_14, i6 %P_plus_addr_14" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 960 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 961 [1/2] (1.35ns)   --->   "%P_minus_load_15 = load i6 %P_minus_addr_15" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 961 'load' 'P_minus_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 962 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_15, i6 %P_plus_addr_15" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 962 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 963 [2/2] (1.35ns)   --->   "%P_minus_load_16 = load i6 %P_minus_addr_16" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 963 'load' 'P_minus_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 964 [2/2] (1.35ns)   --->   "%P_minus_load_17 = load i6 %P_minus_addr_17" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 964 'load' 'P_minus_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 965 [5/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 965 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 966 [5/5] (6.01ns)   --->   "%y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 966 'fsub' 'y_bar_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 967 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 967 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 91 <SV = 73> <Delay = 6.01>
ST_91 : Operation 968 [1/2] (1.35ns)   --->   "%P_minus_load_16 = load i6 %P_minus_addr_16" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 968 'load' 'P_minus_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_91 : Operation 969 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_16, i6 %P_plus_addr_16" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 969 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_91 : Operation 970 [1/2] (1.35ns)   --->   "%P_minus_load_17 = load i6 %P_minus_addr_17" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 970 'load' 'P_minus_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_91 : Operation 971 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_17, i6 %P_plus_addr_17" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 971 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_91 : Operation 972 [2/2] (1.35ns)   --->   "%P_minus_load_18 = load i6 %P_minus_addr_18" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 972 'load' 'P_minus_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_91 : Operation 973 [2/2] (1.35ns)   --->   "%P_minus_load_19 = load i6 %P_minus_addr_19" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 973 'load' 'P_minus_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_91 : Operation 974 [4/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 974 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 975 [4/5] (6.01ns)   --->   "%y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 975 'fsub' 'y_bar_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 976 [5/5] (6.01ns)   --->   "%y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 976 'fsub' 'y_bar_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 74> <Delay = 6.01>
ST_92 : Operation 977 [1/2] (1.35ns)   --->   "%P_minus_load_18 = load i6 %P_minus_addr_18" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 977 'load' 'P_minus_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_92 : Operation 978 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_18, i6 %P_plus_addr_18" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 978 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_92 : Operation 979 [1/2] (1.35ns)   --->   "%P_minus_load_19 = load i6 %P_minus_addr_19" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 979 'load' 'P_minus_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_92 : Operation 980 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_19, i6 %P_plus_addr_19" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 980 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_92 : Operation 981 [2/2] (1.35ns)   --->   "%P_minus_load_20 = load i6 %P_minus_addr_20" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 981 'load' 'P_minus_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_92 : Operation 982 [2/2] (1.35ns)   --->   "%P_minus_load_21 = load i6 %P_minus_addr_21" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 982 'load' 'P_minus_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_92 : Operation 983 [3/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 983 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 984 [3/5] (6.01ns)   --->   "%y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 984 'fsub' 'y_bar_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 985 [4/5] (6.01ns)   --->   "%y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 985 'fsub' 'y_bar_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 75> <Delay = 6.01>
ST_93 : Operation 986 [1/2] (1.35ns)   --->   "%P_minus_load_20 = load i6 %P_minus_addr_20" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 986 'load' 'P_minus_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 987 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_20, i6 %P_plus_addr_20" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 987 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 988 [1/2] (1.35ns)   --->   "%P_minus_load_21 = load i6 %P_minus_addr_21" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 988 'load' 'P_minus_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 989 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_21, i6 %P_plus_addr_21" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 989 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 990 [2/2] (1.35ns)   --->   "%P_minus_load_22 = load i6 %P_minus_addr_22" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 990 'load' 'P_minus_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 991 [2/2] (1.35ns)   --->   "%P_minus_load_23 = load i6 %P_minus_addr_23" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 991 'load' 'P_minus_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_93 : Operation 992 [2/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 992 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 993 [2/5] (6.01ns)   --->   "%y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 993 'fsub' 'y_bar_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 994 [3/5] (6.01ns)   --->   "%y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 994 'fsub' 'y_bar_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 76> <Delay = 6.01>
ST_94 : Operation 995 [1/2] (1.35ns)   --->   "%P_minus_load_22 = load i6 %P_minus_addr_22" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 995 'load' 'P_minus_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 996 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_22, i6 %P_plus_addr_22" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 996 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 997 [1/2] (1.35ns)   --->   "%P_minus_load_23 = load i6 %P_minus_addr_23" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 997 'load' 'P_minus_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 998 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_23, i6 %P_plus_addr_23" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 998 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 999 [2/2] (1.35ns)   --->   "%P_minus_load_24 = load i6 %P_minus_addr_24" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 999 'load' 'P_minus_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 1000 [2/2] (1.35ns)   --->   "%P_minus_load_25 = load i6 %P_minus_addr_25" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1000 'load' 'P_minus_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 1001 [1/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1001 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1002 [1/5] (6.01ns)   --->   "%y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1002 'fsub' 'y_bar_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1003 [2/5] (6.01ns)   --->   "%y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1003 'fsub' 'y_bar_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 77> <Delay = 6.01>
ST_95 : Operation 1004 [1/2] (1.35ns)   --->   "%P_minus_load_24 = load i6 %P_minus_addr_24" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1004 'load' 'P_minus_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1005 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_24, i6 %P_plus_addr_24" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1005 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1006 [1/2] (1.35ns)   --->   "%P_minus_load_25 = load i6 %P_minus_addr_25" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1006 'load' 'P_minus_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1007 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_25, i6 %P_plus_addr_25" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1007 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1008 [2/2] (1.35ns)   --->   "%P_minus_load_26 = load i6 %P_minus_addr_26" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1008 'load' 'P_minus_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1009 [2/2] (1.35ns)   --->   "%P_minus_load_27 = load i6 %P_minus_addr_27" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1009 'load' 'P_minus_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1010 [1/5] (6.01ns)   --->   "%y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1010 'fsub' 'y_bar_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 78> <Delay = 2.70>
ST_96 : Operation 1011 [1/2] (1.35ns)   --->   "%P_minus_load_26 = load i6 %P_minus_addr_26" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1011 'load' 'P_minus_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1012 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_26, i6 %P_plus_addr_26" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1012 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1013 [1/2] (1.35ns)   --->   "%P_minus_load_27 = load i6 %P_minus_addr_27" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1013 'load' 'P_minus_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1014 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_27, i6 %P_plus_addr_27" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1014 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1015 [2/2] (1.35ns)   --->   "%P_minus_load_28 = load i6 %P_minus_addr_28" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1015 'load' 'P_minus_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1016 [2/2] (1.35ns)   --->   "%P_minus_load_29 = load i6 %P_minus_addr_29" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1016 'load' 'P_minus_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 97 <SV = 79> <Delay = 2.70>
ST_97 : Operation 1017 [1/2] (1.35ns)   --->   "%P_minus_load_28 = load i6 %P_minus_addr_28" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1017 'load' 'P_minus_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 1018 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_28, i6 %P_plus_addr_28" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1018 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 1019 [1/2] (1.35ns)   --->   "%P_minus_load_29 = load i6 %P_minus_addr_29" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1019 'load' 'P_minus_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 1020 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_29, i6 %P_plus_addr_29" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1020 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 1021 [2/2] (1.35ns)   --->   "%P_minus_load_30 = load i6 %P_minus_addr_30" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1021 'load' 'P_minus_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 1022 [2/2] (1.35ns)   --->   "%P_minus_load_31 = load i6 %P_minus_addr_31" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1022 'load' 'P_minus_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 98 <SV = 80> <Delay = 2.70>
ST_98 : Operation 1023 [1/2] (1.35ns)   --->   "%P_minus_load_30 = load i6 %P_minus_addr_30" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1023 'load' 'P_minus_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 1024 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_30, i6 %P_plus_addr_30" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1024 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 1025 [1/2] (1.35ns)   --->   "%P_minus_load_31 = load i6 %P_minus_addr_31" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1025 'load' 'P_minus_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 1026 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_31, i6 %P_plus_addr_31" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1026 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 1027 [2/2] (1.35ns)   --->   "%P_minus_load_32 = load i6 %P_minus_addr_32" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1027 'load' 'P_minus_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 1028 [2/2] (1.35ns)   --->   "%P_minus_load_33 = load i6 %P_minus_addr_33" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1028 'load' 'P_minus_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 99 <SV = 81> <Delay = 2.70>
ST_99 : Operation 1029 [1/2] (1.35ns)   --->   "%P_minus_load_32 = load i6 %P_minus_addr_32" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1029 'load' 'P_minus_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1030 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_32, i6 %P_plus_addr_32" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1030 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1031 [1/2] (1.35ns)   --->   "%P_minus_load_33 = load i6 %P_minus_addr_33" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1031 'load' 'P_minus_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1032 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_33, i6 %P_plus_addr_33" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1032 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1033 [2/2] (1.35ns)   --->   "%P_minus_load_34 = load i6 %P_minus_addr_34" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1033 'load' 'P_minus_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1034 [2/2] (1.35ns)   --->   "%P_minus_load_35 = load i6 %P_minus_addr_35" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1034 'load' 'P_minus_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 100 <SV = 82> <Delay = 2.70>
ST_100 : Operation 1035 [1/2] (1.35ns)   --->   "%P_minus_load_34 = load i6 %P_minus_addr_34" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1035 'load' 'P_minus_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_100 : Operation 1036 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_34, i6 %P_plus_addr_34" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1036 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_100 : Operation 1037 [1/2] (1.35ns)   --->   "%P_minus_load_35 = load i6 %P_minus_addr_35" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1037 'load' 'P_minus_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_100 : Operation 1038 [1/1] (1.35ns)   --->   "%store_ln117 = store i32 %P_minus_load_35, i6 %P_plus_addr_35" [../../src/hls_src/KF_kernel.cpp:117]   --->   Operation 1038 'store' 'store_ln117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 101 <SV = 83> <Delay = 0.00>
ST_101 : Operation 1039 [2/2] (0.00ns)   --->   "%call_ln131 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 1039 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 84> <Delay = 0.00>
ST_102 : Operation 1040 [1/2] (0.00ns)   --->   "%call_ln131 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 1040 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 85> <Delay = 0.48>
ST_103 : Operation 1041 [2/2] (0.48ns)   --->   "%call_ln132 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 1041 'call' 'call_ln132' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 86> <Delay = 0.48>
ST_104 : Operation 1042 [1/2] (0.00ns)   --->   "%call_ln132 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 1042 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 1043 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1043 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 105 <SV = 87> <Delay = 1.30>
ST_105 : Operation 1044 [1/1] (0.00ns)   --->   "%i_6 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i98, i2 0, void %matAdd<float, 6, 6>.2.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1044 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1045 [1/1] (0.62ns)   --->   "%add_ln41_2 = add i2 %i_6, i2 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1045 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %i_6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1046 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1047 [1/1] (0.51ns)   --->   "%icmp_ln41_2 = icmp_eq  i2 %i_6, i2 3" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1047 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1048 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 1048 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1049 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %.split2.i85, void %matAdd<float, 6, 6>.1.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1049 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1050 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1050 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_105 : Operation 1051 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_6, i2 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1051 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_105 : Operation 1052 [1/1] (0.00ns)   --->   "%p_shl116_cast = zext i4 %p_shl2" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1052 'zext' 'p_shl116_cast' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_105 : Operation 1053 [1/1] (0.86ns)   --->   "%empty_49 = sub i5 %p_shl116_cast, i5 %zext_ln41" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1053 'sub' 'empty_49' <Predicate = (!icmp_ln41_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1054 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1054 'br' 'br_ln44' <Predicate = (!icmp_ln41_2)> <Delay = 0.48>
ST_105 : Operation 1055 [2/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1055 'load' 'mat_out_assign_2_load' <Predicate = (icmp_ln41_2)> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_105 : Operation 1056 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_1" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 1056 'store' 'store_ln110' <Predicate = (icmp_ln41_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_105 : Operation 1057 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_3" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 1057 'store' 'store_ln110' <Predicate = (icmp_ln41_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_105 : Operation 1058 [2/2] (0.79ns)   --->   "%mat_out_assign_2_load_1 = load i4 %mat_out_assign_2_addr_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1058 'load' 'mat_out_assign_2_load_1' <Predicate = (icmp_ln41_2)> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_105 : Operation 1059 [2/2] (0.48ns)   --->   "%call_ln136 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:136]   --->   Operation 1059 'call' 'call_ln136' <Predicate = (icmp_ln41_2)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 88> <Delay = 2.22>
ST_106 : Operation 1060 [1/1] (0.00ns)   --->   "%j_2 = phi i2 %add_ln44_1, void %.split.i96, i2 0, void %.split2.i85" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1060 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1061 [1/1] (0.62ns)   --->   "%add_ln44_1 = add i2 %j_2, i2 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1061 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i2 %j_2" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1062 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1063 [1/1] (0.51ns)   --->   "%icmp_ln44_1 = icmp_eq  i2 %j_2, i2 3" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1063 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1064 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 1064 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %.split.i96, void %._crit_edge.loopexit.i98" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1065 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1066 [1/1] (0.87ns)   --->   "%add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_49" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1066 'add' 'add_ln48_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1067 'sext' 'sext_ln48' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_106 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_37 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1068 'getelementptr' 'tmp_mat_2_addr_37' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_106 : Operation 1069 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_37 = load i6 %tmp_mat_2_addr_37" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1069 'load' 'tmp_mat_2_load_37' <Predicate = (!icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_106 : Operation 1070 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1070 'br' 'br_ln0' <Predicate = (icmp_ln44_1)> <Delay = 0.00>

State 107 <SV = 89> <Delay = 1.35>
ST_107 : Operation 1071 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_37 = load i6 %tmp_mat_2_addr_37" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1071 'load' 'tmp_mat_2_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_107 : Operation 1072 [1/1] (0.00ns)   --->   "%R_addr_9 = getelementptr i32 %R, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1072 'getelementptr' 'R_addr_9' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1073 [2/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1073 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 108 <SV = 90> <Delay = 6.80>
ST_108 : Operation 1074 [1/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1074 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_108 : Operation 1075 [5/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1075 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 91> <Delay = 6.01>
ST_109 : Operation 1076 [4/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1076 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 92> <Delay = 6.01>
ST_110 : Operation 1077 [3/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1077 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 93> <Delay = 6.01>
ST_111 : Operation 1078 [2/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1078 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 94> <Delay = 6.80>
ST_112 : Operation 1079 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1079 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1080 [1/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1080 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1081 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr = getelementptr i32 %mat_out_assign_2, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1081 'getelementptr' 'mat_out_assign_2_addr' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1082 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i2, i4 %mat_out_assign_2_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 1082 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_112 : Operation 1083 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1083 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 113 <SV = 88> <Delay = 0.79>
ST_113 : Operation 1084 [1/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1084 'load' 'mat_out_assign_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_113 : Operation 1085 [1/2] (0.79ns)   --->   "%mat_out_assign_2_load_1 = load i4 %mat_out_assign_2_addr_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1085 'load' 'mat_out_assign_2_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_113 : Operation 1086 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_5" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 1086 'store' 'store_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_113 : Operation 1087 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_6" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 1087 'store' 'store_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_113 : Operation 1088 [2/2] (0.79ns)   --->   "%mat_out_assign_2_load_2 = load i4 %mat_out_assign_2_addr_3" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1088 'load' 'mat_out_assign_2_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_113 : Operation 1089 [1/2] (0.00ns)   --->   "%call_ln136 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:136]   --->   Operation 1089 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 89> <Delay = 6.70>
ST_114 : Operation 1090 [10/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1090 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1091 [10/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1091 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1092 [1/2] (0.79ns)   --->   "%mat_out_assign_2_load_2 = load i4 %mat_out_assign_2_addr_3" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1092 'load' 'mat_out_assign_2_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_114 : Operation 1093 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_7" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 1093 'store' 'store_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_114 : Operation 1094 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_8" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 1094 'store' 'store_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 115 <SV = 90> <Delay = 6.70>
ST_115 : Operation 1095 [9/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1095 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1096 [9/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1096 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1097 [10/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1097 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 91> <Delay = 6.70>
ST_116 : Operation 1098 [8/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1098 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1099 [8/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1099 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1100 [9/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1100 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 92> <Delay = 6.70>
ST_117 : Operation 1101 [7/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1101 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1102 [7/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1102 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1103 [8/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1103 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 93> <Delay = 6.70>
ST_118 : Operation 1104 [6/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1104 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1105 [6/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1105 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1106 [7/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1106 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 94> <Delay = 6.70>
ST_119 : Operation 1107 [5/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1107 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1108 [5/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1108 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1109 [6/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1109 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 95> <Delay = 6.70>
ST_120 : Operation 1110 [4/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1110 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1111 [4/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1111 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1112 [5/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1112 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 96> <Delay = 6.70>
ST_121 : Operation 1113 [3/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1113 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1114 [3/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1114 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1115 [4/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1115 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 97> <Delay = 6.70>
ST_122 : Operation 1116 [2/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1116 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1117 [2/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1117 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1118 [3/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1118 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 98> <Delay = 6.70>
ST_123 : Operation 1119 [1/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1119 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1120 [1/10] (6.70ns)   --->   "%div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1120 'fdiv' 'div_i_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1121 [2/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1121 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 99> <Delay = 6.70>
ST_124 : Operation 1122 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i, i4 %S_inv_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1122 'store' 'store_ln108' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_124 : Operation 1123 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i_1, i4 %S_inv_addr_4" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1123 'store' 'store_ln108' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_124 : Operation 1124 [1/10] (6.70ns)   --->   "%div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1124 'fdiv' 'div_i_2' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 100> <Delay = 0.79>
ST_125 : Operation 1125 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i_2, i4 %S_inv_addr_2" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 1125 'store' 'store_ln108' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 126 <SV = 101> <Delay = 0.00>
ST_126 : Operation 1126 [2/2] (0.00ns)   --->   "%call_ln137 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 1126 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 102> <Delay = 0.00>
ST_127 : Operation 1127 [1/2] (0.00ns)   --->   "%call_ln137 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 1127 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 103> <Delay = 0.48>
ST_128 : Operation 1128 [2/2] (0.48ns)   --->   "%call_ln139 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0, i32 %y_bar_1, i32 %y_bar_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:139]   --->   Operation 1128 'call' 'call_ln139' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 104> <Delay = 0.48>
ST_129 : Operation 1129 [1/2] (0.00ns)   --->   "%call_ln139 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0, i32 %y_bar_1, i32 %y_bar_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:139]   --->   Operation 1129 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 1130 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1130 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 130 <SV = 105> <Delay = 0.92>
ST_130 : Operation 1131 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i114, i3 0, void %matAdd<float, 6, 6>.1.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1131 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1132 [1/1] (0.74ns)   --->   "%add_ln41_3 = add i3 %i_7, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1132 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1133 [1/1] (0.69ns)   --->   "%icmp_ln41_3 = icmp_eq  i3 %i_7, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1133 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 1134 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1135 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %.split2.i101, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1135 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1136 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1136 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_3)> <Delay = 0.00>
ST_130 : Operation 1137 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1137 'br' 'br_ln44' <Predicate = (!icmp_ln41_3)> <Delay = 0.48>
ST_130 : Operation 1138 [1/1] (0.92ns)   --->   "%add_ln79 = add i9 %i_2, i9 1" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 1138 'add' 'add_ln79' <Predicate = (icmp_ln41_3)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1139 [2/2] (0.00ns)   --->   "%call_ln142 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../../src/hls_src/KF_kernel.cpp:142]   --->   Operation 1139 'call' 'call_ln142' <Predicate = (icmp_ln41_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 1140 [2/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1140 'load' 'x_plus_load' <Predicate = (icmp_ln41_3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_130 : Operation 1141 [2/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1141 'load' 'x_plus_load_1' <Predicate = (icmp_ln41_3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 131 <SV = 106> <Delay = 2.09>
ST_131 : Operation 1142 [1/1] (0.00ns)   --->   "%j_3 = phi i1 1, void %.split.i112, i1 0, void %.split2.i101"   --->   Operation 1142 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i1 %j_3" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1143 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 1144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1145 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_3, void %.split.i112, void %._crit_edge.loopexit.i114" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1145 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1146 [1/1] (0.74ns)   --->   "%add_ln48_3 = add i3 %zext_ln44_3, i3 %i_7" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1146 'add' 'add_ln48_3' <Predicate = (!j_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln48_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1147 'zext' 'zext_ln48_2' <Predicate = (!j_3)> <Delay = 0.00>
ST_131 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_4 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1148 'getelementptr' 'tmp_mat_3_addr_4' <Predicate = (!j_3)> <Delay = 0.00>
ST_131 : Operation 1149 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_4 = load i6 %tmp_mat_3_addr_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1149 'load' 'tmp_mat_3_load_4' <Predicate = (!j_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_131 : Operation 1150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1150 'br' 'br_ln0' <Predicate = (j_3)> <Delay = 0.00>

State 132 <SV = 107> <Delay = 1.35>
ST_132 : Operation 1151 [1/1] (0.00ns)   --->   "%x_minus_addr_7 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1151 'getelementptr' 'x_minus_addr_7' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1152 [2/2] (0.79ns)   --->   "%x_minus_load_6 = load i3 %x_minus_addr_7" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1152 'load' 'x_minus_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_132 : Operation 1153 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_4 = load i6 %tmp_mat_3_addr_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1153 'load' 'tmp_mat_3_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 133 <SV = 108> <Delay = 6.80>
ST_133 : Operation 1154 [1/2] (0.79ns)   --->   "%x_minus_load_6 = load i3 %x_minus_addr_7" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1154 'load' 'x_minus_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_133 : Operation 1155 [5/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1155 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 109> <Delay = 6.01>
ST_134 : Operation 1156 [4/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1156 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 110> <Delay = 6.01>
ST_135 : Operation 1157 [3/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1157 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 111> <Delay = 6.01>
ST_136 : Operation 1158 [2/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1158 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 112> <Delay = 6.80>
ST_137 : Operation 1159 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1159 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1160 [1/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1160 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1161 [1/1] (0.00ns)   --->   "%x_plus_addr_6 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1161 'getelementptr' 'x_plus_addr_6' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1162 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_6" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 1162 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_137 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 138 <SV = 106> <Delay = 2.29>
ST_138 : Operation 1164 [1/2] (0.00ns)   --->   "%call_ln142 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../../src/hls_src/KF_kernel.cpp:142]   --->   Operation 1164 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 1165 [1/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1165 'load' 'x_plus_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 1166 [1/1] (0.79ns)   --->   "%store_ln147 = store i32 %x_plus_load, i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1166 'store' 'store_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 1167 [1/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1167 'load' 'x_plus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 1168 [1/1] (0.79ns)   --->   "%store_ln147 = store i32 %x_plus_load_1, i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1168 'store' 'store_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 1169 [2/2] (0.79ns)   --->   "%x_plus_load_2 = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1169 'load' 'x_plus_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 1170 [2/2] (0.79ns)   --->   "%x_plus_load_3 = load i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1170 'load' 'x_plus_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 1171 [1/1] (0.00ns)   --->   "%empty_50 = trunc i9 %i_2" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 1171 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1172 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_50, i3 0" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 1172 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1173 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %i_2, i1 0" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 1173 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1174 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i10 %p_shl4" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 1174 'zext' 'p_shl13_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1175 [1/1] (0.94ns)   --->   "%empty_51 = sub i11 %p_shl3, i11 %p_shl13_cast" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 1175 'sub' 'empty_51' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i11 %empty_51" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1176 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1177 [1/1] (0.00ns)   --->   "%dout_addr_2 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1177 'getelementptr' 'dout_addr_2' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1178 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %x_plus_load, i11 %dout_addr_2" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1178 'store' 'store_ln149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_138 : Operation 1179 [1/1] (0.00ns)   --->   "%or_ln149 = or i11 %empty_51, i11 1" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1179 'or' 'or_ln149' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i11 %or_ln149" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1180 'zext' 'zext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1181 [1/1] (0.00ns)   --->   "%dout_addr_3 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_1" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1181 'getelementptr' 'dout_addr_3' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1182 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %x_plus_load_1, i11 %dout_addr_3" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1182 'store' 'store_ln149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>

State 139 <SV = 107> <Delay = 2.29>
ST_139 : Operation 1183 [2/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1183 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_139 : Operation 1184 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_7 = load i6 %tmp_mat_2_addr_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1184 'load' 'tmp_mat_2_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_139 : Operation 1185 [1/2] (0.79ns)   --->   "%x_plus_load_2 = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1185 'load' 'x_plus_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 1186 [1/1] (0.79ns)   --->   "%store_ln147 = store i32 %x_plus_load_2, i3 %x_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1186 'store' 'store_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 1187 [1/2] (0.79ns)   --->   "%x_plus_load_3 = load i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1187 'load' 'x_plus_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 1188 [1/1] (0.79ns)   --->   "%store_ln147 = store i32 %x_plus_load_3, i3 %x_hat_addr_3" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1188 'store' 'store_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 1189 [2/2] (0.79ns)   --->   "%x_plus_load_4 = load i3 %x_plus_addr_4" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1189 'load' 'x_plus_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 1190 [2/2] (0.79ns)   --->   "%x_plus_load_5 = load i3 %x_plus_addr_5" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1190 'load' 'x_plus_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_139 : Operation 1191 [1/1] (0.94ns)   --->   "%add_ln149 = add i11 %empty_51, i11 2" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1191 'add' 'add_ln149' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln149_2 = zext i11 %add_ln149" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1192 'zext' 'zext_ln149_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1193 [1/1] (0.00ns)   --->   "%dout_addr_4 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_2" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1193 'getelementptr' 'dout_addr_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1194 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %x_plus_load_2, i11 %dout_addr_4" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1194 'store' 'store_ln149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_139 : Operation 1195 [1/1] (0.94ns)   --->   "%add_ln149_1 = add i11 %empty_51, i11 3" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1195 'add' 'add_ln149_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln149_3 = zext i11 %add_ln149_1" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1196 'zext' 'zext_ln149_3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1197 [1/1] (0.00ns)   --->   "%dout_addr_5 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_3" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1197 'getelementptr' 'dout_addr_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1198 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %x_plus_load_3, i11 %dout_addr_5" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1198 'store' 'store_ln149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>

State 140 <SV = 108> <Delay = 2.29>
ST_140 : Operation 1199 [1/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1199 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_140 : Operation 1200 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_7 = load i6 %tmp_mat_2_addr_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1200 'load' 'tmp_mat_2_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_140 : Operation 1201 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_14 = load i6 %tmp_mat_2_addr_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1201 'load' 'tmp_mat_2_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_140 : Operation 1202 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_21 = load i6 %tmp_mat_2_addr_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1202 'load' 'tmp_mat_2_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_140 : Operation 1203 [1/2] (0.79ns)   --->   "%x_plus_load_4 = load i3 %x_plus_addr_4" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1203 'load' 'x_plus_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_140 : Operation 1204 [1/1] (0.79ns)   --->   "%store_ln147 = store i32 %x_plus_load_4, i3 %x_hat_addr_4" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1204 'store' 'store_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_140 : Operation 1205 [1/2] (0.79ns)   --->   "%x_plus_load_5 = load i3 %x_plus_addr_5" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1205 'load' 'x_plus_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_140 : Operation 1206 [1/1] (0.79ns)   --->   "%store_ln147 = store i32 %x_plus_load_5, i3 %x_hat_addr_5" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 1206 'store' 'store_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_140 : Operation 1207 [1/1] (0.94ns)   --->   "%add_ln149_2 = add i11 %empty_51, i11 4" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1207 'add' 'add_ln149_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln149_4 = zext i11 %add_ln149_2" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1208 'zext' 'zext_ln149_4' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1209 [1/1] (0.00ns)   --->   "%dout_addr_6 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_4" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1209 'getelementptr' 'dout_addr_6' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1210 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %x_plus_load_4, i11 %dout_addr_6" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1210 'store' 'store_ln149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_140 : Operation 1211 [1/1] (0.94ns)   --->   "%add_ln149_3 = add i11 %empty_51, i11 5" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1211 'add' 'add_ln149_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln149_5 = zext i11 %add_ln149_3" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1212 'zext' 'zext_ln149_5' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1213 [1/1] (0.00ns)   --->   "%dout_addr_7 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_5" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1213 'getelementptr' 'dout_addr_7' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1214 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %x_plus_load_5, i11 %dout_addr_7" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 1214 'store' 'store_ln149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>

State 141 <SV = 109> <Delay = 1.35>
ST_141 : Operation 1215 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_14 = load i6 %tmp_mat_2_addr_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1215 'load' 'tmp_mat_2_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_141 : Operation 1216 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_21 = load i6 %tmp_mat_2_addr_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1216 'load' 'tmp_mat_2_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_141 : Operation 1217 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_28 = load i6 %tmp_mat_2_addr_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1217 'load' 'tmp_mat_2_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_141 : Operation 1218 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_35 = load i6 %tmp_mat_2_addr_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1218 'load' 'tmp_mat_2_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 142 <SV = 110> <Delay = 1.35>
ST_142 : Operation 1219 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_6" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1219 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_142 : Operation 1220 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_12" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1220 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_142 : Operation 1221 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_28 = load i6 %tmp_mat_2_addr_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1221 'load' 'tmp_mat_2_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_142 : Operation 1222 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_35 = load i6 %tmp_mat_2_addr_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1222 'load' 'tmp_mat_2_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 143 <SV = 111> <Delay = 3.10>
ST_143 : Operation 1223 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_6" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1223 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %tmp_mat_2_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1224 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1225 [1/1] (0.40ns)   --->   "%xor_ln68 = xor i32 %bitcast_ln68, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1225 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1226 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %xor_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1226 'bitcast' 'bitcast_ln68_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1227 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_1, i6 %tmp_mat_1_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1227 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 1228 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_12" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1228 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 1229 [1/1] (0.00ns)   --->   "%bitcast_ln68_2 = bitcast i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1229 'bitcast' 'bitcast_ln68_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1230 [1/1] (0.40ns)   --->   "%xor_ln68_1 = xor i32 %bitcast_ln68_2, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1230 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1231 [1/1] (0.00ns)   --->   "%bitcast_ln68_3 = bitcast i32 %xor_ln68_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1231 'bitcast' 'bitcast_ln68_3' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1232 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_3, i6 %tmp_mat_1_addr_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1232 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 1233 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_3 = load i6 %tmp_mat_2_addr_18" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1233 'load' 'tmp_mat_2_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 1234 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_4 = load i6 %tmp_mat_2_addr_24" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1234 'load' 'tmp_mat_2_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 144 <SV = 112> <Delay = 3.10>
ST_144 : Operation 1235 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_3 = load i6 %tmp_mat_2_addr_18" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1235 'load' 'tmp_mat_2_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 1236 [1/1] (0.00ns)   --->   "%bitcast_ln68_4 = bitcast i32 %tmp_mat_2_load_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1236 'bitcast' 'bitcast_ln68_4' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1237 [1/1] (0.40ns)   --->   "%xor_ln68_2 = xor i32 %bitcast_ln68_4, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1237 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1238 [1/1] (0.00ns)   --->   "%bitcast_ln68_5 = bitcast i32 %xor_ln68_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1238 'bitcast' 'bitcast_ln68_5' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1239 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_5, i6 %tmp_mat_1_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1239 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 1240 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_4 = load i6 %tmp_mat_2_addr_24" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1240 'load' 'tmp_mat_2_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 1241 [1/1] (0.00ns)   --->   "%bitcast_ln68_6 = bitcast i32 %tmp_mat_2_load_4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1241 'bitcast' 'bitcast_ln68_6' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1242 [1/1] (0.40ns)   --->   "%xor_ln68_3 = xor i32 %bitcast_ln68_6, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1242 'xor' 'xor_ln68_3' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln68_7 = bitcast i32 %xor_ln68_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1243 'bitcast' 'bitcast_ln68_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1244 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_7, i6 %tmp_mat_1_addr_4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1244 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 1245 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_5 = load i6 %tmp_mat_2_addr_30" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1245 'load' 'tmp_mat_2_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 1246 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_6 = load i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1246 'load' 'tmp_mat_2_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 145 <SV = 113> <Delay = 3.10>
ST_145 : Operation 1247 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_5 = load i6 %tmp_mat_2_addr_30" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1247 'load' 'tmp_mat_2_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_145 : Operation 1248 [1/1] (0.00ns)   --->   "%bitcast_ln68_8 = bitcast i32 %tmp_mat_2_load_5" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1248 'bitcast' 'bitcast_ln68_8' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1249 [1/1] (0.40ns)   --->   "%xor_ln68_4 = xor i32 %bitcast_ln68_8, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1249 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1250 [1/1] (0.00ns)   --->   "%bitcast_ln68_9 = bitcast i32 %xor_ln68_4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1250 'bitcast' 'bitcast_ln68_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1251 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_9, i6 %tmp_mat_1_addr_5" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1251 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_145 : Operation 1252 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_6 = load i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1252 'load' 'tmp_mat_2_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_145 : Operation 1253 [1/1] (0.00ns)   --->   "%bitcast_ln68_10 = bitcast i32 %tmp_mat_2_load_6" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1253 'bitcast' 'bitcast_ln68_10' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1254 [1/1] (0.40ns)   --->   "%xor_ln68_5 = xor i32 %bitcast_ln68_10, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1254 'xor' 'xor_ln68_5' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1255 [1/1] (0.00ns)   --->   "%bitcast_ln68_11 = bitcast i32 %xor_ln68_5" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1255 'bitcast' 'bitcast_ln68_11' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1256 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_11, i6 %tmp_mat_1_addr_6" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1256 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_145 : Operation 1257 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_8 = load i6 %tmp_mat_2_addr_13" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1257 'load' 'tmp_mat_2_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_145 : Operation 1258 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_9 = load i6 %tmp_mat_2_addr_19" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1258 'load' 'tmp_mat_2_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 146 <SV = 114> <Delay = 3.10>
ST_146 : Operation 1259 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_8 = load i6 %tmp_mat_2_addr_13" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1259 'load' 'tmp_mat_2_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_146 : Operation 1260 [1/1] (0.00ns)   --->   "%bitcast_ln68_12 = bitcast i32 %tmp_mat_2_load_8" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1260 'bitcast' 'bitcast_ln68_12' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1261 [1/1] (0.40ns)   --->   "%xor_ln68_6 = xor i32 %bitcast_ln68_12, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1261 'xor' 'xor_ln68_6' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1262 [1/1] (0.00ns)   --->   "%bitcast_ln68_13 = bitcast i32 %xor_ln68_6" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1262 'bitcast' 'bitcast_ln68_13' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1263 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_13, i6 %tmp_mat_1_addr_8" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1263 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_146 : Operation 1264 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_9 = load i6 %tmp_mat_2_addr_19" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1264 'load' 'tmp_mat_2_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_146 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln68_14 = bitcast i32 %tmp_mat_2_load_9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1265 'bitcast' 'bitcast_ln68_14' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1266 [1/1] (0.40ns)   --->   "%xor_ln68_7 = xor i32 %bitcast_ln68_14, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1266 'xor' 'xor_ln68_7' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1267 [1/1] (0.00ns)   --->   "%bitcast_ln68_15 = bitcast i32 %xor_ln68_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1267 'bitcast' 'bitcast_ln68_15' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1268 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_15, i6 %tmp_mat_1_addr_9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1268 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_146 : Operation 1269 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_10 = load i6 %tmp_mat_2_addr_25" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1269 'load' 'tmp_mat_2_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_146 : Operation 1270 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_11 = load i6 %tmp_mat_2_addr_31" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1270 'load' 'tmp_mat_2_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 147 <SV = 115> <Delay = 3.10>
ST_147 : Operation 1271 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_10 = load i6 %tmp_mat_2_addr_25" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1271 'load' 'tmp_mat_2_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln68_16 = bitcast i32 %tmp_mat_2_load_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1272 'bitcast' 'bitcast_ln68_16' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1273 [1/1] (0.40ns)   --->   "%xor_ln68_8 = xor i32 %bitcast_ln68_16, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1273 'xor' 'xor_ln68_8' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln68_17 = bitcast i32 %xor_ln68_8" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1274 'bitcast' 'bitcast_ln68_17' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1275 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_17, i6 %tmp_mat_1_addr_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1275 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 1276 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_11 = load i6 %tmp_mat_2_addr_31" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1276 'load' 'tmp_mat_2_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 1277 [1/1] (0.00ns)   --->   "%bitcast_ln68_18 = bitcast i32 %tmp_mat_2_load_11" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1277 'bitcast' 'bitcast_ln68_18' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1278 [1/1] (0.40ns)   --->   "%xor_ln68_9 = xor i32 %bitcast_ln68_18, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1278 'xor' 'xor_ln68_9' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1279 [1/1] (0.00ns)   --->   "%bitcast_ln68_19 = bitcast i32 %xor_ln68_9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1279 'bitcast' 'bitcast_ln68_19' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1280 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_19, i6 %tmp_mat_1_addr_11" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1280 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 1281 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_12 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1281 'load' 'tmp_mat_2_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 1282 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_13 = load i6 %tmp_mat_2_addr_8" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1282 'load' 'tmp_mat_2_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 148 <SV = 116> <Delay = 3.10>
ST_148 : Operation 1283 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_12 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1283 'load' 'tmp_mat_2_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 1284 [1/1] (0.00ns)   --->   "%bitcast_ln68_20 = bitcast i32 %tmp_mat_2_load_12" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1284 'bitcast' 'bitcast_ln68_20' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1285 [1/1] (0.40ns)   --->   "%xor_ln68_10 = xor i32 %bitcast_ln68_20, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1285 'xor' 'xor_ln68_10' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln68_21 = bitcast i32 %xor_ln68_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1286 'bitcast' 'bitcast_ln68_21' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1287 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_21, i6 %tmp_mat_1_addr_12" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1287 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 1288 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_13 = load i6 %tmp_mat_2_addr_8" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1288 'load' 'tmp_mat_2_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 1289 [1/1] (0.00ns)   --->   "%bitcast_ln68_22 = bitcast i32 %tmp_mat_2_load_13" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1289 'bitcast' 'bitcast_ln68_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1290 [1/1] (0.40ns)   --->   "%xor_ln68_11 = xor i32 %bitcast_ln68_22, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1290 'xor' 'xor_ln68_11' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1291 [1/1] (0.00ns)   --->   "%bitcast_ln68_23 = bitcast i32 %xor_ln68_11" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1291 'bitcast' 'bitcast_ln68_23' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1292 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_23, i6 %tmp_mat_1_addr_13" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1292 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 1293 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_15 = load i6 %tmp_mat_2_addr_20" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1293 'load' 'tmp_mat_2_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 1294 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_16 = load i6 %tmp_mat_2_addr_26" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1294 'load' 'tmp_mat_2_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 149 <SV = 117> <Delay = 3.10>
ST_149 : Operation 1295 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_15 = load i6 %tmp_mat_2_addr_20" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1295 'load' 'tmp_mat_2_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_149 : Operation 1296 [1/1] (0.00ns)   --->   "%bitcast_ln68_24 = bitcast i32 %tmp_mat_2_load_15" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1296 'bitcast' 'bitcast_ln68_24' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1297 [1/1] (0.40ns)   --->   "%xor_ln68_12 = xor i32 %bitcast_ln68_24, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1297 'xor' 'xor_ln68_12' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln68_25 = bitcast i32 %xor_ln68_12" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1298 'bitcast' 'bitcast_ln68_25' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1299 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_25, i6 %tmp_mat_1_addr_15" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1299 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_149 : Operation 1300 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_16 = load i6 %tmp_mat_2_addr_26" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1300 'load' 'tmp_mat_2_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_149 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln68_26 = bitcast i32 %tmp_mat_2_load_16" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1301 'bitcast' 'bitcast_ln68_26' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1302 [1/1] (0.40ns)   --->   "%xor_ln68_13 = xor i32 %bitcast_ln68_26, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1302 'xor' 'xor_ln68_13' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1303 [1/1] (0.00ns)   --->   "%bitcast_ln68_27 = bitcast i32 %xor_ln68_13" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1303 'bitcast' 'bitcast_ln68_27' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1304 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_27, i6 %tmp_mat_1_addr_16" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1304 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_149 : Operation 1305 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_17 = load i6 %tmp_mat_2_addr_32" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1305 'load' 'tmp_mat_2_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_149 : Operation 1306 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_18 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1306 'load' 'tmp_mat_2_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 150 <SV = 118> <Delay = 3.10>
ST_150 : Operation 1307 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_17 = load i6 %tmp_mat_2_addr_32" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1307 'load' 'tmp_mat_2_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_150 : Operation 1308 [1/1] (0.00ns)   --->   "%bitcast_ln68_28 = bitcast i32 %tmp_mat_2_load_17" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1308 'bitcast' 'bitcast_ln68_28' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1309 [1/1] (0.40ns)   --->   "%xor_ln68_14 = xor i32 %bitcast_ln68_28, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1309 'xor' 'xor_ln68_14' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln68_29 = bitcast i32 %xor_ln68_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1310 'bitcast' 'bitcast_ln68_29' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1311 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_29, i6 %tmp_mat_1_addr_17" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1311 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_150 : Operation 1312 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_18 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1312 'load' 'tmp_mat_2_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_150 : Operation 1313 [1/1] (0.00ns)   --->   "%bitcast_ln68_30 = bitcast i32 %tmp_mat_2_load_18" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1313 'bitcast' 'bitcast_ln68_30' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1314 [1/1] (0.40ns)   --->   "%xor_ln68_15 = xor i32 %bitcast_ln68_30, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1314 'xor' 'xor_ln68_15' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln68_31 = bitcast i32 %xor_ln68_15" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1315 'bitcast' 'bitcast_ln68_31' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1316 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_31, i6 %tmp_mat_1_addr_18" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1316 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_150 : Operation 1317 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_19 = load i6 %tmp_mat_2_addr_9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1317 'load' 'tmp_mat_2_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_150 : Operation 1318 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_20 = load i6 %tmp_mat_2_addr_15" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1318 'load' 'tmp_mat_2_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 151 <SV = 119> <Delay = 3.10>
ST_151 : Operation 1319 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_19 = load i6 %tmp_mat_2_addr_9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1319 'load' 'tmp_mat_2_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_151 : Operation 1320 [1/1] (0.00ns)   --->   "%bitcast_ln68_32 = bitcast i32 %tmp_mat_2_load_19" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1320 'bitcast' 'bitcast_ln68_32' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1321 [1/1] (0.40ns)   --->   "%xor_ln68_16 = xor i32 %bitcast_ln68_32, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1321 'xor' 'xor_ln68_16' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln68_33 = bitcast i32 %xor_ln68_16" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1322 'bitcast' 'bitcast_ln68_33' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1323 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_33, i6 %tmp_mat_1_addr_19" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1323 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_151 : Operation 1324 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_20 = load i6 %tmp_mat_2_addr_15" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1324 'load' 'tmp_mat_2_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_151 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln68_34 = bitcast i32 %tmp_mat_2_load_20" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1325 'bitcast' 'bitcast_ln68_34' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1326 [1/1] (0.40ns)   --->   "%xor_ln68_17 = xor i32 %bitcast_ln68_34, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1326 'xor' 'xor_ln68_17' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln68_35 = bitcast i32 %xor_ln68_17" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1327 'bitcast' 'bitcast_ln68_35' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1328 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_35, i6 %tmp_mat_1_addr_20" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1328 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_151 : Operation 1329 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_22 = load i6 %tmp_mat_2_addr_27" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1329 'load' 'tmp_mat_2_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_151 : Operation 1330 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_23 = load i6 %tmp_mat_2_addr_33" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1330 'load' 'tmp_mat_2_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 152 <SV = 120> <Delay = 3.10>
ST_152 : Operation 1331 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_22 = load i6 %tmp_mat_2_addr_27" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1331 'load' 'tmp_mat_2_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_152 : Operation 1332 [1/1] (0.00ns)   --->   "%bitcast_ln68_36 = bitcast i32 %tmp_mat_2_load_22" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1332 'bitcast' 'bitcast_ln68_36' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1333 [1/1] (0.40ns)   --->   "%xor_ln68_18 = xor i32 %bitcast_ln68_36, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1333 'xor' 'xor_ln68_18' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1334 [1/1] (0.00ns)   --->   "%bitcast_ln68_37 = bitcast i32 %xor_ln68_18" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1334 'bitcast' 'bitcast_ln68_37' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1335 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_37, i6 %tmp_mat_1_addr_22" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1335 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_152 : Operation 1336 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_23 = load i6 %tmp_mat_2_addr_33" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1336 'load' 'tmp_mat_2_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_152 : Operation 1337 [1/1] (0.00ns)   --->   "%bitcast_ln68_38 = bitcast i32 %tmp_mat_2_load_23" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1337 'bitcast' 'bitcast_ln68_38' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1338 [1/1] (0.40ns)   --->   "%xor_ln68_19 = xor i32 %bitcast_ln68_38, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1338 'xor' 'xor_ln68_19' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1339 [1/1] (0.00ns)   --->   "%bitcast_ln68_39 = bitcast i32 %xor_ln68_19" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1339 'bitcast' 'bitcast_ln68_39' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1340 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_39, i6 %tmp_mat_1_addr_23" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1340 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_152 : Operation 1341 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_24 = load i6 %tmp_mat_2_addr_4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1341 'load' 'tmp_mat_2_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_152 : Operation 1342 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_25 = load i6 %tmp_mat_2_addr_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1342 'load' 'tmp_mat_2_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 153 <SV = 121> <Delay = 6.01>
ST_153 : Operation 1343 [5/5] (6.01ns)   --->   "%sub_i1 = fsub i32 1, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1343 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1344 [5/5] (6.01ns)   --->   "%sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1344 'fsub' 'sub_i1_1_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1345 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_24 = load i6 %tmp_mat_2_addr_4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1345 'load' 'tmp_mat_2_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_153 : Operation 1346 [1/1] (0.00ns)   --->   "%bitcast_ln68_40 = bitcast i32 %tmp_mat_2_load_24" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1346 'bitcast' 'bitcast_ln68_40' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1347 [1/1] (0.40ns)   --->   "%xor_ln68_20 = xor i32 %bitcast_ln68_40, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1347 'xor' 'xor_ln68_20' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1348 [1/1] (0.00ns)   --->   "%bitcast_ln68_41 = bitcast i32 %xor_ln68_20" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1348 'bitcast' 'bitcast_ln68_41' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1349 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_41, i6 %tmp_mat_1_addr_24" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1349 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_153 : Operation 1350 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_25 = load i6 %tmp_mat_2_addr_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1350 'load' 'tmp_mat_2_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_153 : Operation 1351 [1/1] (0.00ns)   --->   "%bitcast_ln68_42 = bitcast i32 %tmp_mat_2_load_25" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1351 'bitcast' 'bitcast_ln68_42' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1352 [1/1] (0.40ns)   --->   "%xor_ln68_21 = xor i32 %bitcast_ln68_42, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1352 'xor' 'xor_ln68_21' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1353 [1/1] (0.00ns)   --->   "%bitcast_ln68_43 = bitcast i32 %xor_ln68_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1353 'bitcast' 'bitcast_ln68_43' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1354 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_43, i6 %tmp_mat_1_addr_25" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1354 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_153 : Operation 1355 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_26 = load i6 %tmp_mat_2_addr_16" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1355 'load' 'tmp_mat_2_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_153 : Operation 1356 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_27 = load i6 %tmp_mat_2_addr_22" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1356 'load' 'tmp_mat_2_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 154 <SV = 122> <Delay = 6.01>
ST_154 : Operation 1357 [4/5] (6.01ns)   --->   "%sub_i1 = fsub i32 1, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1357 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1358 [4/5] (6.01ns)   --->   "%sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1358 'fsub' 'sub_i1_1_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1359 [5/5] (6.01ns)   --->   "%sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1359 'fsub' 'sub_i1_2_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1360 [5/5] (6.01ns)   --->   "%sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1360 'fsub' 'sub_i1_3_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1361 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_26 = load i6 %tmp_mat_2_addr_16" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1361 'load' 'tmp_mat_2_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_154 : Operation 1362 [1/1] (0.00ns)   --->   "%bitcast_ln68_44 = bitcast i32 %tmp_mat_2_load_26" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1362 'bitcast' 'bitcast_ln68_44' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1363 [1/1] (0.40ns)   --->   "%xor_ln68_22 = xor i32 %bitcast_ln68_44, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1363 'xor' 'xor_ln68_22' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln68_45 = bitcast i32 %xor_ln68_22" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1364 'bitcast' 'bitcast_ln68_45' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1365 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_45, i6 %tmp_mat_1_addr_26" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1365 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_154 : Operation 1366 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_27 = load i6 %tmp_mat_2_addr_22" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1366 'load' 'tmp_mat_2_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_154 : Operation 1367 [1/1] (0.00ns)   --->   "%bitcast_ln68_46 = bitcast i32 %tmp_mat_2_load_27" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1367 'bitcast' 'bitcast_ln68_46' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1368 [1/1] (0.40ns)   --->   "%xor_ln68_23 = xor i32 %bitcast_ln68_46, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1368 'xor' 'xor_ln68_23' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln68_47 = bitcast i32 %xor_ln68_23" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1369 'bitcast' 'bitcast_ln68_47' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1370 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_47, i6 %tmp_mat_1_addr_27" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1370 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_154 : Operation 1371 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_29 = load i6 %tmp_mat_2_addr_34" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1371 'load' 'tmp_mat_2_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_154 : Operation 1372 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_30 = load i6 %tmp_mat_2_addr_5" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1372 'load' 'tmp_mat_2_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 155 <SV = 123> <Delay = 6.01>
ST_155 : Operation 1373 [3/5] (6.01ns)   --->   "%sub_i1 = fsub i32 1, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1373 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1374 [3/5] (6.01ns)   --->   "%sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1374 'fsub' 'sub_i1_1_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1375 [4/5] (6.01ns)   --->   "%sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1375 'fsub' 'sub_i1_2_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1376 [4/5] (6.01ns)   --->   "%sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1376 'fsub' 'sub_i1_3_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1377 [5/5] (6.01ns)   --->   "%sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1377 'fsub' 'sub_i1_4_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1378 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_29 = load i6 %tmp_mat_2_addr_34" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1378 'load' 'tmp_mat_2_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_155 : Operation 1379 [1/1] (0.00ns)   --->   "%bitcast_ln68_48 = bitcast i32 %tmp_mat_2_load_29" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1379 'bitcast' 'bitcast_ln68_48' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1380 [1/1] (0.40ns)   --->   "%xor_ln68_24 = xor i32 %bitcast_ln68_48, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1380 'xor' 'xor_ln68_24' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1381 [1/1] (0.00ns)   --->   "%bitcast_ln68_49 = bitcast i32 %xor_ln68_24" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1381 'bitcast' 'bitcast_ln68_49' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1382 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_49, i6 %tmp_mat_1_addr_29" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1382 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_155 : Operation 1383 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_30 = load i6 %tmp_mat_2_addr_5" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1383 'load' 'tmp_mat_2_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_155 : Operation 1384 [1/1] (0.00ns)   --->   "%bitcast_ln68_50 = bitcast i32 %tmp_mat_2_load_30" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1384 'bitcast' 'bitcast_ln68_50' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1385 [1/1] (0.40ns)   --->   "%xor_ln68_25 = xor i32 %bitcast_ln68_50, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1385 'xor' 'xor_ln68_25' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1386 [1/1] (0.00ns)   --->   "%bitcast_ln68_51 = bitcast i32 %xor_ln68_25" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1386 'bitcast' 'bitcast_ln68_51' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1387 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_51, i6 %tmp_mat_1_addr_30" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1387 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_155 : Operation 1388 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_31 = load i6 %tmp_mat_2_addr_11" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1388 'load' 'tmp_mat_2_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_155 : Operation 1389 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_32 = load i6 %tmp_mat_2_addr_17" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1389 'load' 'tmp_mat_2_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_155 : Operation 1390 [5/5] (6.01ns)   --->   "%sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1390 'fsub' 'sub_i1_5_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 124> <Delay = 6.01>
ST_156 : Operation 1391 [2/5] (6.01ns)   --->   "%sub_i1 = fsub i32 1, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1391 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1392 [2/5] (6.01ns)   --->   "%sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1392 'fsub' 'sub_i1_1_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1393 [3/5] (6.01ns)   --->   "%sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1393 'fsub' 'sub_i1_2_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1394 [3/5] (6.01ns)   --->   "%sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1394 'fsub' 'sub_i1_3_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1395 [4/5] (6.01ns)   --->   "%sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1395 'fsub' 'sub_i1_4_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1396 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_31 = load i6 %tmp_mat_2_addr_11" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1396 'load' 'tmp_mat_2_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 1397 [1/1] (0.00ns)   --->   "%bitcast_ln68_52 = bitcast i32 %tmp_mat_2_load_31" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1397 'bitcast' 'bitcast_ln68_52' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1398 [1/1] (0.40ns)   --->   "%xor_ln68_26 = xor i32 %bitcast_ln68_52, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1398 'xor' 'xor_ln68_26' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1399 [1/1] (0.00ns)   --->   "%bitcast_ln68_53 = bitcast i32 %xor_ln68_26" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1399 'bitcast' 'bitcast_ln68_53' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1400 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_53, i6 %tmp_mat_1_addr_31" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1400 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 1401 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_32 = load i6 %tmp_mat_2_addr_17" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1401 'load' 'tmp_mat_2_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 1402 [1/1] (0.00ns)   --->   "%bitcast_ln68_54 = bitcast i32 %tmp_mat_2_load_32" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1402 'bitcast' 'bitcast_ln68_54' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1403 [1/1] (0.40ns)   --->   "%xor_ln68_27 = xor i32 %bitcast_ln68_54, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1403 'xor' 'xor_ln68_27' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1404 [1/1] (0.00ns)   --->   "%bitcast_ln68_55 = bitcast i32 %xor_ln68_27" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1404 'bitcast' 'bitcast_ln68_55' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1405 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_55, i6 %tmp_mat_1_addr_32" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1405 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 1406 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_33 = load i6 %tmp_mat_2_addr_23" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1406 'load' 'tmp_mat_2_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 1407 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_34 = load i6 %tmp_mat_2_addr_29" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1407 'load' 'tmp_mat_2_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 1408 [4/5] (6.01ns)   --->   "%sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1408 'fsub' 'sub_i1_5_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 125> <Delay = 6.01>
ST_157 : Operation 1409 [1/5] (6.01ns)   --->   "%sub_i1 = fsub i32 1, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1409 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1410 [1/5] (6.01ns)   --->   "%sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1410 'fsub' 'sub_i1_1_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1411 [2/5] (6.01ns)   --->   "%sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1411 'fsub' 'sub_i1_2_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1412 [2/5] (6.01ns)   --->   "%sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1412 'fsub' 'sub_i1_3_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1413 [3/5] (6.01ns)   --->   "%sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1413 'fsub' 'sub_i1_4_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1414 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_33 = load i6 %tmp_mat_2_addr_23" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1414 'load' 'tmp_mat_2_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_157 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln68_56 = bitcast i32 %tmp_mat_2_load_33" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1415 'bitcast' 'bitcast_ln68_56' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1416 [1/1] (0.40ns)   --->   "%xor_ln68_28 = xor i32 %bitcast_ln68_56, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1416 'xor' 'xor_ln68_28' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1417 [1/1] (0.00ns)   --->   "%bitcast_ln68_57 = bitcast i32 %xor_ln68_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1417 'bitcast' 'bitcast_ln68_57' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1418 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_57, i6 %tmp_mat_1_addr_33" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1418 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_157 : Operation 1419 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_34 = load i6 %tmp_mat_2_addr_29" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1419 'load' 'tmp_mat_2_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_157 : Operation 1420 [1/1] (0.00ns)   --->   "%bitcast_ln68_58 = bitcast i32 %tmp_mat_2_load_34" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1420 'bitcast' 'bitcast_ln68_58' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1421 [1/1] (0.40ns)   --->   "%xor_ln68_29 = xor i32 %bitcast_ln68_58, i32 2147483648" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1421 'xor' 'xor_ln68_29' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1422 [1/1] (0.00ns)   --->   "%bitcast_ln68_59 = bitcast i32 %xor_ln68_29" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1422 'bitcast' 'bitcast_ln68_59' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1423 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_59, i6 %tmp_mat_1_addr_34" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1423 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_157 : Operation 1424 [3/5] (6.01ns)   --->   "%sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1424 'fsub' 'sub_i1_5_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 126> <Delay = 6.01>
ST_158 : Operation 1425 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1425 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_158 : Operation 1426 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1_1_1, i6 %tmp_mat_1_addr_7" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1426 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_158 : Operation 1427 [1/5] (6.01ns)   --->   "%sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1427 'fsub' 'sub_i1_2_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1428 [1/5] (6.01ns)   --->   "%sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1428 'fsub' 'sub_i1_3_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1429 [2/5] (6.01ns)   --->   "%sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1429 'fsub' 'sub_i1_4_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1430 [2/5] (6.01ns)   --->   "%sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1430 'fsub' 'sub_i1_5_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 127> <Delay = 6.01>
ST_159 : Operation 1431 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1_2_2, i6 %tmp_mat_1_addr_14" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1431 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_159 : Operation 1432 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1_3_3, i6 %tmp_mat_1_addr_21" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1432 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_159 : Operation 1433 [1/5] (6.01ns)   --->   "%sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1433 'fsub' 'sub_i1_4_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1434 [1/5] (6.01ns)   --->   "%sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1434 'fsub' 'sub_i1_5_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 128> <Delay = 1.35>
ST_160 : Operation 1435 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1_4_4, i6 %tmp_mat_1_addr_28" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1435 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_160 : Operation 1436 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1_5_5, i6 %tmp_mat_1_addr_35" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 1436 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 161 <SV = 129> <Delay = 0.48>
ST_161 : Operation 1437 [2/2] (0.48ns)   --->   "%call_ln144 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 1437 'call' 'call_ln144' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 130> <Delay = 0.00>
ST_162 : Operation 1438 [1/2] (0.00ns)   --->   "%call_ln144 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 1438 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 131> <Delay = 1.35>
ST_163 : Operation 1439 [2/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1439 'load' 'P_plus_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_163 : Operation 1440 [2/2] (1.35ns)   --->   "%P_plus_load_1 = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1440 'load' 'P_plus_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 164 <SV = 132> <Delay = 2.70>
ST_164 : Operation 1441 [1/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1441 'load' 'P_plus_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1442 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load, i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1442 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1443 [1/2] (1.35ns)   --->   "%P_plus_load_1 = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1443 'load' 'P_plus_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1444 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_1, i6 %P_hat_addr_7" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1444 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1445 [2/2] (1.35ns)   --->   "%P_plus_load_2 = load i6 %P_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1445 'load' 'P_plus_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1446 [2/2] (1.35ns)   --->   "%P_plus_load_3 = load i6 %P_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1446 'load' 'P_plus_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 165 <SV = 133> <Delay = 2.70>
ST_165 : Operation 1447 [1/2] (1.35ns)   --->   "%P_plus_load_2 = load i6 %P_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1447 'load' 'P_plus_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_165 : Operation 1448 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_2, i6 %P_hat_addr_8" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1448 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_165 : Operation 1449 [1/2] (1.35ns)   --->   "%P_plus_load_3 = load i6 %P_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1449 'load' 'P_plus_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_165 : Operation 1450 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_3, i6 %P_hat_addr_9" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1450 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_165 : Operation 1451 [2/2] (1.35ns)   --->   "%P_plus_load_4 = load i6 %P_plus_addr_4" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1451 'load' 'P_plus_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_165 : Operation 1452 [2/2] (1.35ns)   --->   "%P_plus_load_5 = load i6 %P_plus_addr_5" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1452 'load' 'P_plus_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 166 <SV = 134> <Delay = 2.70>
ST_166 : Operation 1453 [1/2] (1.35ns)   --->   "%P_plus_load_4 = load i6 %P_plus_addr_4" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1453 'load' 'P_plus_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_166 : Operation 1454 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_4, i6 %P_hat_addr_10" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1454 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_166 : Operation 1455 [1/2] (1.35ns)   --->   "%P_plus_load_5 = load i6 %P_plus_addr_5" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1455 'load' 'P_plus_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_166 : Operation 1456 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_5, i6 %P_hat_addr_11" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1456 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_166 : Operation 1457 [2/2] (1.35ns)   --->   "%P_plus_load_6 = load i6 %P_plus_addr_6" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1457 'load' 'P_plus_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_166 : Operation 1458 [2/2] (1.35ns)   --->   "%P_plus_load_7 = load i6 %P_plus_addr_7" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1458 'load' 'P_plus_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 167 <SV = 135> <Delay = 2.70>
ST_167 : Operation 1459 [1/2] (1.35ns)   --->   "%P_plus_load_6 = load i6 %P_plus_addr_6" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1459 'load' 'P_plus_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_167 : Operation 1460 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_6, i6 %P_hat_addr_12" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1460 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_167 : Operation 1461 [1/2] (1.35ns)   --->   "%P_plus_load_7 = load i6 %P_plus_addr_7" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1461 'load' 'P_plus_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_167 : Operation 1462 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_7, i6 %P_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1462 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_167 : Operation 1463 [2/2] (1.35ns)   --->   "%P_plus_load_8 = load i6 %P_plus_addr_8" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1463 'load' 'P_plus_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_167 : Operation 1464 [2/2] (1.35ns)   --->   "%P_plus_load_9 = load i6 %P_plus_addr_9" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1464 'load' 'P_plus_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 168 <SV = 136> <Delay = 2.70>
ST_168 : Operation 1465 [1/2] (1.35ns)   --->   "%P_plus_load_8 = load i6 %P_plus_addr_8" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1465 'load' 'P_plus_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1466 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_8, i6 %P_hat_addr_13" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1466 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1467 [1/2] (1.35ns)   --->   "%P_plus_load_9 = load i6 %P_plus_addr_9" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1467 'load' 'P_plus_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1468 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_9, i6 %P_hat_addr_14" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1468 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1469 [2/2] (1.35ns)   --->   "%P_plus_load_10 = load i6 %P_plus_addr_10" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1469 'load' 'P_plus_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1470 [2/2] (1.35ns)   --->   "%P_plus_load_11 = load i6 %P_plus_addr_11" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1470 'load' 'P_plus_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 169 <SV = 137> <Delay = 2.70>
ST_169 : Operation 1471 [1/2] (1.35ns)   --->   "%P_plus_load_10 = load i6 %P_plus_addr_10" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1471 'load' 'P_plus_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1472 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_10, i6 %P_hat_addr_15" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1472 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1473 [1/2] (1.35ns)   --->   "%P_plus_load_11 = load i6 %P_plus_addr_11" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1473 'load' 'P_plus_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1474 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_11, i6 %P_hat_addr_16" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1474 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1475 [2/2] (1.35ns)   --->   "%P_plus_load_12 = load i6 %P_plus_addr_12" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1475 'load' 'P_plus_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1476 [2/2] (1.35ns)   --->   "%P_plus_load_13 = load i6 %P_plus_addr_13" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1476 'load' 'P_plus_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 170 <SV = 138> <Delay = 2.70>
ST_170 : Operation 1477 [1/2] (1.35ns)   --->   "%P_plus_load_12 = load i6 %P_plus_addr_12" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1477 'load' 'P_plus_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_170 : Operation 1478 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_12, i6 %P_hat_addr_17" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1478 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_170 : Operation 1479 [1/2] (1.35ns)   --->   "%P_plus_load_13 = load i6 %P_plus_addr_13" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1479 'load' 'P_plus_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_170 : Operation 1480 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_13, i6 %P_hat_addr_18" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1480 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_170 : Operation 1481 [2/2] (1.35ns)   --->   "%P_plus_load_14 = load i6 %P_plus_addr_14" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1481 'load' 'P_plus_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_170 : Operation 1482 [2/2] (1.35ns)   --->   "%P_plus_load_15 = load i6 %P_plus_addr_15" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1482 'load' 'P_plus_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 171 <SV = 139> <Delay = 2.70>
ST_171 : Operation 1483 [1/2] (1.35ns)   --->   "%P_plus_load_14 = load i6 %P_plus_addr_14" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1483 'load' 'P_plus_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_171 : Operation 1484 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_14, i6 %P_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1484 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_171 : Operation 1485 [1/2] (1.35ns)   --->   "%P_plus_load_15 = load i6 %P_plus_addr_15" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1485 'load' 'P_plus_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_171 : Operation 1486 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_15, i6 %P_hat_addr_19" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1486 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_171 : Operation 1487 [2/2] (1.35ns)   --->   "%P_plus_load_16 = load i6 %P_plus_addr_16" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1487 'load' 'P_plus_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_171 : Operation 1488 [2/2] (1.35ns)   --->   "%P_plus_load_17 = load i6 %P_plus_addr_17" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1488 'load' 'P_plus_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 172 <SV = 140> <Delay = 2.70>
ST_172 : Operation 1489 [1/2] (1.35ns)   --->   "%P_plus_load_16 = load i6 %P_plus_addr_16" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1489 'load' 'P_plus_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_172 : Operation 1490 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_16, i6 %P_hat_addr_20" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1490 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_172 : Operation 1491 [1/2] (1.35ns)   --->   "%P_plus_load_17 = load i6 %P_plus_addr_17" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1491 'load' 'P_plus_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_172 : Operation 1492 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_17, i6 %P_hat_addr_21" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1492 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_172 : Operation 1493 [2/2] (1.35ns)   --->   "%P_plus_load_18 = load i6 %P_plus_addr_18" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1493 'load' 'P_plus_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_172 : Operation 1494 [2/2] (1.35ns)   --->   "%P_plus_load_19 = load i6 %P_plus_addr_19" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1494 'load' 'P_plus_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 173 <SV = 141> <Delay = 2.70>
ST_173 : Operation 1495 [1/2] (1.35ns)   --->   "%P_plus_load_18 = load i6 %P_plus_addr_18" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1495 'load' 'P_plus_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_173 : Operation 1496 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_18, i6 %P_hat_addr_22" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1496 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_173 : Operation 1497 [1/2] (1.35ns)   --->   "%P_plus_load_19 = load i6 %P_plus_addr_19" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1497 'load' 'P_plus_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_173 : Operation 1498 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_19, i6 %P_hat_addr_23" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1498 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_173 : Operation 1499 [2/2] (1.35ns)   --->   "%P_plus_load_20 = load i6 %P_plus_addr_20" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1499 'load' 'P_plus_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_173 : Operation 1500 [2/2] (1.35ns)   --->   "%P_plus_load_21 = load i6 %P_plus_addr_21" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1500 'load' 'P_plus_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 174 <SV = 142> <Delay = 2.70>
ST_174 : Operation 1501 [1/2] (1.35ns)   --->   "%P_plus_load_20 = load i6 %P_plus_addr_20" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1501 'load' 'P_plus_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_174 : Operation 1502 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_20, i6 %P_hat_addr_24" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1502 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_174 : Operation 1503 [1/2] (1.35ns)   --->   "%P_plus_load_21 = load i6 %P_plus_addr_21" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1503 'load' 'P_plus_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_174 : Operation 1504 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_21, i6 %P_hat_addr_3" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1504 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_174 : Operation 1505 [2/2] (1.35ns)   --->   "%P_plus_load_22 = load i6 %P_plus_addr_22" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1505 'load' 'P_plus_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_174 : Operation 1506 [2/2] (1.35ns)   --->   "%P_plus_load_23 = load i6 %P_plus_addr_23" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1506 'load' 'P_plus_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 175 <SV = 143> <Delay = 2.70>
ST_175 : Operation 1507 [1/2] (1.35ns)   --->   "%P_plus_load_22 = load i6 %P_plus_addr_22" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1507 'load' 'P_plus_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_175 : Operation 1508 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_22, i6 %P_hat_addr_25" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1508 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_175 : Operation 1509 [1/2] (1.35ns)   --->   "%P_plus_load_23 = load i6 %P_plus_addr_23" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1509 'load' 'P_plus_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_175 : Operation 1510 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_23, i6 %P_hat_addr_26" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1510 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_175 : Operation 1511 [2/2] (1.35ns)   --->   "%P_plus_load_24 = load i6 %P_plus_addr_24" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1511 'load' 'P_plus_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_175 : Operation 1512 [2/2] (1.35ns)   --->   "%P_plus_load_25 = load i6 %P_plus_addr_25" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1512 'load' 'P_plus_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 176 <SV = 144> <Delay = 2.70>
ST_176 : Operation 1513 [1/2] (1.35ns)   --->   "%P_plus_load_24 = load i6 %P_plus_addr_24" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1513 'load' 'P_plus_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_176 : Operation 1514 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_24, i6 %P_hat_addr_27" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1514 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_176 : Operation 1515 [1/2] (1.35ns)   --->   "%P_plus_load_25 = load i6 %P_plus_addr_25" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1515 'load' 'P_plus_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_176 : Operation 1516 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_25, i6 %P_hat_addr_28" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1516 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_176 : Operation 1517 [2/2] (1.35ns)   --->   "%P_plus_load_26 = load i6 %P_plus_addr_26" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1517 'load' 'P_plus_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_176 : Operation 1518 [2/2] (1.35ns)   --->   "%P_plus_load_27 = load i6 %P_plus_addr_27" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1518 'load' 'P_plus_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 177 <SV = 145> <Delay = 2.70>
ST_177 : Operation 1519 [1/2] (1.35ns)   --->   "%P_plus_load_26 = load i6 %P_plus_addr_26" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1519 'load' 'P_plus_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_177 : Operation 1520 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_26, i6 %P_hat_addr_29" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1520 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_177 : Operation 1521 [1/2] (1.35ns)   --->   "%P_plus_load_27 = load i6 %P_plus_addr_27" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1521 'load' 'P_plus_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_177 : Operation 1522 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_27, i6 %P_hat_addr_30" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1522 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_177 : Operation 1523 [2/2] (1.35ns)   --->   "%P_plus_load_28 = load i6 %P_plus_addr_28" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1523 'load' 'P_plus_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_177 : Operation 1524 [2/2] (1.35ns)   --->   "%P_plus_load_29 = load i6 %P_plus_addr_29" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1524 'load' 'P_plus_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 178 <SV = 146> <Delay = 2.70>
ST_178 : Operation 1525 [1/2] (1.35ns)   --->   "%P_plus_load_28 = load i6 %P_plus_addr_28" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1525 'load' 'P_plus_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_178 : Operation 1526 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_28, i6 %P_hat_addr_4" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1526 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_178 : Operation 1527 [1/2] (1.35ns)   --->   "%P_plus_load_29 = load i6 %P_plus_addr_29" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1527 'load' 'P_plus_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_178 : Operation 1528 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_29, i6 %P_hat_addr_31" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1528 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_178 : Operation 1529 [2/2] (1.35ns)   --->   "%P_plus_load_30 = load i6 %P_plus_addr_30" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1529 'load' 'P_plus_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_178 : Operation 1530 [2/2] (1.35ns)   --->   "%P_plus_load_31 = load i6 %P_plus_addr_31" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1530 'load' 'P_plus_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 179 <SV = 147> <Delay = 2.70>
ST_179 : Operation 1531 [1/2] (1.35ns)   --->   "%P_plus_load_30 = load i6 %P_plus_addr_30" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1531 'load' 'P_plus_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_179 : Operation 1532 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_30, i6 %P_hat_addr_32" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1532 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_179 : Operation 1533 [1/2] (1.35ns)   --->   "%P_plus_load_31 = load i6 %P_plus_addr_31" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1533 'load' 'P_plus_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_179 : Operation 1534 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_31, i6 %P_hat_addr_33" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1534 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_179 : Operation 1535 [2/2] (1.35ns)   --->   "%P_plus_load_32 = load i6 %P_plus_addr_32" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1535 'load' 'P_plus_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_179 : Operation 1536 [2/2] (1.35ns)   --->   "%P_plus_load_33 = load i6 %P_plus_addr_33" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1536 'load' 'P_plus_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 180 <SV = 148> <Delay = 2.70>
ST_180 : Operation 1537 [1/2] (1.35ns)   --->   "%P_plus_load_32 = load i6 %P_plus_addr_32" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1537 'load' 'P_plus_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_180 : Operation 1538 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_32, i6 %P_hat_addr_34" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1538 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_180 : Operation 1539 [1/2] (1.35ns)   --->   "%P_plus_load_33 = load i6 %P_plus_addr_33" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1539 'load' 'P_plus_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_180 : Operation 1540 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_33, i6 %P_hat_addr_35" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1540 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_180 : Operation 1541 [2/2] (1.35ns)   --->   "%P_plus_load_34 = load i6 %P_plus_addr_34" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1541 'load' 'P_plus_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_180 : Operation 1542 [2/2] (1.35ns)   --->   "%P_plus_load_35 = load i6 %P_plus_addr_35" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1542 'load' 'P_plus_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 181 <SV = 149> <Delay = 2.70>
ST_181 : Operation 1543 [1/2] (1.35ns)   --->   "%P_plus_load_34 = load i6 %P_plus_addr_34" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1543 'load' 'P_plus_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_181 : Operation 1544 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_34, i6 %P_hat_addr_36" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1544 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_181 : Operation 1545 [1/2] (1.35ns)   --->   "%P_plus_load_35 = load i6 %P_plus_addr_35" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1545 'load' 'P_plus_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_181 : Operation 1546 [1/1] (1.35ns)   --->   "%store_ln148 = store i32 %P_plus_load_35, i6 %P_hat_addr_5" [../../src/hls_src/KF_kernel.cpp:148]   --->   Operation 1546 'store' 'store_ln148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_181 : Operation 1547 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 1547 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 182 <SV = 27> <Delay = 1.35>
ST_182 : Operation 1548 [1/1] (0.00ns)   --->   "%i_3 = phi i11 %add_ln153, void %.split, i11 0, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 1548 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1549 [1/1] (0.94ns)   --->   "%add_ln153 = add i11 %i_3, i11 1" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 1549 'add' 'add_ln153' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1550 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1550 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1551 [1/1] (0.85ns)   --->   "%icmp_ln153 = icmp_eq  i11 %i_3, i11 1800" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 1551 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1552 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1800, i64 1800, i64 1800"   --->   Operation 1552 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1553 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %.split, void" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 1553 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1554 [1/1] (0.00ns)   --->   "%i_3_cast = zext i11 %i_3" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 1554 'zext' 'i_3_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_182 : Operation 1555 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %i_3_cast" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 1555 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_182 : Operation 1556 [2/2] (1.35ns)   --->   "%dout_load = load i11 %dout_addr_1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 1556 'load' 'dout_load' <Predicate = (!icmp_ln153)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>

State 183 <SV = 28> <Delay = 2.70>
ST_183 : Operation 1557 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 1557 'specloopname' 'specloopname_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_183 : Operation 1558 [1/2] (1.35ns)   --->   "%dout_load = load i11 %dout_addr_1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 1558 'load' 'dout_load' <Predicate = (!icmp_ln153)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_183 : Operation 1559 [1/1] (0.00ns)   --->   "%bitcast_ln154 = bitcast i32 %dout_load" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 1559 'bitcast' 'bitcast_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_183 : Operation 1560 [1/1] (0.00ns)   --->   "%dout_addr_52 = getelementptr i32 %dout, i64 0, i64 %i_3_cast" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 1560 'getelementptr' 'dout_addr_52' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_183 : Operation 1561 [1/1] (1.35ns)   --->   "%store_ln154 = store i32 %bitcast_ln154, i11 %dout_addr_52" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 1561 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_183 : Operation 1562 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1562 'br' 'br_ln0' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 184 <SV = 28> <Delay = 0.00>
ST_184 : Operation 1563 [1/1] (0.00ns)   --->   "%ret_ln156 = ret" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 1563 'ret' 'ret_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'r' [27]  (1 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:45) with incoming values : ('add_ln45', ../../src/hls_src/KF_kernel.cpp:45) [49]  (0 ns)
	'getelementptr' operation ('din_addr', ../../src/hls_src/KF_kernel.cpp:46) [58]  (0 ns)
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:46) on array 'din' [59]  (1.35 ns)

 <State 3>: 2.7ns
The critical path consists of the following:
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:46) on array 'din' [59]  (1.35 ns)
	'store' operation ('store_ln46', ../../src/hls_src/KF_kernel.cpp:46) of variable 'bitcast_ln46', ../../src/hls_src/KF_kernel.cpp:46 on array 'din_', ../../src/hls_src/KF_kernel.cpp:42 [62]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr', ../../src/hls_src/KF_kernel.cpp:50) [65]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [66]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_2', ../../src/hls_src/KF_kernel.cpp:50) [69]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [70]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_4', ../../src/hls_src/KF_kernel.cpp:50) [73]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [74]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_6', ../../src/hls_src/KF_kernel.cpp:50) [77]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [78]  (1.35 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_8', ../../src/hls_src/KF_kernel.cpp:50) [81]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [82]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_10', ../../src/hls_src/KF_kernel.cpp:50) [85]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [86]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_12', ../../src/hls_src/KF_kernel.cpp:50) [89]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [90]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_14', ../../src/hls_src/KF_kernel.cpp:50) [93]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [94]  (1.35 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_16', ../../src/hls_src/KF_kernel.cpp:50) [97]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [98]  (1.35 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_18', ../../src/hls_src/KF_kernel.cpp:50) [101]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [102]  (1.35 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_20', ../../src/hls_src/KF_kernel.cpp:50) [105]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [106]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_22', ../../src/hls_src/KF_kernel.cpp:50) [109]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [110]  (1.35 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_24', ../../src/hls_src/KF_kernel.cpp:50) [113]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [114]  (1.35 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_26', ../../src/hls_src/KF_kernel.cpp:50) [117]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [118]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_28', ../../src/hls_src/KF_kernel.cpp:50) [121]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [122]  (1.35 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_30', ../../src/hls_src/KF_kernel.cpp:50) [125]  (0 ns)
	'store' operation ('store_ln50', ../../src/hls_src/KF_kernel.cpp:50) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:50 [126]  (1.35 ns)

 <State 20>: 2.14ns
The critical path consists of the following:
	'load' operation ('din_load_46', ../../src/hls_src/KF_kernel.cpp:64) on array 'din_', ../../src/hls_src/KF_kernel.cpp:42 [157]  (1.35 ns)
	'store' operation ('store_ln64', ../../src/hls_src/KF_kernel.cpp:64) of variable 'din_load_46', ../../src/hls_src/KF_kernel.cpp:64 on array 'x_hat', ../../src/hls_src/KF_kernel.cpp:64 [158]  (0.79 ns)

 <State 21>: 2.14ns
The critical path consists of the following:
	'load' operation ('din_load_1', ../../src/hls_src/KF_kernel.cpp:64) on array 'din_', ../../src/hls_src/KF_kernel.cpp:42 [161]  (1.35 ns)
	'store' operation ('store_ln64', ../../src/hls_src/KF_kernel.cpp:64) of variable 'din_load_1', ../../src/hls_src/KF_kernel.cpp:64 on array 'x_hat', ../../src/hls_src/KF_kernel.cpp:64 [162]  (0.79 ns)

 <State 22>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_47') [175]  (0 ns)
	'getelementptr' operation ('P_hat_addr_6') [183]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [184]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 23>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_hat_addr', ../../src/hls_src/KF_kernel.cpp:65) [187]  (0 ns)
	'store' operation ('store_ln65', ../../src/hls_src/KF_kernel.cpp:65) of constant 1 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [188]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_hat_addr_2', ../../src/hls_src/KF_kernel.cpp:65) [191]  (0 ns)
	'store' operation ('store_ln65', ../../src/hls_src/KF_kernel.cpp:65) of constant 1 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [192]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_hat_addr_4', ../../src/hls_src/KF_kernel.cpp:65) [195]  (0 ns)
	'store' operation ('store_ln65', ../../src/hls_src/KF_kernel.cpp:65) of constant 1 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [196]  (1.35 ns)

 <State 26>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:76) with incoming values : ('add_ln76', ../../src/hls_src/KF_kernel.cpp:76) [201]  (0 ns)
	'getelementptr' operation ('x_hat_addr_6', ../../src/hls_src/KF_kernel.cpp:76) [210]  (0 ns)
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:76) on array 'x_hat', ../../src/hls_src/KF_kernel.cpp:64 [211]  (0.79 ns)

 <State 27>: 2.14ns
The critical path consists of the following:
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:76) on array 'x_hat', ../../src/hls_src/KF_kernel.cpp:64 [211]  (0.79 ns)
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of variable 'x_hat_load', ../../src/hls_src/KF_kernel.cpp:76 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:43 [213]  (1.35 ns)

 <State 28>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('P_hat_load_35', ../../src/hls_src/KF_kernel.cpp:148) with incoming values : ('P_plus_load_35', ../../src/hls_src/KF_kernel.cpp:148) [461]  (0.489 ns)

 <State 29>: 2.21ns
The critical path consists of the following:
	'phi' operation ('P_hat_load_0', ../../src/hls_src/KF_kernel.cpp:148) with incoming values : ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:148) [466]  (0 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_0', ../../src/hls_src/KF_kernel.cpp:148 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [511]  (1.35 ns)
	blocking operation 0.857 ns on control path)

 <State 30>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_14', ../../src/hls_src/KF_kernel.cpp:148 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [537]  (1.35 ns)

 <State 31>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln99', ../../src/hls_src/KF_kernel.cpp:99) [481]  (0.948 ns)
	'getelementptr' operation ('din_addr_4', ../../src/hls_src/KF_kernel.cpp:99) [483]  (0 ns)
	'load' operation ('u[0]', ../../src/hls_src/KF_kernel.cpp:99) on array 'din_', ../../src/hls_src/KF_kernel.cpp:42 [484]  (1.35 ns)

 <State 32>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [512]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [513]  (1.35 ns)

 <State 33>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_2', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [516]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_2', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [517]  (1.35 ns)

 <State 34>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_4', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [520]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_4', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [521]  (1.35 ns)

 <State 35>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_6', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [525]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_6', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [526]  (1.35 ns)

 <State 36>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_9', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [529]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_9', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [530]  (1.35 ns)

 <State 37>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_11', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [533]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_11', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [534]  (1.35 ns)

 <State 38>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_13', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [538]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_13', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [539]  (1.35 ns)

 <State 39>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_16', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [542]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_16', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [543]  (1.35 ns)

 <State 40>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_18', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [546]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_18', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [547]  (1.35 ns)

 <State 41>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_20', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [551]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_20', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [552]  (1.35 ns)

 <State 42>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_23', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [555]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_23', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [556]  (1.35 ns)

 <State 43>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_25', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [559]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_25', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [560]  (1.35 ns)

 <State 44>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_27', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [564]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_27', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [565]  (1.35 ns)

 <State 45>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_30', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [568]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_30', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [569]  (1.35 ns)

 <State 46>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load_32', ../../src/hls_src/KF_kernel.cpp:102) on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [572]  (1.35 ns)
	'store' operation ('store_ln102', ../../src/hls_src/KF_kernel.cpp:102) of variable 'P_hat_load_32', ../../src/hls_src/KF_kernel.cpp:102 on array 'P', ../../src/hls_src/KF_kernel.cpp:84 [573]  (1.35 ns)

 <State 47>: 2.05ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 1 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [610]  (1.35 ns)
	blocking operation 0.698 ns on control path)

 <State 48>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [590]  (0 ns)
	'add' operation ('add_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [596]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_1_addr_36', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [598]  (0 ns)
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [599]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [599]  (1.35 ns)

 <State 50>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [602]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [602]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [602]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [602]  (6.02 ns)

 <State 54>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) [602]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109) of variable 'add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:109 on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:86 [604]  (0.79 ns)

 <State 55>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [612]  (1.35 ns)

 <State 56>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [614]  (1.35 ns)

 <State 57>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [616]  (1.35 ns)

 <State 58>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [618]  (1.35 ns)

 <State 59>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0.1 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [620]  (1.35 ns)

 <State 60>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [622]  (1.35 ns)

 <State 61>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 1 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [624]  (1.35 ns)

 <State 62>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [626]  (1.35 ns)

 <State 63>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [628]  (1.35 ns)

 <State 64>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [630]  (1.35 ns)

 <State 65>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [632]  (1.35 ns)

 <State 66>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [634]  (1.35 ns)

 <State 67>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [636]  (1.35 ns)

 <State 68>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 1 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [638]  (1.35 ns)

 <State 69>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [640]  (1.35 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [642]  (1.35 ns)

 <State 71>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of constant 0 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [644]  (1.35 ns)

 <State 72>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln113', ../../src/hls_src/KF_kernel.cpp:113) to 'matMultiply<float, 6, 6, 6>' [646]  (0.489 ns)

 <State 73>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:114) [649]  (0.489 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [695]  (1.35 ns)

 <State 75>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114) with incoming values : ('add_ln44', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:114) [662]  (0 ns)
	'add' operation ('add_ln48_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [670]  (0.887 ns)
	'getelementptr' operation ('tmp_mat_3_addr_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [672]  (0 ns)
	'load' operation ('tmp_mat_3_load_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:95 [673]  (1.35 ns)

 <State 76>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:95 [673]  (1.35 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [676]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [676]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [676]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [676]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [676]  (6.02 ns)

 <State 82>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_minus_addr_36', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) [677]  (0 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114) of variable 'add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:114 on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [678]  (1.35 ns)

 <State 83>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [695]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [696]  (1.35 ns)

 <State 84>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_2', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [699]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_2', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [700]  (1.35 ns)

 <State 85>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_4', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [703]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_4', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [704]  (1.35 ns)

 <State 86>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_6', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [707]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_6', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [708]  (1.35 ns)

 <State 87>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_8', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [711]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_8', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [712]  (1.35 ns)

 <State 88>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_10', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [715]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_10', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [716]  (1.35 ns)

 <State 89>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_12', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [719]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_12', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [720]  (1.35 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [769]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [769]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [769]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [769]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [769]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[2]', ../../src/hls_src/matrix_ops.h:68) [773]  (6.02 ns)

 <State 96>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_26', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [747]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_26', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [748]  (1.35 ns)

 <State 97>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_28', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [751]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_28', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [752]  (1.35 ns)

 <State 98>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_30', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [755]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_30', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [756]  (1.35 ns)

 <State 99>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_32', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [759]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_32', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [760]  (1.35 ns)

 <State 100>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load_34', ../../src/hls_src/KF_kernel.cpp:117) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:87 [763]  (1.35 ns)
	'store' operation ('store_ln117', ../../src/hls_src/KF_kernel.cpp:117) of variable 'P_minus_load_34', ../../src/hls_src/KF_kernel.cpp:117 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [764]  (1.35 ns)

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln132', ../../src/hls_src/KF_kernel.cpp:132) to 'matMultiply<float, 6, 6, 6>.4' [775]  (0.489 ns)

 <State 104>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133) [778]  (0.489 ns)

 <State 105>: 1.3ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133) [778]  (0 ns)
	'sub' operation ('empty_49', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:133) [788]  (0.868 ns)
	blocking operation 0.434 ns on control path)

 <State 106>: 2.23ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133) with incoming values : ('add_ln44_1', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:133) [791]  (0 ns)
	'add' operation ('add_ln48_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [799]  (0.878 ns)
	'getelementptr' operation ('tmp_mat_2_addr_37', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [801]  (0 ns)
	'load' operation ('tmp_mat_2_load_37', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [802]  (1.35 ns)

 <State 107>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_37', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [802]  (1.35 ns)

 <State 108>: 6.81ns
The critical path consists of the following:
	'load' operation ('R_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) on array 'R', ../../src/hls_src/KF_kernel.cpp:58 [804]  (0.79 ns)
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [805]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [805]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [805]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [805]  (6.02 ns)

 <State 112>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) [805]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133) of variable 'add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:133 on array 'mat_out' [807]  (0.79 ns)

 <State 113>: 0.79ns
The critical path consists of the following:
	'load' operation ('mat_out_assign_2_load', ../../src/hls_src/matrix_ops.h:108) on array 'mat_out' [812]  (0.79 ns)

 <State 114>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 115>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 116>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 117>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 118>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 119>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 120>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 121>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 122>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 123>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [813]  (6.71 ns)

 <State 124>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i_2', ../../src/hls_src/matrix_ops.h:108) [823]  (6.71 ns)

 <State 125>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln108', ../../src/hls_src/matrix_ops.h:108) of variable 'div_i_2', ../../src/hls_src/matrix_ops.h:108 on array 'S_inv', ../../src/hls_src/KF_kernel.cpp:123 [826]  (0.79 ns)

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln139', ../../src/hls_src/KF_kernel.cpp:139) to 'matMultiply<float, 6, 6, 6>.2' [829]  (0.489 ns)

 <State 129>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:140) [832]  (0.489 ns)

 <State 130>: 0.921ns
The critical path consists of the following:
	'add' operation ('add_ln79', ../../src/hls_src/KF_kernel.cpp:79) [860]  (0.921 ns)

 <State 131>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [841]  (0 ns)
	'add' operation ('add_ln48_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [847]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_3_addr_4', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [851]  (0 ns)
	'load' operation ('tmp_mat_3_load_4', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:95 [852]  (1.35 ns)

 <State 132>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_4', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:95 [852]  (1.35 ns)

 <State 133>: 6.81ns
The critical path consists of the following:
	'load' operation ('x_minus_load_6', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:86 [850]  (0.79 ns)
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [853]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [853]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [853]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [853]  (6.02 ns)

 <State 137>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) [853]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140) of variable 'add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:140 on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:89 [855]  (0.79 ns)

 <State 138>: 2.3ns
The critical path consists of the following:
	'sub' operation ('empty_51', ../../src/hls_src/KF_kernel.cpp:79) [1119]  (0.948 ns)
	'getelementptr' operation ('dout_addr_2', ../../src/hls_src/KF_kernel.cpp:149) [1121]  (0 ns)
	'store' operation ('store_ln149', ../../src/hls_src/KF_kernel.cpp:149) of variable 'x_plus_load', ../../src/hls_src/KF_kernel.cpp:147 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:43 [1122]  (1.35 ns)

 <State 139>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln149', ../../src/hls_src/KF_kernel.cpp:149) [1127]  (0.948 ns)
	'getelementptr' operation ('dout_addr_4', ../../src/hls_src/KF_kernel.cpp:149) [1129]  (0 ns)
	'store' operation ('store_ln149', ../../src/hls_src/KF_kernel.cpp:149) of variable 'x_plus_load_2', ../../src/hls_src/KF_kernel.cpp:147 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:43 [1130]  (1.35 ns)

 <State 140>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln149_2', ../../src/hls_src/KF_kernel.cpp:149) [1135]  (0.948 ns)
	'getelementptr' operation ('dout_addr_6', ../../src/hls_src/KF_kernel.cpp:149) [1137]  (0 ns)
	'store' operation ('store_ln149', ../../src/hls_src/KF_kernel.cpp:149) of variable 'x_plus_load_4', ../../src/hls_src/KF_kernel.cpp:147 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:43 [1138]  (1.35 ns)

 <State 141>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_14', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [928]  (1.35 ns)

 <State 142>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_1', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [865]  (1.35 ns)

 <State 143>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_1', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [865]  (1.35 ns)
	'xor' operation ('xor_ln68', ../../src/hls_src/matrix_ops.h:68) [867]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_1', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [869]  (1.35 ns)

 <State 144>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_3', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [875]  (1.35 ns)
	'xor' operation ('xor_ln68_2', ../../src/hls_src/matrix_ops.h:68) [877]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_5', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [879]  (1.35 ns)

 <State 145>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_5', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [885]  (1.35 ns)
	'xor' operation ('xor_ln68_4', ../../src/hls_src/matrix_ops.h:68) [887]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_9', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [889]  (1.35 ns)

 <State 146>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_8', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [898]  (1.35 ns)
	'xor' operation ('xor_ln68_6', ../../src/hls_src/matrix_ops.h:68) [900]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_13', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [902]  (1.35 ns)

 <State 147>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_10', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [908]  (1.35 ns)
	'xor' operation ('xor_ln68_8', ../../src/hls_src/matrix_ops.h:68) [910]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_17', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [912]  (1.35 ns)

 <State 148>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_12', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [918]  (1.35 ns)
	'xor' operation ('xor_ln68_10', ../../src/hls_src/matrix_ops.h:68) [920]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_21', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [922]  (1.35 ns)

 <State 149>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_15', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [931]  (1.35 ns)
	'xor' operation ('xor_ln68_12', ../../src/hls_src/matrix_ops.h:68) [933]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_25', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [935]  (1.35 ns)

 <State 150>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_17', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [941]  (1.35 ns)
	'xor' operation ('xor_ln68_14', ../../src/hls_src/matrix_ops.h:68) [943]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_29', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [945]  (1.35 ns)

 <State 151>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_19', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [951]  (1.35 ns)
	'xor' operation ('xor_ln68_16', ../../src/hls_src/matrix_ops.h:68) [953]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_33', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [955]  (1.35 ns)

 <State 152>: 3.11ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_22', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:93 [964]  (1.35 ns)
	'xor' operation ('xor_ln68_18', ../../src/hls_src/matrix_ops.h:68) [966]  (0.401 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'bitcast_ln68_37', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [968]  (1.35 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [863]  (6.02 ns)

 <State 154>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [863]  (6.02 ns)

 <State 155>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [863]  (6.02 ns)

 <State 156>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [863]  (6.02 ns)

 <State 157>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [863]  (6.02 ns)

 <State 158>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1_2_2', ../../src/hls_src/matrix_ops.h:68) [929]  (6.02 ns)

 <State 159>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1_4_4', ../../src/hls_src/matrix_ops.h:68) [995]  (6.02 ns)

 <State 160>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'sub_i1_4_4', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:92 [996]  (1.35 ns)

 <State 161>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln144', ../../src/hls_src/KF_kernel.cpp:144) to 'matMultiply<float, 6, 6, 6>' [1030]  (0.489 ns)

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 1.35ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1043]  (1.35 ns)

 <State 164>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1043]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1044]  (1.35 ns)

 <State 165>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_2', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1047]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_2', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1048]  (1.35 ns)

 <State 166>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_4', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1051]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_4', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1052]  (1.35 ns)

 <State 167>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_6', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1055]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_6', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1056]  (1.35 ns)

 <State 168>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_8', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1059]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_8', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1060]  (1.35 ns)

 <State 169>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_10', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1063]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_10', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1064]  (1.35 ns)

 <State 170>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_12', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1067]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_12', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1068]  (1.35 ns)

 <State 171>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_14', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1071]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_14', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1072]  (1.35 ns)

 <State 172>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_16', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1075]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_16', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1076]  (1.35 ns)

 <State 173>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_18', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1079]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_18', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1080]  (1.35 ns)

 <State 174>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_20', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1083]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_20', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1084]  (1.35 ns)

 <State 175>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_22', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1087]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_22', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1088]  (1.35 ns)

 <State 176>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_24', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1091]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_24', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1092]  (1.35 ns)

 <State 177>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_26', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1095]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_26', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1096]  (1.35 ns)

 <State 178>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_28', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1099]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_28', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1100]  (1.35 ns)

 <State 179>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_30', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1103]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_30', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1104]  (1.35 ns)

 <State 180>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_32', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1107]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_32', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1108]  (1.35 ns)

 <State 181>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load_34', ../../src/hls_src/KF_kernel.cpp:148) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:90 [1111]  (1.35 ns)
	'store' operation ('store_ln148', ../../src/hls_src/KF_kernel.cpp:148) of variable 'P_plus_load_34', ../../src/hls_src/KF_kernel.cpp:148 on array 'P_hat', ../../src/hls_src/KF_kernel.cpp:65 [1112]  (1.35 ns)

 <State 182>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:153) with incoming values : ('add_ln153', ../../src/hls_src/KF_kernel.cpp:153) [1147]  (0 ns)
	'getelementptr' operation ('dout_addr_1', ../../src/hls_src/KF_kernel.cpp:154) [1156]  (0 ns)
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:154) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:43 [1157]  (1.35 ns)

 <State 183>: 2.7ns
The critical path consists of the following:
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:154) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:43 [1157]  (1.35 ns)
	'store' operation ('store_ln154', ../../src/hls_src/KF_kernel.cpp:154) of variable 'bitcast_ln154', ../../src/hls_src/KF_kernel.cpp:154 on array 'dout' [1160]  (1.35 ns)

 <State 184>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
