xpm_cdc.sv,systemverilog,xpm,../../../opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1"
xpm_memory.sv,systemverilog,xpm,../../../opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_sim_netlist.v,verilog,xil_defaultlib,../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v,incdir="../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
