// Seed: 4038383260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  specify
    specparam id_8 = id_6;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1'h0] = 1 || id_2 || 1 ==? id_3 || 1 || id_2 || 1 || 1 & 1 & 1;
  module_0(
      id_3, id_2, id_2, id_2, id_2, id_2, id_3
  );
  wire id_4;
endmodule
