<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Thu Jun  6 13:15:43 2019

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":6:7:6:15|Top entity is set to testBench.
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":6:7:6:15|Synthesizing work.testbench.behavioral.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":353:13:353:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":364:7:364:9|Referenced variable sel is not in sensitivity list.
@N: CD364 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":457:4:457:16|Removing redundant assignment.
@N: CD364 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":473:19:473:31|Removing redundant assignment.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":321:7:321:13|Signal rom_var is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":45:7:45:20|Synthesizing work.lcd_controller.controller.
@N: CD231 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":57:15:57:16|Using onehot encoding for type control. For example, enumeration power_up is mapped to "100000".
@W: CD610 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":155:19:155:30|Index value 0 to 8 could be out of prefix range 7 downto 0. 
Post processing for work.lcd_controller.controller
@N: CL189 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":67:2:67:3|Register bit rw is always 0.
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\divFreq.vhd":4:7:4:13|Synthesizing work.divfreq.behavioral.
Post processing for work.divfreq.behavioral
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\Alu10bits.vhd":7:7:7:9|Synthesizing work.alu.behavioral.
Post processing for work.alu.behavioral
@W: CL117 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\Alu10bits.vhd":25:1:25:2|Latch generated from process for signal arithres(16 downto 0); possible missing assignment in an if or case statement.
Post processing for work.testbench.behavioral
@W: CL271 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Pruning unused bits 31 to 8 of PC_15(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_200[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_199[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_198[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_197[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_196[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_195[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_194[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_193[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_192[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_191[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_190[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_189[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_188[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_187[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_186[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_185[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_184[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_183[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_182[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_181[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_180[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_179[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_178[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_177[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_176[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_175[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_174[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_173[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_172[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_171[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_170[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_169[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_168[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_167[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_166[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_165[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_164[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_163[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_162[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_161[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_160[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_159[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_158[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_157[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_156[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_155[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_154[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_153[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_152[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_151[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_150[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_149[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_148[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_147[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_146[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_145[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_144[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_143[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_142[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_141[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_140[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_139[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_138[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_137[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_136[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_135[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_134[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_133[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_132[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_131[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_130[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_129[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_128[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_127[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_126[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_125[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_124[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_123[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_122[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_121[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_120[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_119[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_118[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_117[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_116[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_115[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_114[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_113[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_112[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_111[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_110[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_109[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_108[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_107[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_106[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_105[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_104[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_103[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_102[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_101[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

Only the first 100 messages of id 'CL282' are reported. To see all messages use 'report_messages -log C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\ProjectoFinal_impl1_compiler.srr -id CL282' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL282} -count unlimited' in the Tcl shell.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_15[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_14[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_13[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_12[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_11[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_10[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_9[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_8[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_7[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_6[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_5[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_4[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_3[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_2[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_1[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_0[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal REGB[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal REGA[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal MBR[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal IR[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal state[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal PC[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CL201 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":67:2:67:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000

At c_vhdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 156MB peak: 158MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime

Process completed successfully.
# Thu Jun  6 13:15:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun  6 13:15:53 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime

Process completed successfully.
# Thu Jun  6 13:15:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun  6 13:15:54 2019

###########################################################]
Pre-mapping Report

# Thu Jun  6 13:15:54 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

@A: FX681 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\stlncode.vhd":67:2:67:3|Initial value on register ptr[3:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":452:0:452:1|Initial value on register charSelection[7:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist testBench

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                              1.0 MHz       1000.000      system                                             system_clkgroup         17   
                                                                                                                                                          
0 -       testBench|sigOSC_inferred_clock     7.0 MHz       142.857       inferred                                           Inferred_clkgroup_0     71   
1 .         divFreq|clk_derived_clock         7.0 MHz       142.857       derived (from testBench|sigOSC_inferred_clock)     Inferred_clkgroup_0     1956 
==========================================================================================================================================================

@W: MT531 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\alu10bits.vhd":25:1:25:2|Found signal identified as System clock which controls 17 sequential elements including aluIns.arithres[16].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\divfreq.vhd":18:2:18:3|Found inferred clock testBench|sigOSC_inferred_clock which controls 71 sequential elements including divCU.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)

Encoding state machine state[0:5] (in view: work.lcd_controller(controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 152MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 152MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun  6 13:15:56 2019

###########################################################]
Map & Optimize Report

# Thu Jun  6 13:15:56 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "0111" on instance lcd.ptr[3:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_15[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_14[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_13[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_12[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_11[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_10[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_9[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_8[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_7[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_6[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_5[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_4[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_3[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_0[15:0].
@N: FX493 |Applying initial value "0000" on instance muxALU[3:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_200[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_199[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_198[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_197[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_196[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_195[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_194[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_193[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_192[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_191[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_190[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_189[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_188[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_187[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_186[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_185[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_184[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_183[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_182[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_181[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_180[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_179[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_178[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_177[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_176[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_175[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_174[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_173[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_172[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_171[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_170[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_169[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_168[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_167[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_166[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_165[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_164[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_163[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_162[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_161[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_160[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_159[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_158[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_157[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_156[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_155[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_154[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_153[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_152[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_151[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_150[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_149[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_148[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_147[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_146[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_145[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_144[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_143[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_142[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_141[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_140[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_139[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_138[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_137[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_136[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_135[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_134[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_133[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_132[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_131[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_130[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_129[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_128[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_127[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_126[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_125[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_124[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_123[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_122[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_121[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_120[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_119[7:0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\ProjectoFinal_impl1_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 151MB)

Encoding state machine state[0:5] (in view: work.lcd_controller(controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 174MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 174MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 174MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 171MB peak: 194MB)

@N: FA113 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":422:8:422:23|Pipelining module ControlUnit\.un65_state. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":357:1:357:2|Pushed in register debauncercu[2:0].
@N: FA113 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\stlncode.vhd":74:25:74:37|Pipelining module un3_clk_count[1:32]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\stlncode.vhd":67:2:67:3|Pushed in register clk_count[31:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 194MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 194MB)

@N: FX211 |Packed ROM ControlUnit\.MAR_1_0[7:0] (8 input, 8 output) to Block SelectRAM 
@N: FX211 |Packed ROM ControlUnit\.IR_3_0[7:0] (8 input, 8 output) to Block SelectRAM 
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":395:69:395:79|Generating ROM ControlUnit\.un26_ram[7:0] (in view: work.testBench(behavioral)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":387:105:387:115|Generating ROM ControlUnit\.PC_8[7:0] (in view: work.testBench(behavioral)).

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 194MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 198MB peak: 246MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   121.97ns		2461 /      2044

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 198MB peak: 246MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 198MB peak: 246MB)

@N: MT611 :|Automatically generated clock divFreq|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 2073 clock pin(s) of sequential element(s)
0 instances converted, 2073 sequential instances remain driven by gated/generated clocks

========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance           Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       oschIns                        OSCH                   2051       ControlUnit\.RAM_0[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       aluIns.arithres_RNO_0[16]      ORCALUT4               1          aluIns.arithres[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       aluIns.regALU\.un2_mux_i_0     ORCALUT4               16         aluIns.arithres[0]        No clocks found on inputs                                                                                                     
@K:CKID0004       un1_start_15_0_a2_0_a2         ORCALUT4               2          PC_2_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0005       sel_pad_RNI3QS41_1[0]          ORCALUT4               1          PC_3_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0006       un1_start_54_0_a2_0_a2         ORCALUT4               1          PC_4_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0007       un1_start_20_0_a2_0_a2         ORCALUT4               1          PC_1_.res_lat             No clocks found on inputs                                                                                                     
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 155MB peak: 246MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 196MB peak: 246MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 201MB peak: 246MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 246MB)

@W: MT420 |Found inferred clock testBench|sigOSC_inferred_clock with period 142.86ns. Please declare a user-defined clock on object "n:sigOSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun  6 13:16:09 2019
#


Top view:               testBench
Requested Frequency:    7.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 120.863

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
testBench|sigOSC_inferred_clock     7.0 MHz       45.5 MHz      142.857       21.994        120.863     inferred     Inferred_clkgroup_0
System                              1.0 MHz       1.1 MHz       1000.000      879.137       120.863     system       system_clkgroup    
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
System                           testBench|sigOSC_inferred_clock  |  142.857     120.863  |  No paths    -      |  No paths    -      |  No paths    -    
testBench|sigOSC_inferred_clock  System                           |  142.857     129.649  |  No paths    -      |  No paths    -      |  No paths    -    
testBench|sigOSC_inferred_clock  testBench|sigOSC_inferred_clock  |  142.857     120.863  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: testBench|sigOSC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                             Arrival            
Instance                   Reference                           Type        Pin     Net          Time        Slack  
                           Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------
PC_1_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_1_.o1     0.972       120.863
PC_1_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_1_.o2     0.972       120.863
PC_2_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_2_.o1     0.972       121.256
PC_2_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_2_.o2     0.972       121.256
PC_3_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_3_.o1     0.972       121.256
PC_3_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_3_.o2     0.972       121.256
PC_4_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_4_.o1     0.972       121.399
PC_4_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_4_.o2     0.972       121.399
ControlUnit\.MAR_1_0_0     testBench|sigOSC_inferred_clock     SP8KC       DO3     MAR[3]       12.260      122.178
ControlUnit\.MAR_1_0_0     testBench|sigOSC_inferred_clock     SP8KC       DO2     MAR[2]       12.329      122.291
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                 Required            
Instance                      Reference                           Type        Pin     Net                              Time         Slack  
                              Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------
ControlUnit\.RegsGen_0[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_1[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_2[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_3[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_4[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_5[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_6[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_7[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_8[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_9[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      142.857
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         142.751

    - Propagation time:                      21.889
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     120.863

    Number of logic level(s):                20
    Starting point:                          PC_1_.II_0 / Q
    Ending point:                            ControlUnit\.RegsGen_0[3] / D
    The start point is clocked by            testBench|sigOSC_inferred_clock [rising] on pin CK
    The end   point is clocked by            testBench|sigOSC_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin                Arrival     No. of    
Name                                       Type         Name     Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PC_1_.II_0                                 FD1S3DX      Q        Out     0.972      0.972       -         
PC_1_.o1                                   Net          -        -       -          -           1         
PC_1_.res_lat_RNITEKU                      ORCALUT4     A        In      0.000      0.972       -         
PC_1_.res_lat_RNITEKU                      ORCALUT4     Z        Out     1.374      2.345       -         
pcview_c[1]                                Net          -        -       -          -           36        
un25_regsgen_cry_0_0                       CCU2D        A1       In      0.000      2.345       -         
un25_regsgen_cry_0_0                       CCU2D        COUT     Out     1.544      3.890       -         
un25_regsgen_cry_0                         Net          -        -       -          -           1         
un25_regsgen_cry_1_0                       CCU2D        CIN      In      0.000      3.890       -         
un25_regsgen_cry_1_0                       CCU2D        S1       Out     1.879      5.769       -         
N_11896_a                                  Net          -        -       -          -           26        
ControlUnit\.PC_8128_3                     ROM64X1A     AD3      In      0.000      5.769       -         
ControlUnit\.PC_8128_3                     ROM64X1A     DO0      Out     1.167      6.937       -         
ControlUnit\.PC_8128_3                     Net          -        -       -          -           1         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     B        In      0.000      6.937       -         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     Z        Out     1.017      7.954       -         
ControlUnit\.PC_83mux_iv_0[0]              Net          -        -       -          -           1         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     B        In      0.000      7.954       -         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     Z        Out     1.424      9.377       -         
ControlUnit\.PC_8[3]                       Net          -        -       -          -           66        
un127_regsgen_3_am[7]                      ORCALUT4     A        In      0.000      9.377       -         
un127_regsgen_3_am[7]                      ORCALUT4     Z        Out     1.017      10.394      -         
un127_regsgen_3_am[7]                      Net          -        -       -          -           1         
un127_regsgen_3[7]                         PFUMX        BLUT     In      0.000      10.394      -         
un127_regsgen_3[7]                         PFUMX        Z        Out     -0.033     10.361      -         
N_3677                                     Net          -        -       -          -           1         
un127_regsgen_7[7]                         L6MUX21      D0       In      0.000      10.361      -         
un127_regsgen_7[7]                         L6MUX21      Z        Out     0.732      11.093      -         
N_3709                                     Net          -        -       -          -           1         
un127_regsgen_15[7]                        L6MUX21      D0       In      0.000      11.093      -         
un127_regsgen_15[7]                        L6MUX21      Z        Out     1.982      13.075      -         
un127_regsgen_a[7]                         Net          -        -       -          -           593       
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     C        In      0.000      13.075      -         
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     Z        Out     1.017      14.092      -         
N_3005                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     B        In      0.000      14.092      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     Z        Out     1.017      15.109      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     C        In      0.000      15.109      -         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     Z        Out     1.017      16.126      -         
ControlUnit\.un131_regsgen_139_bm[3]       Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139[3]          PFUMX        ALUT     In      0.000      16.126      -         
ControlUnit\.un131_regsgen_139[3]          PFUMX        Z        Out     -0.064     16.062      -         
N_3037                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      D0       In      0.000      16.062      -         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      Z        Out     0.732      16.794      -         
N_3133                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      D0       In      0.000      16.794      -         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      Z        Out     0.732      17.526      -         
N_3261                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     A        In      0.000      17.526      -         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     Z        Out     1.017      18.543      -         
N_3517                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     B        In      0.000      18.543      -         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     Z        Out     1.017      19.559      -         
ControlUnit\.un131_regsgen[3]              Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     A        In      0.000      19.559      -         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     Z        Out     1.017      20.576      -         
N_7120                                     Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     C        In      0.000      20.576      -         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     Z        Out     1.313      21.889      -         
ControlUnit\.RegsGen_0_10[3]               Net          -        -       -          -           16        
ControlUnit\.RegsGen_0[3]                  FD1P3DX      D        In      0.000      21.889      -         
==========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                           Arrival            
Instance                Reference     Type        Pin     Net              Time        Slack  
                        Clock                                                                 
----------------------------------------------------------------------------------------------
PC_1_.res_lat           System        FD1S1D      Q       PC_1_.o3         0.972       120.863
PC_2_.res_lat           System        FD1S1D      Q       PC_2_.o3         0.972       121.256
PC_3_.res_lat           System        FD1S1D      Q       PC_3_.o3         0.972       121.256
PC_4_.res_lat           System        FD1S1D      Q       PC_4_.o3         0.972       121.399
PC_0_.res_lat           System        FD1S1D      Q       PC_0_.o3         0.972       124.299
aluIns.arithres[16]     System        FD1S1D      Q       FlagReg_c[0]     1.148       133.717
aluIns.arithres[7]      System        FD1S1AY     Q       ACC[7]           1.044       133.821
aluIns.arithres[15]     System        FD1S1AY     Q       ACC[15]          1.180       134.702
aluIns.arithres[0]      System        FD1S1AY     Q       ACC[0]           1.044       134.838
aluIns.arithres[1]      System        FD1S1AY     Q       ACC[1]           1.044       134.838
==============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                           Required            
Instance                      Reference     Type        Pin     Net                              Time         Slack  
                              Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------
ControlUnit\.RegsGen_0[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_1[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_2[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_3[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_4[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_5[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_6[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_7[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_8[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_9[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      142.857
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         142.751

    - Propagation time:                      21.889
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     120.863

    Number of logic level(s):                20
    Starting point:                          PC_1_.res_lat / Q
    Ending point:                            ControlUnit\.RegsGen_0[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            testBench|sigOSC_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin                Arrival     No. of    
Name                                       Type         Name     Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PC_1_.res_lat                              FD1S1D       Q        Out     0.972      0.972       -         
PC_1_.o3                                   Net          -        -       -          -           1         
PC_1_.res_lat_RNITEKU                      ORCALUT4     C        In      0.000      0.972       -         
PC_1_.res_lat_RNITEKU                      ORCALUT4     Z        Out     1.374      2.345       -         
pcview_c[1]                                Net          -        -       -          -           36        
un25_regsgen_cry_0_0                       CCU2D        A1       In      0.000      2.345       -         
un25_regsgen_cry_0_0                       CCU2D        COUT     Out     1.544      3.890       -         
un25_regsgen_cry_0                         Net          -        -       -          -           1         
un25_regsgen_cry_1_0                       CCU2D        CIN      In      0.000      3.890       -         
un25_regsgen_cry_1_0                       CCU2D        S1       Out     1.879      5.769       -         
N_11896_a                                  Net          -        -       -          -           26        
ControlUnit\.PC_8128_3                     ROM64X1A     AD3      In      0.000      5.769       -         
ControlUnit\.PC_8128_3                     ROM64X1A     DO0      Out     1.167      6.937       -         
ControlUnit\.PC_8128_3                     Net          -        -       -          -           1         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     B        In      0.000      6.937       -         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     Z        Out     1.017      7.954       -         
ControlUnit\.PC_83mux_iv_0[0]              Net          -        -       -          -           1         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     B        In      0.000      7.954       -         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     Z        Out     1.424      9.377       -         
ControlUnit\.PC_8[3]                       Net          -        -       -          -           66        
un127_regsgen_3_am[7]                      ORCALUT4     A        In      0.000      9.377       -         
un127_regsgen_3_am[7]                      ORCALUT4     Z        Out     1.017      10.394      -         
un127_regsgen_3_am[7]                      Net          -        -       -          -           1         
un127_regsgen_3[7]                         PFUMX        BLUT     In      0.000      10.394      -         
un127_regsgen_3[7]                         PFUMX        Z        Out     -0.033     10.361      -         
N_3677                                     Net          -        -       -          -           1         
un127_regsgen_7[7]                         L6MUX21      D0       In      0.000      10.361      -         
un127_regsgen_7[7]                         L6MUX21      Z        Out     0.732      11.093      -         
N_3709                                     Net          -        -       -          -           1         
un127_regsgen_15[7]                        L6MUX21      D0       In      0.000      11.093      -         
un127_regsgen_15[7]                        L6MUX21      Z        Out     1.982      13.075      -         
un127_regsgen_a[7]                         Net          -        -       -          -           593       
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     C        In      0.000      13.075      -         
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     Z        Out     1.017      14.092      -         
N_3005                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     B        In      0.000      14.092      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     Z        Out     1.017      15.109      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     C        In      0.000      15.109      -         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     Z        Out     1.017      16.126      -         
ControlUnit\.un131_regsgen_139_bm[3]       Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139[3]          PFUMX        ALUT     In      0.000      16.126      -         
ControlUnit\.un131_regsgen_139[3]          PFUMX        Z        Out     -0.064     16.062      -         
N_3037                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      D0       In      0.000      16.062      -         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      Z        Out     0.732      16.794      -         
N_3133                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      D0       In      0.000      16.794      -         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      Z        Out     0.732      17.526      -         
N_3261                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     A        In      0.000      17.526      -         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     Z        Out     1.017      18.543      -         
N_3517                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     B        In      0.000      18.543      -         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     Z        Out     1.017      19.559      -         
ControlUnit\.un131_regsgen[3]              Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     A        In      0.000      19.559      -         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     Z        Out     1.017      20.576      -         
N_7120                                     Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     C        In      0.000      20.576      -         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     Z        Out     1.313      21.889      -         
ControlUnit\.RegsGen_0_10[3]               Net          -        -       -          -           16        
ControlUnit\.RegsGen_0[3]                  FD1P3DX      D        In      0.000      21.889      -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 246MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 246MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000ze-1

Register bits: 2049 of 6864 (30%)
Latch bits:      22
PIC Latch:       0
I/O cells:       45
Block Rams : 2 of 26 (7%)


Details:
CCU2D:          105
FD1P3AX:        1617
FD1P3AY:        4
FD1P3BX:        1
FD1P3DX:        308
FD1P3IX:        6
FD1S1AY:        16
FD1S1D:         6
FD1S3AX:        12
FD1S3AY:        3
FD1S3BX:        5
FD1S3DX:        5
FD1S3IX:        75
FD1S3JX:        3
GSR:            1
IB:             6
INV:            4
L6MUX21:        321
OB:             39
OFS1P3DX:       10
ORCALUT4:       2320
OSCH:           1
PFUMX:          566
PUR:            1
ROM128X1A:      16
ROM16X1A:       16
ROM64X1A:       16
SP8KC:          2
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 43MB peak: 246MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Thu Jun  6 13:16:09 2019

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
