library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity pwm_demo is
port(
	clk:in std_logic;
	LED:out std_logic_vector(9 downto 0)
);
end pwm_demo;

architecture pwm of pwm_demo is
signal pwm_count:std_logic_vector(7 downto 0); --0 count to 255
signal div_count:std_logic_vector(5 downto 0); --目標是1,000,000Hz  要除50除頻器

signal usClk:std_logic;  --1 microSec的clk

begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			if(div_count>=49) then
				div_count <= (others=>'0');
			else
				div_count <= div_count +1;
			end if;
		end if;
	end;
	
	usClk <= '1' when div_count < 25 else
			<= '0';
	
	process(usClk) 
	begin
		if(rising_edge(usClk)) then
			pwm_count <= pwm_count + 1;
		end if;
	end process;
	
	

end pwm;