

================================================================
== Vivado HLS Report for 'prefixsum_sw'
================================================================
* Date:           Mon Dec 14 16:15:31 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_prefixsum
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      383|      383| 3.830 us | 3.830 us |  383|  383|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      381|      381|         3|          -|          -|   127|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     82|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|      61|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      61|    175|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln9_1_fu_114_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln9_fu_92_p2     |     +    |      0|  0|  15|           8|           2|
    |i_fu_108_p2          |     +    |      0|  0|  15|           8|           1|
    |icmp_ln8_fu_86_p2    |   icmp   |      0|  0|  13|           8|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  82|          56|          44|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_0_reg_75      |   9|          2|    8|         16|
    |in_r_address0   |  15|          3|    7|         21|
    |out_r_address0  |  21|          4|    7|         28|
    |out_r_d0        |  15|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           |  93|         18|   55|        167|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln9_1_reg_148   |  32|   0|   32|          0|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_0_reg_75          |   8|   0|    8|          0|
    |i_reg_143           |   8|   0|    8|          0|
    |zext_ln9_1_reg_133  |   8|   0|   64|         56|
    +--------------------+----+----+-----+-----------+
    |Total               |  61|   0|  117|         56|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | prefixsum_sw | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | prefixsum_sw | return value |
|ap_start        |  in |    1| ap_ctrl_hs | prefixsum_sw | return value |
|ap_done         | out |    1| ap_ctrl_hs | prefixsum_sw | return value |
|ap_idle         | out |    1| ap_ctrl_hs | prefixsum_sw | return value |
|ap_ready        | out |    1| ap_ctrl_hs | prefixsum_sw | return value |
|in_r_address0   | out |    7|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

