{"Source Block": ["hdl/library/util_cic/cic_comb.v@82:98@HdlStmProcess", "wire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n  end else begin\n    data_in_seq <= SEQ != 1 ? state : 'h00;\n  end\nend\n\ngenerate\ngenvar i, j;\n\nfor (j = 0; j < NUM_STAGES; j = j + 1) begin\n"], "Clone Blocks": [["hdl/library/util_cic/cic_comb.v@80:90", "endgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n  end else begin\n"], ["hdl/library/util_cic/cic_comb.v@79:89", "end\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n"]], "Diff Content": {"Delete": [[87, "always @(*) begin\n"], [88, "  if (ce == 1'b1) begin\n"], [89, "    data_in_seq <= data_in;\n"], [90, "  end else begin\n"], [91, "    data_in_seq <= SEQ != 1 ? state : 'h00;\n"], [93, "end\n"]], "Add": [[93, "  endgenerate\n"], [93, "  wire [DATA_WIDTH-1:0] mask;\n"], [93, "  reg [DATA_WIDTH-1:0] data_in_seq;\n"], [93, "  wire [DATA_WIDTH-1:0] storage_out;\n"], [93, "  wire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n"], [93, "  always @(*) begin\n"], [93, "    if (ce == 1'b1) begin\n"], [93, "      data_in_seq <= data_in;\n"], [93, "    end else begin\n"], [93, "      data_in_seq <= SEQ != 1 ? state : 'h00;\n"], [93, "    end\n"], [93, "  end\n"]]}}