Analysis & Synthesis report for vdc_top
Sat Apr 09 07:04:36 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |vdc_top|INI
 10. State Machine - |vdc_top|huc6270:VDC|CPU
 11. State Machine - |vdc_top|huc6270:VDC|DMAS
 12. State Machine - |vdc_top|huc6270:VDC|DMA
 13. State Machine - |vdc_top|huc6270:VDC|MC
 14. State Machine - |vdc_top|huc6270:VDC|REN
 15. State Machine - |vdc_top|huc6270:VDC|SP2
 16. State Machine - |vdc_top|huc6270:VDC|SP1
 17. State Machine - |vdc_top|huc6270:VDC|BG2
 18. State Machine - |vdc_top|huc6270:VDC|BG1
 19. State Machine - |vdc_top|huc6260:VCE|CTRL
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated
 25. Source assignments for huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated
 26. Source assignments for huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated
 27. Source assignments for huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated
 28. Source assignments for huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated
 29. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: huc6260:VCE|colram:ram|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: huc6270:VDC|satram:sat|altsyncram:altsyncram_component
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "huc6270:VDC|satram:sat"
 38. Port Connectivity Checks: "huc6270:VDC|linebuf:bg_buf"
 39. Port Connectivity Checks: "huc6270:VDC"
 40. Port Connectivity Checks: "huc6260:VCE|colram:ram"
 41. Port Connectivity Checks: "huc6260:VCE"
 42. Port Connectivity Checks: "hex:hexd0"
 43. Port Connectivity Checks: "hex:hexd1"
 44. Port Connectivity Checks: "hex:hexd2"
 45. Port Connectivity Checks: "hex:hexd3"
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 09 07:04:36 2011   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; vdc_top                                 ;
; Top-level Entity Name              ; vdc_top                                 ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 4,615                                   ;
;     Total combinational functions  ; 2,682                                   ;
;     Dedicated logic registers      ; 2,557                                   ;
; Total registers                    ; 2557                                    ;
; Total pins                         ; 184                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 53,504                                  ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; vdc_top            ; vdc_top            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+
; ../src/vdc_top.vhd               ; yes             ; User VHDL File                         ; C:/_data/FPGA/PCE/src/vdc_top.vhd                           ;
; ../src/colram.vhd                ; yes             ; User Wizard-Generated File             ; C:/_data/FPGA/PCE/src/colram.vhd                            ;
; ../src/hex.vhd                   ; yes             ; User VHDL File                         ; C:/_data/FPGA/PCE/src/hex.vhd                               ;
; ../src/huc6260.vhd               ; yes             ; User VHDL File                         ; C:/_data/FPGA/PCE/src/huc6260.vhd                           ;
; ../src/huc6270.vhd               ; yes             ; User VHDL File                         ; C:/_data/FPGA/PCE/src/huc6270.vhd                           ;
; ../src/linebuf.vhd               ; yes             ; User Wizard-Generated File             ; C:/_data/FPGA/PCE/src/linebuf.vhd                           ;
; ../src/pll.vhd                   ; yes             ; User Wizard-Generated File             ; C:/_data/FPGA/PCE/src/pll.vhd                               ;
; ../src/scanline.vhd              ; yes             ; User Wizard-Generated File             ; C:/_data/FPGA/PCE/src/scanline.vhd                          ;
; ../src/satram.vhd                ; yes             ; User Wizard-Generated File             ; C:/_data/FPGA/PCE/src/satram.vhd                            ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_9q72.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/_data/FPGA/PCE/syn_vdc/db/altsyncram_9q72.tdf            ;
; /_data/fpga/pce/data/vce.mif     ; yes             ; Auto-Found Memory Initialization File  ; /_data/fpga/pce/data/vce.mif                                ;
; db/altsyncram_0go1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/_data/FPGA/PCE/syn_vdc/db/altsyncram_0go1.tdf            ;
; db/altsyncram_5l52.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/_data/FPGA/PCE/syn_vdc/db/altsyncram_5l52.tdf            ;
; db/altsyncram_0oq1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/_data/FPGA/PCE/syn_vdc/db/altsyncram_0oq1.tdf            ;
; /_data/fpga/pce/data/sat.mif     ; yes             ; Auto-Found Memory Initialization File  ; /_data/fpga/pce/data/sat.mif                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 4,615                                 ;
;                                             ;                                       ;
; Total combinational functions               ; 2682                                  ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 1463                                  ;
;     -- 3 input functions                    ; 607                                   ;
;     -- <=2 input functions                  ; 612                                   ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 2086                                  ;
;     -- arithmetic mode                      ; 596                                   ;
;                                             ;                                       ;
; Total registers                             ; 2557                                  ;
;     -- Dedicated logic registers            ; 2557                                  ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 184                                   ;
; Total memory bits                           ; 53504                                 ;
; Total PLLs                                  ; 1                                     ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2607                                  ;
; Total fan-out                               ; 17822                                 ;
; Average fan-out                             ; 3.25                                  ;
+---------------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |vdc_top                                     ; 2682 (99)         ; 2557 (68)    ; 53504       ; 0            ; 0       ; 0         ; 184  ; 0            ; |vdc_top                                                                                           ; work         ;
;    |huc6260:VCE|                             ; 96 (96)           ; 51 (51)      ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE                                                                               ;              ;
;       |colram:ram|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|colram:ram                                                                    ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|colram:ram|altsyncram:altsyncram_component                                    ;              ;
;             |altsyncram_9q72:auto_generated| ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated     ;              ;
;       |scanline:sl0|                         ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|scanline:sl0                                                                  ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component                                  ;              ;
;             |altsyncram_0go1:auto_generated| ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated   ;              ;
;       |scanline:sl1|                         ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|scanline:sl1                                                                  ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component                                  ;              ;
;             |altsyncram_0go1:auto_generated| ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated   ;              ;
;    |huc6270:VDC|                             ; 2487 (2487)       ; 2438 (2438)  ; 12032       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC                                                                               ;              ;
;       |linebuf:bg_buf|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC|linebuf:bg_buf                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_5l52:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated ;              ;
;       |satram:sat|                           ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC|satram:sat                                                                    ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component                                    ;              ;
;             |altsyncram_0oq1:auto_generated| ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated     ;              ;
;    |pll:pll|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|pll:pll                                                                                   ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vdc_top|pll:pll|altpll:altpll_component                                                           ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 512          ; 9            ; 512          ; 9            ; 4608  ; ../data/vce.mif ;
; huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; None            ;
; huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; None            ;
; huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None            ;
; huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; ../data/sat.mif ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|INI                                                                                                 ;
+----------------+-------------+-------------+-------------+----------------+----------------+----------------+----------------+
; Name           ; INI.INI_END ; INI.INI_WR2 ; INI.INI_WR1 ; INI.INI_FL_RD4 ; INI.INI_FL_RD3 ; INI.INI_FL_RD2 ; INI.INI_FL_RD1 ;
+----------------+-------------+-------------+-------------+----------------+----------------+----------------+----------------+
; INI.INI_FL_RD1 ; 0           ; 0           ; 0           ; 0              ; 0              ; 0              ; 0              ;
; INI.INI_FL_RD2 ; 0           ; 0           ; 0           ; 0              ; 0              ; 1              ; 1              ;
; INI.INI_FL_RD3 ; 0           ; 0           ; 0           ; 0              ; 1              ; 0              ; 1              ;
; INI.INI_FL_RD4 ; 0           ; 0           ; 0           ; 1              ; 0              ; 0              ; 1              ;
; INI.INI_WR1    ; 0           ; 0           ; 1           ; 0              ; 0              ; 0              ; 1              ;
; INI.INI_WR2    ; 0           ; 1           ; 0           ; 0              ; 0              ; 0              ; 1              ;
; INI.INI_END    ; 1           ; 0           ; 0           ; 0              ; 0              ; 0              ; 1              ;
+----------------+-------------+-------------+-------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|CPU                                               ;
+--------------------+--------------+--------------------+----------------+--------------+
; Name               ; CPU.CPU_WAIT ; CPU.CPU_RAM_WR_INC ; CPU.CPU_RAM_RD ; CPU.CPU_IDLE ;
+--------------------+--------------+--------------------+----------------+--------------+
; CPU.CPU_IDLE       ; 0            ; 0                  ; 0              ; 0            ;
; CPU.CPU_RAM_RD     ; 0            ; 0                  ; 1              ; 1            ;
; CPU.CPU_RAM_WR_INC ; 0            ; 1                  ; 0              ; 1            ;
; CPU.CPU_WAIT       ; 1            ; 0                  ; 0              ; 1            ;
+--------------------+--------------+--------------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|DMAS                                                             ;
+-----------------+---------------+-----------------+-----------------+----------------+----------------+
; Name            ; DMAS.DMAS_END ; DMAS.DMAS_WRITE ; DMAS.DMAS_READ2 ; DMAS.DMAS_READ ; DMAS.DMAS_IDLE ;
+-----------------+---------------+-----------------+-----------------+----------------+----------------+
; DMAS.DMAS_IDLE  ; 0             ; 0               ; 0               ; 0              ; 0              ;
; DMAS.DMAS_READ  ; 0             ; 0               ; 0               ; 1              ; 1              ;
; DMAS.DMAS_READ2 ; 0             ; 0               ; 1               ; 0              ; 1              ;
; DMAS.DMAS_WRITE ; 0             ; 1               ; 0               ; 0              ; 1              ;
; DMAS.DMAS_END   ; 1             ; 0               ; 0               ; 0              ; 1              ;
+-----------------+---------------+-----------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|DMA                                                                                     ;
+----------------+---------------+--------------+----------------+---------------+---------------+--------------+--------------+
; Name           ; DMA.DMA_LOOP2 ; DMA.DMA_LOOP ; DMA.DMA_WRITE2 ; DMA.DMA_WRITE ; DMA.DMA_READ2 ; DMA.DMA_READ ; DMA.DMA_IDLE ;
+----------------+---------------+--------------+----------------+---------------+---------------+--------------+--------------+
; DMA.DMA_IDLE   ; 0             ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ;
; DMA.DMA_READ   ; 0             ; 0            ; 0              ; 0             ; 0             ; 1            ; 1            ;
; DMA.DMA_READ2  ; 0             ; 0            ; 0              ; 0             ; 1             ; 0            ; 1            ;
; DMA.DMA_WRITE  ; 0             ; 0            ; 0              ; 1             ; 0             ; 0            ; 1            ;
; DMA.DMA_WRITE2 ; 0             ; 0            ; 1              ; 0             ; 0             ; 0            ; 1            ;
; DMA.DMA_LOOP   ; 0             ; 1            ; 0              ; 0             ; 0             ; 0            ; 1            ;
; DMA.DMA_LOOP2  ; 1             ; 0            ; 0              ; 0             ; 0             ; 0            ; 1            ;
+----------------+---------------+--------------+----------------+---------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|MC                                                                                                             ;
+-------------+-----------+------------+-----------+------------+------------+-------------+----------+-----------+----------+-----------+------------+
; Name        ; MC.MC_CPU ; MC.MC_PCPU ; MC.MC_DMA ; MC.MC_PDMA ; MC.MC_DMAS ; MC.MC_PDMAS ; MC.MC_SP ; MC.MC_PSP ; MC.MC_BG ; MC.MC_PBG ; MC.MC_IDLE ;
+-------------+-----------+------------+-----------+------------+------------+-------------+----------+-----------+----------+-----------+------------+
; MC.MC_IDLE  ; 0         ; 0          ; 0         ; 0          ; 0          ; 0           ; 0        ; 0         ; 0        ; 0         ; 0          ;
; MC.MC_PBG   ; 0         ; 0          ; 0         ; 0          ; 0          ; 0           ; 0        ; 0         ; 0        ; 1         ; 1          ;
; MC.MC_BG    ; 0         ; 0          ; 0         ; 0          ; 0          ; 0           ; 0        ; 0         ; 1        ; 0         ; 1          ;
; MC.MC_PSP   ; 0         ; 0          ; 0         ; 0          ; 0          ; 0           ; 0        ; 1         ; 0        ; 0         ; 1          ;
; MC.MC_SP    ; 0         ; 0          ; 0         ; 0          ; 0          ; 0           ; 1        ; 0         ; 0        ; 0         ; 1          ;
; MC.MC_PDMAS ; 0         ; 0          ; 0         ; 0          ; 0          ; 1           ; 0        ; 0         ; 0        ; 0         ; 1          ;
; MC.MC_DMAS  ; 0         ; 0          ; 0         ; 0          ; 1          ; 0           ; 0        ; 0         ; 0        ; 0         ; 1          ;
; MC.MC_PDMA  ; 0         ; 0          ; 0         ; 1          ; 0          ; 0           ; 0        ; 0         ; 0        ; 0         ; 1          ;
; MC.MC_DMA   ; 0         ; 0          ; 1         ; 0          ; 0          ; 0           ; 0        ; 0         ; 0        ; 0         ; 1          ;
; MC.MC_PCPU  ; 0         ; 1          ; 0         ; 0          ; 0          ; 0           ; 0        ; 0         ; 0        ; 0         ; 1          ;
; MC.MC_CPU   ; 1         ; 0          ; 0         ; 0          ; 0          ; 0           ; 0        ; 0         ; 0        ; 0         ; 1          ;
+-------------+-----------+------------+-----------+------------+------------+-------------+----------+-----------+----------+-----------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|REN                            ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; REN.REN_CLK ; REN.REN_BGW ; REN.REN_INI ; REN.REN_BGR ;
+-------------+-------------+-------------+-------------+-------------+
; REN.REN_BGR ; 0           ; 0           ; 0           ; 0           ;
; REN.REN_INI ; 0           ; 0           ; 1           ; 1           ;
; REN.REN_BGW ; 0           ; 1           ; 0           ; 1           ;
; REN.REN_CLK ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|SP2                                                                                                                                          ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; Name          ; SP2.SP2_END ; SP2.SP2_RD3_W ; SP2.SP2_RD3 ; SP2.SP2_RD2_W ; SP2.SP2_RD2 ; SP2.SP2_RD1_W ; SP2.SP2_RD1 ; SP2.SP2_RD0_W ; SP2.SP2_RD0 ; SP2.SP2_INI_W ; SP2.SP2_INI ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; SP2.SP2_INI   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ;
; SP2.SP2_INI_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 1           ;
; SP2.SP2_RD0   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 1           ;
; SP2.SP2_RD0_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD1   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD1_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD2   ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD2_W ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD3   ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD3_W ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_END   ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|SP1                                                                                                                      ;
+---------------+-------------+--------------+---------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name          ; SP1.SP1_END ; SP1.SP1_LOOP ; SP1.SP1_RIGHT ; SP1.SP1_LEFT ; SP1.SP1_TST ; SP1.SP1_RD3 ; SP1.SP1_RD2 ; SP1.SP1_RD1 ; SP1.SP1_RD0 ; SP1.SP1_INI ;
+---------------+-------------+--------------+---------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+
; SP1.SP1_INI   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; SP1.SP1_RD0   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; SP1.SP1_RD1   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; SP1.SP1_RD2   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; SP1.SP1_RD3   ; 0           ; 0            ; 0             ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_TST   ; 0           ; 0            ; 0             ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_LEFT  ; 0           ; 0            ; 0             ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_RIGHT ; 0           ; 0            ; 1             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_LOOP  ; 0           ; 1            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_END   ; 1           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+---------------+-------------+--------------+---------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|BG2                   ;
+---------------+--------------+---------------+-------------+
; Name          ; BG2.BG2_LOOP ; BG2.BG2_WRITE ; BG2.BG2_INI ;
+---------------+--------------+---------------+-------------+
; BG2.BG2_INI   ; 0            ; 0             ; 0           ;
; BG2.BG2_WRITE ; 0            ; 1             ; 1           ;
; BG2.BG2_LOOP  ; 1            ; 0             ; 1           ;
+---------------+--------------+---------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vdc_top|huc6270:VDC|BG1                                                                                                                                                                        ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; Name          ; BG1.BG1_END ; BG1.BG1_CG1_W ; BG1.BG1_CG1 ; BG1.BG1_CG0_W ; BG1.BG1_CG0 ; BG1.BG1_NOP_W ; BG1.BG1_NOP ; BG1.BG1_BAT_W ; BG1.BG1_BAT ; BG1.BG1_CPU_W ; BG1.BG1_CPU ; BG1.BG1_INI_W ; BG1.BG1_INI ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; BG1.BG1_INI   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ;
; BG1.BG1_INI_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 1           ;
; BG1.BG1_CPU   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 1           ;
; BG1.BG1_CPU_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 1           ;
; BG1.BG1_BAT   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_BAT_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_NOP   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_NOP_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG0   ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG0_W ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG1   ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG1_W ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_END   ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |vdc_top|huc6260:VCE|CTRL                         ;
+----------------+----------------+----------------+----------------+
; Name           ; CTRL.CTRL_INCR ; CTRL.CTRL_WAIT ; CTRL.CTRL_IDLE ;
+----------------+----------------+----------------+----------------+
; CTRL.CTRL_IDLE ; 0              ; 0              ; 0              ;
; CTRL.CTRL_WAIT ; 0              ; 1              ; 1              ;
; CTRL.CTRL_INCR ; 1              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-----------------------------------------+------------------------------------------+
; Register name                           ; Reason for Removal                       ;
+-----------------------------------------+------------------------------------------+
; huc6270:VDC|CPU_DMA_REQ                 ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|CPU_DMAS_REQ                ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|CPU_LENR_SET_REQ            ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|CPU_DESR_SET_REQ            ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|CPU_SOUR_SET_REQ            ; Stuck at GND due to stuck port data_in   ;
; huc6260:VCE|RAM_WE                      ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|WR_BUF[0..7]                ; Lost fanout                              ;
; huc6270:VDC|REG_SEL[0..4]               ; Lost fanout                              ;
; huc6270:VDC|CPU_SOUR_SET_VAL[0..15]     ; Lost fanout                              ;
; huc6270:VDC|CPU_DESR_SET_VAL[0..15]     ; Lost fanout                              ;
; huc6270:VDC|CPU_LENR_SET_VAL[0..15]     ; Lost fanout                              ;
; huc6270:VDC|PREV_A[0..1]                ; Lost fanout                              ;
; huc6270:VDC|CR[11..12]                  ; Lost fanout                              ;
; huc6270:VDC|MARR[0..15]                 ; Lost fanout                              ;
; huc6270:VDC|MAWR[0..15]                 ; Lost fanout                              ;
; huc6270:VDC|DMAS_SAT_DI[14]             ; Lost fanout                              ;
; huc6270:VDC|DMAS_RAM_DO[14]             ; Lost fanout                              ;
; huc6260:VCE|PREV_A[0..2]                ; Lost fanout                              ;
; huc6270:VDC|MWR[0]                      ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HPR[10..14]                 ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HPR[8..9]                   ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|HPR[2..4]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HPR[1]                      ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|HPR[0]                      ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HDR[5..6]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HDR[0..4]                   ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|VSR[13..15]                 ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|VSR[12]                     ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|VSR[11]                     ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|VSR[8..10]                  ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|VDR[8]                      ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|VDR[6..7]                   ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|VDR[5]                      ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|VDR[0..4]                   ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|VDE[4..7]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|VDE[2..3]                   ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|VDE[0..1]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|BXR[7..9]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|MWR[7]                      ; Lost fanout                              ;
; huc6270:VDC|BXR[0..6]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|BYR[6..8]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HDW[0]                      ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|BYR[0..5]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|DCR[4]                      ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|DCR[2..3]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|SATB[15]                    ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|SATB[8..14]                 ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|SATB[0..7]                  ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|MWR[1..3]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|MWR[4]                      ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|MWR[5..6]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|CR[6..7]                    ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|BG_TX[0..6]                 ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|HDW[1..4]                   ; Stuck at VCC due to stuck port data_in   ;
; huc6270:VDC|HDW[5..6]                   ; Stuck at GND due to stuck port data_in   ;
; huc6260:VCE|CR[0..1]                    ; Stuck at GND due to stuck port data_in   ;
; huc6260:VCE|RAM_DI[0..8]                ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|BG_Y[8]                     ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|DMAS_REQ                    ; Lost fanout                              ;
; huc6270:VDC|DMAS_DMAS_CLR               ; Lost fanout                              ;
; huc6270:VDC|SP_CYC[0..1]                ; Lost fanout                              ;
; huc6270:VDC|TX_MAX[6]                   ; Stuck at GND due to stuck port data_in   ;
; huc6270:VDC|CPU_RAM_A[6,12]             ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[14]              ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[11]               ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[1]               ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[4,10,13]          ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[4,6]             ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[1]                ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[0,10]            ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[7]                ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[9]               ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[5]                ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[5]               ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[2]                ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[12]              ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[9]                ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[7,11]            ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[3,8,14]           ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[15]              ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_A[0]                ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|CPU_RAM_DI[2..3,8,13]       ; Merged with huc6270:VDC|CPU_RAM_A[15]    ;
; huc6270:VDC|DMA_DESR_SET_REQ            ; Merged with huc6270:VDC|DMA_LENR_SET_REQ ;
; huc6270:VDC|DMA_SOUR_SET_REQ            ; Merged with huc6270:VDC|DMA_LENR_SET_REQ ;
; huc6270:VDC|Y_SP_END[2,8]               ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_BGREN_START[5..6]         ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_SP_START[5,7]             ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_DISP_START[6]             ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_BGREN_START[8]            ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_DISP_END[1,3,5]           ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_BGREN_END[2,8]            ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_BGREN_START[1,7]          ; Merged with huc6270:VDC|Y_SP_END[0]      ;
; huc6270:VDC|Y_SP_START[0..2,6,8]        ; Merged with huc6270:VDC|Y_SP_END[1]      ;
; huc6270:VDC|Y_DISP_START[3,5,7..8]      ; Merged with huc6270:VDC|Y_SP_END[1]      ;
; huc6270:VDC|Y_DISP_END[4,6..7]          ; Merged with huc6270:VDC|Y_SP_END[1]      ;
; huc6270:VDC|Y_BGREN_END[1]              ; Merged with huc6270:VDC|Y_SP_END[1]      ;
; huc6270:VDC|Y_BGREN_START[2]            ; Merged with huc6270:VDC|Y_SP_END[1]      ;
; huc6270:VDC|Y_SP_END[5,7]               ; Merged with huc6270:VDC|Y_SP_END[3]      ;
; huc6270:VDC|Y_SP_START[4]               ; Merged with huc6270:VDC|Y_SP_END[3]      ;
; huc6270:VDC|Y_DISP_START[0..1]          ; Merged with huc6270:VDC|Y_SP_END[3]      ;
; Total Number of Removed Registers = 456 ;                                          ;
+-----------------------------------------+------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+------------------------------+---------------------------+--------------------------------------------------------------------------------+
; huc6270:VDC|DMA.DMA_READ     ; Stuck at GND              ; huc6270:VDC|DMA.DMA_IDLE, huc6270:VDC|DMA.DMA_LOOP2, huc6270:VDC|DMA.DMA_LOOP, ;
;                              ; due to stuck port data_in ; huc6270:VDC|DMA.DMA_WRITE2                                                     ;
; huc6270:VDC|BXR[2]           ; Stuck at GND              ; huc6270:VDC|TX_MAX[6], huc6270:VDC|BG_PX[3]                                    ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|DMA.DMA_READ2    ; Stuck at GND              ; huc6270:VDC|DMA.DMA_WRITE, huc6270:VDC|DMA_LENR_SET_REQ                        ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|CPU_LENR_SET_REQ ; Stuck at GND              ; huc6270:VDC|CPU_LENR_SET_VAL[15]                                               ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|CPU_DESR_SET_REQ ; Stuck at GND              ; huc6270:VDC|CPU_DESR_SET_VAL[15]                                               ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|CPU_SOUR_SET_REQ ; Stuck at GND              ; huc6270:VDC|CPU_SOUR_SET_VAL[15]                                               ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|MWR[0]           ; Stuck at GND              ; huc6270:VDC|MWR[7]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[6]           ; Stuck at GND              ; huc6270:VDC|HDW[6]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[5]           ; Stuck at GND              ; huc6270:VDC|HDW[5]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[4]           ; Stuck at VCC              ; huc6270:VDC|HDW[4]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[3]           ; Stuck at VCC              ; huc6270:VDC|HDW[3]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[2]           ; Stuck at VCC              ; huc6270:VDC|HDW[2]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[1]           ; Stuck at VCC              ; huc6270:VDC|HDW[1]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|HDR[0]           ; Stuck at VCC              ; huc6270:VDC|HDW[0]                                                             ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[9]           ; Stuck at GND              ; huc6270:VDC|BG_TX[6]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[8]           ; Stuck at GND              ; huc6270:VDC|BG_TX[5]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[7]           ; Stuck at GND              ; huc6270:VDC|BG_TX[4]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[6]           ; Stuck at GND              ; huc6270:VDC|BG_TX[3]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[5]           ; Stuck at GND              ; huc6270:VDC|BG_TX[2]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[4]           ; Stuck at GND              ; huc6270:VDC|BG_TX[1]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BXR[3]           ; Stuck at GND              ; huc6270:VDC|BG_TX[0]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|BYR[8]           ; Stuck at GND              ; huc6270:VDC|BG_Y[8]                                                            ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6270:VDC|DCR[4]           ; Stuck at VCC              ; huc6270:VDC|DMAS_REQ                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
; huc6260:VCE|RAM_A[0]         ; Stuck at GND              ; huc6260:VCE|RAM_A[8]                                                           ;
;                              ; due to stuck port data_in ;                                                                                ;
+------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2557  ;
; Number of registers using Synchronous Clear  ; 186   ;
; Number of registers using Synchronous Load   ; 57    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2428  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|DMAS_SAT_DI[15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|DMA_RAM_DI[15]         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |vdc_top|INI_SRAM_ADDR[2]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vdc_top|huc6260:VCE|SL1_WE                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vdc_top|huc6260:VCE|VGA_H_CNT[2]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vdc_top|huc6260:VCE|COLOR_BL[4]            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[15].X[3]     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[14].ADDR[15] ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[13].X[2]     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[12].X[2]     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[11].ADDR[1]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[10].ADDR[0]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[9].PAL[0]    ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[8].ADDR[14]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[7].X[1]      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[6].ADDR[12]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[5].ADDR[12]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[4].ADDR[12]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[3].ADDR[14]  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[2].ADDR[1]   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[1].ADDR[0]   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[0].ADDR[12]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |vdc_top|INI_FL_ADDR[11]                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|DMA_RAM_A[2]           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|BG2_MEM_DI[3]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vdc_top|huc6260:VCE|VGA_V_CNT[1]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|VS_N_PREV              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vdc_top|huc6260:VCE|H_CNT[7]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|X_REN_END[3]           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|X[4]                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|BG_RAM_A[4]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|SP_SAT_A[2]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|TPX[2]                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|TX[6]                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vdc_top|huc6260:VCE|CLKEN_CNT[0]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|Y_SP_END[3]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|BG2_MEM_A[0]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|DMAS_RAM_A[11]         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|BG_P01[6]              ;
; 17:1               ; 14 bits   ; 154 LEs       ; 140 LEs              ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_RAM_A[13]           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|DMAS_DY[1]             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|Y[1]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[15].X[9]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[14].X[6]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[13].X[9]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[12].X[9]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[11].X[5]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[10].X[6]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[9].X[6]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[8].ADDR[6]   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[7].ADDR[6]   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[6].X[5]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[5].X[8]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[4].X[8]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[3].ADDR[6]   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[2].X[4]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[1].X[4]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_PREBUF[0].X[7]      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|RAM_DI_FF[4]           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|RAM_A_FF[7]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_CUR[0]              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[15].X[6]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[15].P0[2]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[15].P3[10]      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[14].X[0]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[14].P0[1]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[14].P3[6]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[13].X[1]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[13].P0[10]      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[13].P3[8]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[12].X[9]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[12].P0[2]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[12].P3[4]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[11].X[4]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[11].P0[9]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[11].P3[13]      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[10].X[1]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[10].P0[9]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[10].P3[4]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[9].X[9]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[9].P0[0]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[9].P3[5]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[8].X[7]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[8].P0[15]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[8].P3[3]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[7].X[4]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[7].P0[6]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[7].P3[11]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[6].X[2]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[6].P0[6]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[6].P3[7]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[5].X[9]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[5].P0[6]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[5].P3[5]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[4].X[4]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[4].P0[2]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[4].P3[6]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[3].X[5]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[3].P0[9]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[3].P3[12]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[2].X[9]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[2].P0[4]        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[2].P3[8]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[1].X[8]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[1].P0[14]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[1].P3[15]       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[0].X[0]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[0].P0[11]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[0].P3[7]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|SP1_CNT[1]             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|BG_CYC[0]              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[15].P2[7]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[15].P1[12]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[14].P2[0]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[14].P1[13]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[13].P2[2]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[13].P1[13]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[12].P2[4]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[12].P1[11]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[11].P2[4]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[11].P1[6]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[10].P2[2]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[10].P1[6]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[9].P2[8]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[9].P1[15]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[8].P2[11]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[8].P1[13]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[7].P2[1]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[7].P1[9]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[6].P2[14]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[6].P1[7]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[5].P2[2]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[5].P1[13]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[4].P2[10]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[4].P1[15]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[3].P2[10]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[3].P1[9]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[2].P2[10]       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[2].P1[1]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[1].P2[8]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[1].P1[8]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[0].P2[0]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_BUF[0].P1[1]        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|COLNO_FF[5]            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 15 LEs               ; 20 LEs                 ; Yes        ; |vdc_top|huc6270:VDC|SP_NB[4]               ;
; 17:1               ; 9 bits    ; 99 LEs        ; 99 LEs               ; 0 LEs                  ; Yes        ; |vdc_top|huc6270:VDC|REN_SP_COL[2]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vdc_top|INI                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |vdc_top|huc6270:VDC|MC                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux101                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1402                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1396                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1391                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1389                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1386                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1381                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1378                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1373                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1367                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1365                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1359                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1358                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1351                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1350                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1346                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|Mux1340                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |vdc_top|huc6270:VDC|CPU                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|MC                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vdc_top|huc6270:VDC|REN                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |vdc_top|huc6270:VDC|DMA                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |vdc_top|huc6270:VDC|DMAS                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |vdc_top|huc6270:VDC|DMAS                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |vdc_top|huc6270:VDC|SP2                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |vdc_top|huc6270:VDC|BG1                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |vdc_top|huc6270:VDC|BG1                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------+
; Parameter Name                ; Value             ; Type                     ;
+-------------------------------+-------------------+--------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                  ;
; PLL_TYPE                      ; AUTO              ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 41666             ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                  ;
; LOCK_LOW                      ; 1                 ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                  ;
; SKIP_VCO                      ; OFF               ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                  ;
; BANDWIDTH                     ; 0                 ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 14                ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; VCO_MIN                       ; 0                 ; Untyped                  ;
; VCO_MAX                       ; 0                 ; Untyped                  ;
; VCO_CENTER                    ; 0                 ; Untyped                  ;
; PFD_MIN                       ; 0                 ; Untyped                  ;
; PFD_MAX                       ; 0                 ; Untyped                  ;
; M_INITIAL                     ; 0                 ; Untyped                  ;
; M                             ; 0                 ; Untyped                  ;
; N                             ; 1                 ; Untyped                  ;
; M2                            ; 1                 ; Untyped                  ;
; N2                            ; 1                 ; Untyped                  ;
; SS                            ; 1                 ; Untyped                  ;
; C0_HIGH                       ; 0                 ; Untyped                  ;
; C1_HIGH                       ; 0                 ; Untyped                  ;
; C2_HIGH                       ; 0                 ; Untyped                  ;
; C3_HIGH                       ; 0                 ; Untyped                  ;
; C4_HIGH                       ; 0                 ; Untyped                  ;
; C5_HIGH                       ; 0                 ; Untyped                  ;
; C6_HIGH                       ; 0                 ; Untyped                  ;
; C7_HIGH                       ; 0                 ; Untyped                  ;
; C8_HIGH                       ; 0                 ; Untyped                  ;
; C9_HIGH                       ; 0                 ; Untyped                  ;
; C0_LOW                        ; 0                 ; Untyped                  ;
; C1_LOW                        ; 0                 ; Untyped                  ;
; C2_LOW                        ; 0                 ; Untyped                  ;
; C3_LOW                        ; 0                 ; Untyped                  ;
; C4_LOW                        ; 0                 ; Untyped                  ;
; C5_LOW                        ; 0                 ; Untyped                  ;
; C6_LOW                        ; 0                 ; Untyped                  ;
; C7_LOW                        ; 0                 ; Untyped                  ;
; C8_LOW                        ; 0                 ; Untyped                  ;
; C9_LOW                        ; 0                 ; Untyped                  ;
; C0_INITIAL                    ; 0                 ; Untyped                  ;
; C1_INITIAL                    ; 0                 ; Untyped                  ;
; C2_INITIAL                    ; 0                 ; Untyped                  ;
; C3_INITIAL                    ; 0                 ; Untyped                  ;
; C4_INITIAL                    ; 0                 ; Untyped                  ;
; C5_INITIAL                    ; 0                 ; Untyped                  ;
; C6_INITIAL                    ; 0                 ; Untyped                  ;
; C7_INITIAL                    ; 0                 ; Untyped                  ;
; C8_INITIAL                    ; 0                 ; Untyped                  ;
; C9_INITIAL                    ; 0                 ; Untyped                  ;
; C0_MODE                       ; BYPASS            ; Untyped                  ;
; C1_MODE                       ; BYPASS            ; Untyped                  ;
; C2_MODE                       ; BYPASS            ; Untyped                  ;
; C3_MODE                       ; BYPASS            ; Untyped                  ;
; C4_MODE                       ; BYPASS            ; Untyped                  ;
; C5_MODE                       ; BYPASS            ; Untyped                  ;
; C6_MODE                       ; BYPASS            ; Untyped                  ;
; C7_MODE                       ; BYPASS            ; Untyped                  ;
; C8_MODE                       ; BYPASS            ; Untyped                  ;
; C9_MODE                       ; BYPASS            ; Untyped                  ;
; C0_PH                         ; 0                 ; Untyped                  ;
; C1_PH                         ; 0                 ; Untyped                  ;
; C2_PH                         ; 0                 ; Untyped                  ;
; C3_PH                         ; 0                 ; Untyped                  ;
; C4_PH                         ; 0                 ; Untyped                  ;
; C5_PH                         ; 0                 ; Untyped                  ;
; C6_PH                         ; 0                 ; Untyped                  ;
; C7_PH                         ; 0                 ; Untyped                  ;
; C8_PH                         ; 0                 ; Untyped                  ;
; C9_PH                         ; 0                 ; Untyped                  ;
; L0_HIGH                       ; 1                 ; Untyped                  ;
; L1_HIGH                       ; 1                 ; Untyped                  ;
; G0_HIGH                       ; 1                 ; Untyped                  ;
; G1_HIGH                       ; 1                 ; Untyped                  ;
; G2_HIGH                       ; 1                 ; Untyped                  ;
; G3_HIGH                       ; 1                 ; Untyped                  ;
; E0_HIGH                       ; 1                 ; Untyped                  ;
; E1_HIGH                       ; 1                 ; Untyped                  ;
; E2_HIGH                       ; 1                 ; Untyped                  ;
; E3_HIGH                       ; 1                 ; Untyped                  ;
; L0_LOW                        ; 1                 ; Untyped                  ;
; L1_LOW                        ; 1                 ; Untyped                  ;
; G0_LOW                        ; 1                 ; Untyped                  ;
; G1_LOW                        ; 1                 ; Untyped                  ;
; G2_LOW                        ; 1                 ; Untyped                  ;
; G3_LOW                        ; 1                 ; Untyped                  ;
; E0_LOW                        ; 1                 ; Untyped                  ;
; E1_LOW                        ; 1                 ; Untyped                  ;
; E2_LOW                        ; 1                 ; Untyped                  ;
; E3_LOW                        ; 1                 ; Untyped                  ;
; L0_INITIAL                    ; 1                 ; Untyped                  ;
; L1_INITIAL                    ; 1                 ; Untyped                  ;
; G0_INITIAL                    ; 1                 ; Untyped                  ;
; G1_INITIAL                    ; 1                 ; Untyped                  ;
; G2_INITIAL                    ; 1                 ; Untyped                  ;
; G3_INITIAL                    ; 1                 ; Untyped                  ;
; E0_INITIAL                    ; 1                 ; Untyped                  ;
; E1_INITIAL                    ; 1                 ; Untyped                  ;
; E2_INITIAL                    ; 1                 ; Untyped                  ;
; E3_INITIAL                    ; 1                 ; Untyped                  ;
; L0_MODE                       ; BYPASS            ; Untyped                  ;
; L1_MODE                       ; BYPASS            ; Untyped                  ;
; G0_MODE                       ; BYPASS            ; Untyped                  ;
; G1_MODE                       ; BYPASS            ; Untyped                  ;
; G2_MODE                       ; BYPASS            ; Untyped                  ;
; G3_MODE                       ; BYPASS            ; Untyped                  ;
; E0_MODE                       ; BYPASS            ; Untyped                  ;
; E1_MODE                       ; BYPASS            ; Untyped                  ;
; E2_MODE                       ; BYPASS            ; Untyped                  ;
; E3_MODE                       ; BYPASS            ; Untyped                  ;
; L0_PH                         ; 0                 ; Untyped                  ;
; L1_PH                         ; 0                 ; Untyped                  ;
; G0_PH                         ; 0                 ; Untyped                  ;
; G1_PH                         ; 0                 ; Untyped                  ;
; G2_PH                         ; 0                 ; Untyped                  ;
; G3_PH                         ; 0                 ; Untyped                  ;
; E0_PH                         ; 0                 ; Untyped                  ;
; E1_PH                         ; 0                 ; Untyped                  ;
; E2_PH                         ; 0                 ; Untyped                  ;
; E3_PH                         ; 0                 ; Untyped                  ;
; M_PH                          ; 0                 ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE           ;
+-------------------------------+-------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6260:VCE|colram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                 ;
; WIDTH_A                            ; 9                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 9                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ../data/vce.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_9q72      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_0go1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_0go1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_5l52      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6270:VDC|satram:sat|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ../data/sat.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_0oq1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 5                                                          ;
; Entity Instance                           ; huc6260:VCE|colram:ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 9                                                          ;
;     -- NUMWORDS_A                         ; 512                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 9                                                          ;
;     -- NUMWORDS_B                         ; 512                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 9                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 9                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 9                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 9                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 8                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; huc6270:VDC|satram:sat|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 256                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6270:VDC|satram:sat"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6270:VDC|linebuf:bg_buf"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6270:VDC"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; a      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ce_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; di     ; Input  ; Info     ; Stuck at GND                                                                        ;
; do     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "huc6260:VCE|colram:ram" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; data_b ; Input ; Info     ; Stuck at GND           ;
; wren_b ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6260:VCE"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ce_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; di   ; Input  ; Info     ; Stuck at GND                                                                        ;
; do   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex:hexd0"         ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; digit[2..0] ; Input ; Info     ; Stuck at VCC ;
; digit[3]    ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex:hexd1"         ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; digit[1..0] ; Input ; Info     ; Stuck at VCC ;
; digit[3..2] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex:hexd2"         ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; digit[1..0] ; Input ; Info     ; Stuck at VCC ;
; digit[3..2] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex:hexd3"         ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; digit[3..1] ; Input ; Info     ; Stuck at GND ;
; digit[0]    ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Apr 09 07:04:05 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vdc_top -c vdc_top
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/vdc_top.vhd
    Info: Found design unit 1: vdc_top-rtl
    Info: Found entity 1: vdc_top
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/colram.vhd
    Info: Found design unit 1: colram-SYN
    Info: Found entity 1: colram
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/hex.vhd
    Info: Found design unit 1: hex-rtl
    Info: Found entity 1: hex
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6260.vhd
    Info: Found design unit 1: huc6260-rtl
    Info: Found entity 1: huc6260
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6270.vhd
    Info: Found design unit 1: huc6270-rtl
    Info: Found entity 1: huc6270
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/linebuf.vhd
    Info: Found design unit 1: linebuf-SYN
    Info: Found entity 1: linebuf
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/scanline.vhd
    Info: Found design unit 1: scanline-SYN
    Info: Found entity 1: scanline
Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/satram.vhd
    Info: Found design unit 1: satram-SYN
    Info: Found entity 1: satram
Info: Elaborating entity "vdc_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vdc_top.vhd(57): object "R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vdc_top.vhd(58): object "G" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vdc_top.vhd(59): object "B" assigned a value but never read
Info: Elaborating entity "hex" for hierarchy "hex:hexd3"
Info: Elaborating entity "pll" for hierarchy "pll:pll"
Info: Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "14"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "25"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "41666"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "huc6260" for hierarchy "huc6260:VCE"
Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(53): object "BW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(66): object "BL_N" assigned a value but never read
Info: Elaborating entity "colram" for hierarchy "huc6260:VCE|colram:ram"
Info: Elaborating entity "altsyncram" for hierarchy "huc6260:VCE|colram:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "huc6260:VCE|colram:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "huc6260:VCE|colram:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "../data/vce.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_b" = "9"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9q72.tdf
    Info: Found entity 1: altsyncram_9q72
Info: Elaborating entity "altsyncram_9q72" for hierarchy "huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated"
Info: Elaborating entity "scanline" for hierarchy "huc6260:VCE|scanline:sl0"
Info: Elaborating entity "altsyncram" for hierarchy "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_b" = "9"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0go1.tdf
    Info: Found entity 1: altsyncram_0go1
Info: Elaborating entity "altsyncram_0go1" for hierarchy "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated"
Info: Elaborating entity "huc6270" for hierarchy "huc6270:VDC"
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(53): object "VRR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(54): object "VWR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(80): object "HDS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(81): object "HSW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(82): object "HDE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(85): object "VDS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(86): object "VSW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(87): object "VDW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(88): object "VCR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(124): object "DBG_VBL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(203): object "SP_CG" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[0].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[1].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[2].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[3].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[4].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[5].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[6].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[7].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[8].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[9].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[10].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[11].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[12].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[13].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[14].CG" at huc6270.vhd(226)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[15].CG" at huc6270.vhd(226)
Info: Elaborating entity "linebuf" for hierarchy "huc6270:VDC|linebuf:bg_buf"
Info: Elaborating entity "altsyncram" for hierarchy "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component"
Info: Instantiated megafunction "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5l52.tdf
    Info: Found entity 1: altsyncram_5l52
Info: Elaborating entity "altsyncram_5l52" for hierarchy "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated"
Info: Elaborating entity "satram" for hierarchy "huc6270:VDC|satram:sat"
Info: Elaborating entity "altsyncram" for hierarchy "huc6270:VDC|satram:sat|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "huc6270:VDC|satram:sat|altsyncram:altsyncram_component"
Info: Instantiated megafunction "huc6270:VDC|satram:sat|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "init_file" = "../data/sat.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0oq1.tdf
    Info: Found entity 1: altsyncram_0oq1
Info: Elaborating entity "altsyncram_0oq1" for hierarchy "huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated|q_b[14]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
Info: 119 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "huc6270:VDC|WR_BUF[7]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[6]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[5]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|WR_BUF[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|REG_SEL[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|REG_SEL[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|REG_SEL[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|REG_SEL[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|REG_SEL[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[15]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[13]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[12]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[11]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[10]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[9]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[8]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[7]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[6]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[5]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_SOUR_SET_VAL[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[15]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[13]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[12]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[11]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[10]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[9]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[8]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[7]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[6]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[5]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_DESR_SET_VAL[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[15]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[13]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[12]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[11]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[10]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[9]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[8]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[7]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[6]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[5]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CPU_LENR_SET_VAL[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|PREV_A[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|PREV_A[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CR[11]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|CR[12]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[5]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[6]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[7]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[8]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[9]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[10]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[11]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[12]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[13]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MARR[15]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[0]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[1]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[2]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[3]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[4]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[5]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[6]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[7]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[8]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[9]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[10]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[11]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[12]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[13]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|MAWR[15]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|DMAS_SAT_DI[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6270:VDC|DMAS_RAM_DO[14]" lost all its fanouts during netlist optimizations.
    Info: Register "huc6260:VCE|PREV_A[0]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "huc6270:VDC|SOUR[0]~16"
    Info (17048): Logic cell "huc6270:VDC|SOUR[1]~18"
    Info (17048): Logic cell "huc6270:VDC|SOUR[2]~20"
    Info (17048): Logic cell "huc6270:VDC|SOUR[3]~22"
    Info (17048): Logic cell "huc6270:VDC|SOUR[4]~24"
    Info (17048): Logic cell "huc6270:VDC|SOUR[5]~26"
    Info (17048): Logic cell "huc6270:VDC|SOUR[6]~28"
    Info (17048): Logic cell "huc6270:VDC|SOUR[7]~30"
    Info (17048): Logic cell "huc6270:VDC|SOUR[8]~32"
    Info (17048): Logic cell "huc6270:VDC|SOUR[9]~34"
    Info (17048): Logic cell "huc6270:VDC|SOUR[10]~36"
    Info (17048): Logic cell "huc6270:VDC|SOUR[11]~38"
    Info (17048): Logic cell "huc6270:VDC|SOUR[12]~40"
    Info (17048): Logic cell "huc6270:VDC|SOUR[13]~42"
    Info (17048): Logic cell "huc6270:VDC|SOUR[14]~44"
    Info (17048): Logic cell "huc6270:VDC|SOUR[15]~46"
Warning: Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
Info: Implemented 5017 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 108 output pins
    Info: Implemented 60 bidirectional pins
    Info: Implemented 4782 logic cells
    Info: Implemented 50 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Sat Apr 09 07:04:36 2011
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:27


