# =========================
# Verilog / SystemVerilog
# =========================

# Simulation outputs
*.vvp
*.out
*.exe

# Waveforms
*.vcd
*.fst
*.lxt
*.wlf
*.ghw

# Build artifacts
/build/
/logs/
/waves/
obj_dir/

# Simulator junk
iverilog.log
verilator.log
transcript
vsim.wlf
work/
modelsim.ini

# Coverage
coverage/
*.gcda
*.gcno
*.gcov

# Editor / OS junk
*~
.*.swp
.DS_Store
Thumbs.db
.vscode/

# Temp
*.log
*.tmp
