   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../source/gpio/gpio.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB108:
  28              		.file 2 "C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC
   1:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  * @version  V4.30
   5:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
   9:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    All rights reserved.
  10:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      specific prior written permission.
  20:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    *
  21:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  34:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  35:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
  40:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  41:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  44:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #include <stdint.h>
  45:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  46:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  extern "C" {
  48:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
  49:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  50:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
  51:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  54:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  57:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  60:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
  63:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  64:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  65:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*******************************************************************************
  66:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
  69:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
  71:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
  72:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  73:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  79:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  81:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  82:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  87:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  92:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
  97:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 102:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 106:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 111:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __packed
 113:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 117:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #else
 118:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
 120:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 121:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** */
 124:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 129:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 132:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 133:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 135:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 136:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 141:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 144:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 145:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 147:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 148:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 153:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 156:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 157:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 159:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 160:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 165:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 168:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 169:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 171:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 172:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 177:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 180:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 181:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 183:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 184:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 189:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 192:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 193:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 195:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 196:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #else
 201:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #endif
 204:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #else
 205:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 207:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 208:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
 209:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 210:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 214:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** }
 216:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
 217:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 218:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 220:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 222:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 225:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  extern "C" {
 227:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
 228:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 229:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 235:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 236:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 240:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 241:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 245:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 246:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 250:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 251:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #endif
 255:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
 256:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 257:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 259:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 261:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** */
 265:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #else
 268:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
 270:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 273:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 278:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 280:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 281:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 282:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*******************************************************************************
 283:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   Core Register contain:
 285:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core Register
 286:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core SCB Register
 288:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core Debug Register
 290:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core MPU Register
 291:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core FPU Register
 292:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 294:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** */
 297:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 298:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 299:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 303:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 304:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 305:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 306:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 308:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef union
 309:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 310:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   struct
 311:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   {
 312:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } APSR_Type;
 323:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 324:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 328:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 331:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 334:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 337:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 340:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 343:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 344:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 345:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 347:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef union
 348:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 349:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   struct
 350:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   {
 351:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } IPSR_Type;
 356:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 357:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 361:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 362:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 363:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 365:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef union
 366:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 367:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   struct
 368:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   {
 369:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } xPSR_Type;
 383:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 384:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 388:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 391:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 394:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 397:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 400:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 403:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 406:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 409:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 412:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 413:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 414:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 416:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef union
 417:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 418:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   struct
 419:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   {
 420:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 428:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 432:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 435:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 438:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 440:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 441:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 442:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 446:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 447:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 448:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 449:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 451:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
 452:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 453:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 468:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 472:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 474:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 475:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 476:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 480:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 481:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 482:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 483:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 485:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
 486:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 487:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } SCB_Type;
 509:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 510:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 514:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 517:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 520:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 523:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 526:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 530:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 533:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 536:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 539:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 542:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 545:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 548:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 551:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 554:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 557:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 561:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 565:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 568:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 571:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 574:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 577:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 580:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 583:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 587:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 590:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 593:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 597:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 600:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 603:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 606:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 609:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 612:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 616:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 619:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 622:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 625:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 628:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 631:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 634:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 637:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 640:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 643:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 646:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 649:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 652:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 655:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 659:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 662:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 665:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 669:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 672:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 675:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 679:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 682:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 685:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 688:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 691:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 693:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 694:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 695:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 699:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 700:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 701:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 702:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 704:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
 705:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 706:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 711:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 715:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 719:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 722:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 725:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 728:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 731:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 733:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 734:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 735:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 739:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 740:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 741:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 742:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 744:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
 745:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 746:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } SysTick_Type;
 751:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 752:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 756:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 759:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 762:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 765:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 769:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 773:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 777:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 780:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 783:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 785:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 786:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 787:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 791:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 792:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 793:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 794:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 796:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
 797:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 798:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __OM  union
 799:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   {
 800:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } ITM_Type;
 831:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 832:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 836:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 840:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 843:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 846:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 849:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 852:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 855:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 858:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 861:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 864:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 868:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 872:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 876:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 880:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 883:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 886:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 888:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 889:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 890:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
 894:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 895:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 896:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
 897:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
 899:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
 900:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
 901:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } DWT_Type;
 925:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 926:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 930:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 933:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 936:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 939:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 942:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 945:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 948:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 951:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 954:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 957:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 960:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 963:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 966:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 969:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 972:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 975:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 978:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 981:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 985:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 989:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 993:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
 997:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1001:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1005:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1009:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1012:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1015:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1018:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1021:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1024:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1027:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1030:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1033:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1035:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1036:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1037:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1041:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1042:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1043:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1044:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1046:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
1047:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
1048:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } TPI_Type;
1073:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1074:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1078:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1082:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1086:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1089:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1092:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1095:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1099:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1102:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1106:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1110:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1113:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1116:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1119:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1122:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1125:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1128:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1132:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1136:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1139:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1142:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1145:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1148:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1151:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1154:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1158:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1162:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1166:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1169:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1172:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1175:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1178:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1181:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1185:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1188:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1190:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1191:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1193:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1197:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1198:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1199:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1200:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1202:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
1203:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
1204:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } MPU_Type;
1216:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1217:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1221:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1224:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1227:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1231:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1234:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1237:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1241:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1245:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1248:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1251:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1255:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1258:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1261:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1264:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1267:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1270:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1273:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1276:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1279:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1282:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
1284:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1285:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1286:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1288:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1292:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1293:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1294:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1295:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1297:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
1298:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
1299:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } FPU_Type;
1306:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1307:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1311:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1314:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1317:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1320:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1323:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1326:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1329:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1332:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1335:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1339:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1343:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1346:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1349:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1352:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1356:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1359:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1362:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1365:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1368:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1371:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1374:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1377:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1381:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1384:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1387:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1390:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
1392:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1393:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1394:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1395:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1399:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1400:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1401:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1402:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1404:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** typedef struct
1405:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
1406:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1412:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1416:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1419:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1422:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1425:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1428:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1431:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1434:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1437:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1440:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1443:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1446:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1449:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1453:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1456:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1460:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1463:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1466:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1469:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1472:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1475:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1478:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1481:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1484:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1487:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1490:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1493:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1496:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1498:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1499:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1500:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1504:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1505:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1506:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1507:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** */
1512:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1514:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1515:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** */
1520:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1522:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1524:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1525:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1526:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1530:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1531:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1532:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1542:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1551:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
1555:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1556:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** #endif
1560:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1561:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*@} */
1562:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1563:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1564:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1565:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /*******************************************************************************
1566:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1574:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** */
1576:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1577:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1578:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1579:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1581:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   @{
1585:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1586:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1587:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1588:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1596:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
1598:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1601:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** }
1608:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1609:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1610:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1611:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1615:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
1617:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** }
1619:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1620:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** 
1621:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** /**
1622:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****  */
1626:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** {
  29              		.loc 2 1627 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1628:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  43              		.loc 2 1628 97
  44 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  45 000c 03F01F02 		and	r2, r3, #31
  46              		.loc 2 1628 7
  47 0010 0749     		ldr	r1, .L2
  48              		.loc 2 1628 16
  49 0012 97F90730 		ldrsb	r3, [r7, #7]
  50              		.loc 2 1628 41
  51 0016 5B09     		lsrs	r3, r3, #5
  52              		.loc 2 1628 67
  53 0018 0120     		movs	r0, #1
  54 001a 00FA02F2 		lsl	r2, r0, r2
  55              		.loc 2 1628 50
  56 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC/CMSIS\core_cm4.h **** }
  57              		.loc 2 1629 1
  58 0022 00BF     		nop
  59 0024 0C37     		adds	r7, r7, #12
  60              		.cfi_def_cfa_offset 4
  61 0026 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0028 5DF8047B 		ldr	r7, [sp], #4
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 002c 7047     		bx	lr
  68              	.L3:
  69 002e 00BF     		.align	2
  70              	.L2:
  71 0030 00E100E0 		.word	-536813312
  72              		.cfi_endproc
  73              	.LFE108:
  75              		.section	.rodata.ports,"a"
  76              		.align	2
  79              	ports:
  80 0000 00900440 		.word	1074040832
  81 0004 00A00440 		.word	1074044928
  82 0008 00B00440 		.word	1074049024
  83 000c 00C00440 		.word	1074053120
  84 0010 00D00440 		.word	1074057216
  85              		.section	.rodata.gpios,"a"
  86              		.align	2
  89              	gpios:
  90 0000 00F00F40 		.word	1074786304
  91 0004 40F00F40 		.word	1074786368
  92 0008 80F00F40 		.word	1074786432
  93 000c C0F00F40 		.word	1074786496
  94 0010 00F10F40 		.word	1074786560
  95              		.section	.rodata.sim_ptr,"a"
  96              		.align	2
  99              	sim_ptr:
 100 0000 00700440 		.word	1074032640
 101              		.section	.bss.handlers,"aw",%nobits
 102              		.align	2
 105              	handlers:
 106 0000 00000000 		.space	640
 106      00000000 
 106      00000000 
 106      00000000 
 106      00000000 
 107              		.section	.bss.irq_pins,"aw",%nobits
 108              		.align	2
 111              	irq_pins:
 112 0000 00000000 		.space	20
 112      00000000 
 112      00000000 
 112      00000000 
 112      00000000 
 113              		.section	.data.irq_ports,"aw"
 114              		.align	2
 117              	irq_ports:
 118 0000 3B3C3D3E 		.ascii	";<=>?"
 118      3F
 119              		.section	.bss.clocked,"aw",%nobits
 122              	clocked:
 123 0000 00       		.space	1
 124              		.global	port
 125              		.section	.bss.port,"aw",%nobits
 126              		.align	2
 129              	port:
 130 0000 00000000 		.space	4
 131              		.global	num
 132              		.section	.bss.num,"aw",%nobits
 133              		.align	2
 136              	num:
 137 0000 00000000 		.space	4
 138              		.section	.text.gpioMode,"ax",%progbits
 139              		.align	1
 140              		.global	gpioMode
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	gpioMode:
 146              	.LFB123:
   1:../source/gpio/gpio.c **** #include "gpio.h"
   2:../source/gpio/gpio.c **** #include "../CMSIS/MK64F12.h"
   3:../source/gpio/gpio.c **** #include "../hardware.h"
   4:../source/gpio/gpio.c **** static PORT_Type * const ports [5] = PORT_BASE_PTRS;
   5:../source/gpio/gpio.c **** static GPIO_Type * const gpios [5] = GPIO_BASE_PTRS;
   6:../source/gpio/gpio.c **** static SIM_Type * const sim_ptr = SIM;
   7:../source/gpio/gpio.c **** 
   8:../source/gpio/gpio.c **** static pinIrqFun_t handlers[5][32];	//callbacks para los handlers
   9:../source/gpio/gpio.c **** static uint32_t irq_pins[5];	// pins that have already registered interrupts
  10:../source/gpio/gpio.c **** 
  11:../source/gpio/gpio.c **** static uint8_t irq_ports[5] = PORT_IRQS;
  12:../source/gpio/gpio.c **** 
  13:../source/gpio/gpio.c **** static char clocked;
  14:../source/gpio/gpio.c **** uint32_t port;
  15:../source/gpio/gpio.c **** uint32_t num;
  16:../source/gpio/gpio.c **** 
  17:../source/gpio/gpio.c **** /*******************************************************************************
  18:../source/gpio/gpio.c ****  * CONSTANT AND MACRO DEFINITIONS USING #DEFINE
  19:../source/gpio/gpio.c ****  ******************************************************************************/
  20:../source/gpio/gpio.c **** 
  21:../source/gpio/gpio.c **** // Gets the nth bit of variable n. n goes fron 0 to N-1
  22:../source/gpio/gpio.c **** #define getBitn(x, n) ( ((x)>>(n)) & (0x1U) )
  23:../source/gpio/gpio.c **** 
  24:../source/gpio/gpio.c **** /*******************************************************************************
  25:../source/gpio/gpio.c ****  * FUNCTION PROTOTYPES FOR PRIVATE FUNCTIONS WITH FILE LEVEL SCOPE
  26:../source/gpio/gpio.c ****  ******************************************************************************/
  27:../source/gpio/gpio.c **** 
  28:../source/gpio/gpio.c **** 
  29:../source/gpio/gpio.c **** void gpioMode (pin_t pin, uint8_t mode){
 147              		.loc 1 29 40
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 24
 150              		@ frame_needed = 1, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 152 0000 80B4     		push	{r7}
 153              		.cfi_def_cfa_offset 4
 154              		.cfi_offset 7, -4
 155 0002 87B0     		sub	sp, sp, #28
 156              		.cfi_def_cfa_offset 32
 157 0004 00AF     		add	r7, sp, #0
 158              		.cfi_def_cfa_register 7
 159 0006 0346     		mov	r3, r0
 160 0008 0A46     		mov	r2, r1
 161 000a FB71     		strb	r3, [r7, #7]
 162 000c 1346     		mov	r3, r2
 163 000e BB71     		strb	r3, [r7, #6]
  30:../source/gpio/gpio.c ****     port = PIN2PORT(pin);
 164              		.loc 1 30 12
 165 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 166 0012 5B09     		lsrs	r3, r3, #5
 167 0014 DBB2     		uxtb	r3, r3
 168 0016 03F00703 		and	r3, r3, #7
 169              		.loc 1 30 10
 170 001a 4B4A     		ldr	r2, .L14
 171 001c 1360     		str	r3, [r2]
  31:../source/gpio/gpio.c ****     num = PIN2NUM(pin);
 172              		.loc 1 31 11
 173 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 174 0020 03F01F03 		and	r3, r3, #31
 175              		.loc 1 31 9
 176 0024 494A     		ldr	r2, .L14+4
 177 0026 1360     		str	r3, [r2]
  32:../source/gpio/gpio.c **** 
  33:../source/gpio/gpio.c ****     if(!clocked){
 178              		.loc 1 33 8
 179 0028 494B     		ldr	r3, .L14+8
 180 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 181              		.loc 1 33 7
 182 002c 002B     		cmp	r3, #0
 183 002e 0FD1     		bne	.L5
 184              	.LBB2:
  34:../source/gpio/gpio.c ****     	uint32_t bits_ON = SIM_SCGC5_PORTA(0x1U)+SIM_SCGC5_PORTB(0x1U)+SIM_SCGC5_PORTC(0x1U)+SIM_SCGC5
 185              		.loc 1 34 15
 186 0030 4FF47853 		mov	r3, #15872
 187 0034 7B61     		str	r3, [r7, #20]
  35:../source/gpio/gpio.c ****     	sim_ptr->SCGC5 |= bits_ON;
 188              		.loc 1 35 13
 189 0036 474B     		ldr	r3, .L14+12
 190 0038 03F58053 		add	r3, r3, #4096
 191 003c 9A6B     		ldr	r2, [r3, #56]
 192 003e 4549     		ldr	r1, .L14+12
 193              		.loc 1 35 21
 194 0040 7B69     		ldr	r3, [r7, #20]
 195 0042 1343     		orrs	r3, r3, r2
 196 0044 01F58052 		add	r2, r1, #4096
 197 0048 9363     		str	r3, [r2, #56]
  36:../source/gpio/gpio.c ****     	clocked = 1;
 198              		.loc 1 36 14
 199 004a 414B     		ldr	r3, .L14+8
 200 004c 0122     		movs	r2, #1
 201 004e 1A70     		strb	r2, [r3]
 202              	.L5:
 203              	.LBE2:
  37:../source/gpio/gpio.c ****     }
  38:../source/gpio/gpio.c **** 
  39:../source/gpio/gpio.c ****     PORT_Type * portx = ports[port];
 204              		.loc 1 39 30
 205 0050 3D4B     		ldr	r3, .L14
 206 0052 1B68     		ldr	r3, [r3]
 207              		.loc 1 39 17
 208 0054 404A     		ldr	r2, .L14+16
 209 0056 52F82330 		ldr	r3, [r2, r3, lsl #2]
 210 005a 3B61     		str	r3, [r7, #16]
  40:../source/gpio/gpio.c ****     GPIO_Type * gpiox = gpios[port];
 211              		.loc 1 40 30
 212 005c 3A4B     		ldr	r3, .L14
 213 005e 1B68     		ldr	r3, [r3]
 214              		.loc 1 40 17
 215 0060 3E4A     		ldr	r2, .L14+20
 216 0062 52F82330 		ldr	r3, [r2, r3, lsl #2]
 217 0066 FB60     		str	r3, [r7, #12]
  41:../source/gpio/gpio.c ****     portx->PCR[num] = PORT_PCR_MUX(0x1);
 218              		.loc 1 41 15
 219 0068 384B     		ldr	r3, .L14+4
 220 006a 1A68     		ldr	r2, [r3]
 221              		.loc 1 41 21
 222 006c 3B69     		ldr	r3, [r7, #16]
 223 006e 4FF48071 		mov	r1, #256
 224 0072 43F82210 		str	r1, [r3, r2, lsl #2]
  42:../source/gpio/gpio.c ****     switch (mode){
 225              		.loc 1 42 5
 226 0076 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 227 0078 032B     		cmp	r3, #3
 228 007a 5ED8     		bhi	.L12
 229 007c 01A2     		adr	r2, .L8
 230 007e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 231 0082 00BF     		.p2align 2
 232              	.L8:
 233 0084 95000000 		.word	.L11+1
 234 0088 AD000000 		.word	.L10+1
 235 008c C3000000 		.word	.L9+1
 236 0090 F3000000 		.word	.L7+1
 237              		.p2align 1
 238              	.L11:
  43:../source/gpio/gpio.c ****         case INPUT:
  44:../source/gpio/gpio.c ****             gpiox->PDDR &= ~(1<<num);    // pongo un 0 en el bit deseado para que sea input
 239              		.loc 1 44 18
 240 0094 FB68     		ldr	r3, [r7, #12]
 241 0096 5B69     		ldr	r3, [r3, #20]
 242              		.loc 1 44 31
 243 0098 2C4A     		ldr	r2, .L14+4
 244 009a 1268     		ldr	r2, [r2]
 245 009c 0121     		movs	r1, #1
 246 009e 01FA02F2 		lsl	r2, r1, r2
 247              		.loc 1 44 28
 248 00a2 D243     		mvns	r2, r2
 249              		.loc 1 44 25
 250 00a4 1A40     		ands	r2, r2, r3
 251 00a6 FB68     		ldr	r3, [r7, #12]
 252 00a8 5A61     		str	r2, [r3, #20]
  45:../source/gpio/gpio.c ****             break;
 253              		.loc 1 45 13
 254 00aa 46E0     		b	.L6
 255              	.L10:
  46:../source/gpio/gpio.c ****         case OUTPUT:
  47:../source/gpio/gpio.c ****             gpiox->PDDR |= (1<<num);
 256              		.loc 1 47 18
 257 00ac FB68     		ldr	r3, [r7, #12]
 258 00ae 5B69     		ldr	r3, [r3, #20]
 259              		.loc 1 47 30
 260 00b0 264A     		ldr	r2, .L14+4
 261 00b2 1268     		ldr	r2, [r2]
 262 00b4 0121     		movs	r1, #1
 263 00b6 01FA02F2 		lsl	r2, r1, r2
 264              		.loc 1 47 25
 265 00ba 1A43     		orrs	r2, r2, r3
 266 00bc FB68     		ldr	r3, [r7, #12]
 267 00be 5A61     		str	r2, [r3, #20]
  48:../source/gpio/gpio.c ****             break;
 268              		.loc 1 48 13
 269 00c0 3BE0     		b	.L6
 270              	.L9:
  49:../source/gpio/gpio.c ****         case INPUT_PULLUP:
  50:../source/gpio/gpio.c ****             gpiox->PDDR &= ~(1<<num);
 271              		.loc 1 50 18
 272 00c2 FB68     		ldr	r3, [r7, #12]
 273 00c4 5B69     		ldr	r3, [r3, #20]
 274              		.loc 1 50 31
 275 00c6 214A     		ldr	r2, .L14+4
 276 00c8 1268     		ldr	r2, [r2]
 277 00ca 0121     		movs	r1, #1
 278 00cc 01FA02F2 		lsl	r2, r1, r2
 279              		.loc 1 50 28
 280 00d0 D243     		mvns	r2, r2
 281              		.loc 1 50 25
 282 00d2 1A40     		ands	r2, r2, r3
 283 00d4 FB68     		ldr	r3, [r7, #12]
 284 00d6 5A61     		str	r2, [r3, #20]
  51:../source/gpio/gpio.c ****             portx->PCR[num] |= (PORT_PCR_PE(0x1U) | PORT_PCR_PS(0x1U));
 285              		.loc 1 51 23
 286 00d8 1C4B     		ldr	r3, .L14+4
 287 00da 1A68     		ldr	r2, [r3]
 288 00dc 3B69     		ldr	r3, [r7, #16]
 289 00de 53F82230 		ldr	r3, [r3, r2, lsl #2]
 290 00e2 1A4A     		ldr	r2, .L14+4
 291 00e4 1268     		ldr	r2, [r2]
 292              		.loc 1 51 29
 293 00e6 43F00301 		orr	r1, r3, #3
 294 00ea 3B69     		ldr	r3, [r7, #16]
 295 00ec 43F82210 		str	r1, [r3, r2, lsl #2]
  52:../source/gpio/gpio.c ****             break;
 296              		.loc 1 52 13
 297 00f0 23E0     		b	.L6
 298              	.L7:
  53:../source/gpio/gpio.c ****         case INPUT_PULLDOWN:
  54:../source/gpio/gpio.c ****             gpiox->PDDR &= ~(1<<num);
 299              		.loc 1 54 18
 300 00f2 FB68     		ldr	r3, [r7, #12]
 301 00f4 5B69     		ldr	r3, [r3, #20]
 302              		.loc 1 54 31
 303 00f6 154A     		ldr	r2, .L14+4
 304 00f8 1268     		ldr	r2, [r2]
 305 00fa 0121     		movs	r1, #1
 306 00fc 01FA02F2 		lsl	r2, r1, r2
 307              		.loc 1 54 28
 308 0100 D243     		mvns	r2, r2
 309              		.loc 1 54 25
 310 0102 1A40     		ands	r2, r2, r3
 311 0104 FB68     		ldr	r3, [r7, #12]
 312 0106 5A61     		str	r2, [r3, #20]
  55:../source/gpio/gpio.c ****             portx->PCR[num] |= PORT_PCR_PE(0x1U);
 313              		.loc 1 55 23
 314 0108 104B     		ldr	r3, .L14+4
 315 010a 1A68     		ldr	r2, [r3]
 316 010c 3B69     		ldr	r3, [r7, #16]
 317 010e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 318 0112 0E4A     		ldr	r2, .L14+4
 319 0114 1268     		ldr	r2, [r2]
 320              		.loc 1 55 29
 321 0116 43F00201 		orr	r1, r3, #2
 322 011a 3B69     		ldr	r3, [r7, #16]
 323 011c 43F82210 		str	r1, [r3, r2, lsl #2]
  56:../source/gpio/gpio.c ****             portx->PCR[num] &= ~(PORT_PCR_PS(0x1U));
 324              		.loc 1 56 23
 325 0120 0A4B     		ldr	r3, .L14+4
 326 0122 1A68     		ldr	r2, [r3]
 327 0124 3B69     		ldr	r3, [r7, #16]
 328 0126 53F82230 		ldr	r3, [r3, r2, lsl #2]
 329 012a 084A     		ldr	r2, .L14+4
 330 012c 1268     		ldr	r2, [r2]
 331              		.loc 1 56 29
 332 012e 23F00101 		bic	r1, r3, #1
 333 0132 3B69     		ldr	r3, [r7, #16]
 334 0134 43F82210 		str	r1, [r3, r2, lsl #2]
  57:../source/gpio/gpio.c ****             break;
 335              		.loc 1 57 13
 336 0138 00BF     		nop
 337              	.L6:
 338              	.L12:
  58:../source/gpio/gpio.c ****     }
  59:../source/gpio/gpio.c **** 
  60:../source/gpio/gpio.c **** }
 339              		.loc 1 60 1
 340 013a 00BF     		nop
 341 013c 1C37     		adds	r7, r7, #28
 342              		.cfi_def_cfa_offset 4
 343 013e BD46     		mov	sp, r7
 344              		.cfi_def_cfa_register 13
 345              		@ sp needed
 346 0140 5DF8047B 		ldr	r7, [sp], #4
 347              		.cfi_restore 7
 348              		.cfi_def_cfa_offset 0
 349 0144 7047     		bx	lr
 350              	.L15:
 351 0146 00BF     		.align	2
 352              	.L14:
 353 0148 00000000 		.word	port
 354 014c 00000000 		.word	num
 355 0150 00000000 		.word	clocked
 356 0154 00700440 		.word	1074032640
 357 0158 00000000 		.word	ports
 358 015c 00000000 		.word	gpios
 359              		.cfi_endproc
 360              	.LFE123:
 362              		.section	.text.gpioIRQ,"ax",%progbits
 363              		.align	1
 364              		.global	gpioIRQ
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	gpioIRQ:
 370              	.LFB124:
  61:../source/gpio/gpio.c **** 
  62:../source/gpio/gpio.c **** /**
  63:../source/gpio/gpio.c ****  * @brief Configures how the pin reacts when an IRQ event ocurrs
  64:../source/gpio/gpio.c ****  * @param pin the pin whose IRQ mode you wish to set (according PORTNUM2PIN)
  65:../source/gpio/gpio.c ****  * @param irqMode disable, risingEdge, fallingEdge or bothEdges
  66:../source/gpio/gpio.c ****  * @param irqFun function to call on pin event
  67:../source/gpio/gpio.c ****  * @return 1 if error (already asigned an interrupt to the pin), 0 if success
  68:../source/gpio/gpio.c ****  */
  69:../source/gpio/gpio.c **** bool gpioIRQ (pin_t pin, uint8_t irqMode, pinIrqFun_t irqFun){
 371              		.loc 1 69 62
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 16
 374              		@ frame_needed = 1, uses_anonymous_args = 0
 375 0000 80B5     		push	{r7, lr}
 376              		.cfi_def_cfa_offset 8
 377              		.cfi_offset 7, -8
 378              		.cfi_offset 14, -4
 379 0002 84B0     		sub	sp, sp, #16
 380              		.cfi_def_cfa_offset 24
 381 0004 00AF     		add	r7, sp, #0
 382              		.cfi_def_cfa_register 7
 383 0006 0346     		mov	r3, r0
 384 0008 3A60     		str	r2, [r7]
 385 000a FB71     		strb	r3, [r7, #7]
 386 000c 0B46     		mov	r3, r1
 387 000e BB71     		strb	r3, [r7, #6]
  70:../source/gpio/gpio.c **** 	port = PIN2PORT(pin);
 388              		.loc 1 70 9
 389 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 390 0012 5B09     		lsrs	r3, r3, #5
 391 0014 DBB2     		uxtb	r3, r3
 392 0016 03F00703 		and	r3, r3, #7
 393              		.loc 1 70 7
 394 001a 2D4A     		ldr	r2, .L19
 395 001c 1360     		str	r3, [r2]
  71:../source/gpio/gpio.c **** 	num = PIN2NUM(pin);
 396              		.loc 1 71 8
 397 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 398 0020 03F01F03 		and	r3, r3, #31
 399              		.loc 1 71 6
 400 0024 2B4A     		ldr	r2, .L19+4
 401 0026 1360     		str	r3, [r2]
  72:../source/gpio/gpio.c **** 	bool ret = ((irq_pins[port]) >> num) & (0x1U);		//shift to get the flag if the pin has already ena
 402              		.loc 1 72 23
 403 0028 294B     		ldr	r3, .L19
 404 002a 1B68     		ldr	r3, [r3]
 405 002c 2A4A     		ldr	r2, .L19+8
 406 002e 52F82320 		ldr	r2, [r2, r3, lsl #2]
 407              		.loc 1 72 31
 408 0032 284B     		ldr	r3, .L19+4
 409 0034 1B68     		ldr	r3, [r3]
 410 0036 22FA03F3 		lsr	r3, r2, r3
 411              		.loc 1 72 39
 412 003a 03F00103 		and	r3, r3, #1
 413              		.loc 1 72 7
 414 003e 002B     		cmp	r3, #0
 415 0040 14BF     		ite	ne
 416 0042 0123     		movne	r3, #1
 417 0044 0023     		moveq	r3, #0
 418 0046 FB73     		strb	r3, [r7, #15]
  73:../source/gpio/gpio.c **** 
  74:../source/gpio/gpio.c **** 	if(!ret)			//if 1, the pin has enabled interrupts
 419              		.loc 1 74 5
 420 0048 FB7B     		ldrb	r3, [r7, #15]
 421 004a 83F00103 		eor	r3, r3, #1
 422 004e DBB2     		uxtb	r3, r3
 423              		.loc 1 74 4
 424 0050 002B     		cmp	r3, #0
 425 0052 38D0     		beq	.L17
 426              	.LBB3:
  75:../source/gpio/gpio.c **** 	{
  76:../source/gpio/gpio.c **** 	PORT_Type * portx = ports[port];
 427              		.loc 1 76 27
 428 0054 1E4B     		ldr	r3, .L19
 429 0056 1B68     		ldr	r3, [r3]
 430              		.loc 1 76 14
 431 0058 204A     		ldr	r2, .L19+12
 432 005a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 433 005e BB60     		str	r3, [r7, #8]
  77:../source/gpio/gpio.c **** 	NVIC_EnableIRQ(irq_ports[port]);				//Enable port interrupts
 434              		.loc 1 77 26
 435 0060 1B4B     		ldr	r3, .L19
 436 0062 1B68     		ldr	r3, [r3]
 437 0064 1E4A     		ldr	r2, .L19+16
 438 0066 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 439              		.loc 1 77 2
 440 0068 5BB2     		sxtb	r3, r3
 441 006a 1846     		mov	r0, r3
 442 006c FFF7FEFF 		bl	NVIC_EnableIRQ
  78:../source/gpio/gpio.c **** 	portx->PCR[num] |= PORT_PCR_IRQC(irqMode+8);     //Enable interrupts (mode defined by irqMode)
 443              		.loc 1 78 12
 444 0070 184B     		ldr	r3, .L19+4
 445 0072 1A68     		ldr	r2, [r3]
 446 0074 BB68     		ldr	r3, [r7, #8]
 447 0076 53F82210 		ldr	r1, [r3, r2, lsl #2]
 448              		.loc 1 78 21
 449 007a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 450 007c 0833     		adds	r3, r3, #8
 451 007e 1B04     		lsls	r3, r3, #16
 452 0080 03F47023 		and	r3, r3, #983040
 453              		.loc 1 78 12
 454 0084 134A     		ldr	r2, .L19+4
 455 0086 1268     		ldr	r2, [r2]
 456              		.loc 1 78 18
 457 0088 1943     		orrs	r1, r1, r3
 458 008a BB68     		ldr	r3, [r7, #8]
 459 008c 43F82210 		str	r1, [r3, r2, lsl #2]
  79:../source/gpio/gpio.c **** 
  80:../source/gpio/gpio.c **** 	//Save the callback and turn on pin number flag
  81:../source/gpio/gpio.c **** 	irq_pins[port] |= 1<<num;
 460              		.loc 1 81 10
 461 0090 0F4B     		ldr	r3, .L19
 462 0092 1B68     		ldr	r3, [r3]
 463 0094 104A     		ldr	r2, .L19+8
 464 0096 52F82320 		ldr	r2, [r2, r3, lsl #2]
 465              		.loc 1 81 21
 466 009a 0E4B     		ldr	r3, .L19+4
 467 009c 1B68     		ldr	r3, [r3]
 468 009e 0121     		movs	r1, #1
 469 00a0 01FA03F3 		lsl	r3, r1, r3
 470 00a4 1946     		mov	r1, r3
 471              		.loc 1 81 10
 472 00a6 0A4B     		ldr	r3, .L19
 473 00a8 1B68     		ldr	r3, [r3]
 474              		.loc 1 81 17
 475 00aa 0A43     		orrs	r2, r2, r1
 476 00ac 0A49     		ldr	r1, .L19+8
 477 00ae 41F82320 		str	r2, [r1, r3, lsl #2]
  82:../source/gpio/gpio.c **** 	handlers[port][num] = irqFun;
 478              		.loc 1 82 16
 479 00b2 074B     		ldr	r3, .L19
 480 00b4 1A68     		ldr	r2, [r3]
 481 00b6 074B     		ldr	r3, .L19+4
 482 00b8 1B68     		ldr	r3, [r3]
 483              		.loc 1 82 22
 484 00ba 0A49     		ldr	r1, .L19+20
 485 00bc 5201     		lsls	r2, r2, #5
 486 00be 1344     		add	r3, r3, r2
 487 00c0 3A68     		ldr	r2, [r7]
 488 00c2 41F82320 		str	r2, [r1, r3, lsl #2]
 489              	.L17:
 490              	.LBE3:
  83:../source/gpio/gpio.c **** 	}
  84:../source/gpio/gpio.c **** 	return ret;
 491              		.loc 1 84 9
 492 00c6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
  85:../source/gpio/gpio.c **** }
 493              		.loc 1 85 1
 494 00c8 1846     		mov	r0, r3
 495 00ca 1037     		adds	r7, r7, #16
 496              		.cfi_def_cfa_offset 8
 497 00cc BD46     		mov	sp, r7
 498              		.cfi_def_cfa_register 13
 499              		@ sp needed
 500 00ce 80BD     		pop	{r7, pc}
 501              	.L20:
 502              		.align	2
 503              	.L19:
 504 00d0 00000000 		.word	port
 505 00d4 00000000 		.word	num
 506 00d8 00000000 		.word	irq_pins
 507 00dc 00000000 		.word	ports
 508 00e0 00000000 		.word	irq_ports
 509 00e4 00000000 		.word	handlers
 510              		.cfi_endproc
 511              	.LFE124:
 513              		.section	.text.gpioWrite,"ax",%progbits
 514              		.align	1
 515              		.global	gpioWrite
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	gpioWrite:
 521              	.LFB125:
  86:../source/gpio/gpio.c **** 
  87:../source/gpio/gpio.c **** /**
  88:../source/gpio/gpio.c ****  * @brief Write a HIGH or a LOW value to a digital pin
  89:../source/gpio/gpio.c ****  * @param pin the pin to write (according PORTNUM2PIN)
  90:../source/gpio/gpio.c ****  * @param val Desired value (HIGH or LOW)
  91:../source/gpio/gpio.c ****  */
  92:../source/gpio/gpio.c **** void gpioWrite (pin_t pin, bool value){
 522              		.loc 1 92 39
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 16
 525              		@ frame_needed = 1, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 527 0000 80B4     		push	{r7}
 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 7, -4
 530 0002 85B0     		sub	sp, sp, #20
 531              		.cfi_def_cfa_offset 24
 532 0004 00AF     		add	r7, sp, #0
 533              		.cfi_def_cfa_register 7
 534 0006 0346     		mov	r3, r0
 535 0008 0A46     		mov	r2, r1
 536 000a FB71     		strb	r3, [r7, #7]
 537 000c 1346     		mov	r3, r2
 538 000e BB71     		strb	r3, [r7, #6]
  93:../source/gpio/gpio.c ****     port = PIN2PORT(pin);
 539              		.loc 1 93 12
 540 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 541 0012 5B09     		lsrs	r3, r3, #5
 542 0014 DBB2     		uxtb	r3, r3
 543 0016 03F00703 		and	r3, r3, #7
 544              		.loc 1 93 10
 545 001a 134A     		ldr	r2, .L25
 546 001c 1360     		str	r3, [r2]
  94:../source/gpio/gpio.c ****     num = PIN2NUM(pin);
 547              		.loc 1 94 11
 548 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 549 0020 03F01F03 		and	r3, r3, #31
 550              		.loc 1 94 9
 551 0024 114A     		ldr	r2, .L25+4
 552 0026 1360     		str	r3, [r2]
  95:../source/gpio/gpio.c ****     GPIO_Type * gpiox = gpios[port];
 553              		.loc 1 95 30
 554 0028 0F4B     		ldr	r3, .L25
 555 002a 1B68     		ldr	r3, [r3]
 556              		.loc 1 95 17
 557 002c 104A     		ldr	r2, .L25+8
 558 002e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 559 0032 FB60     		str	r3, [r7, #12]
  96:../source/gpio/gpio.c ****     if(value){
 560              		.loc 1 96 7
 561 0034 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 562 0036 002B     		cmp	r3, #0
 563 0038 08D0     		beq	.L22
  97:../source/gpio/gpio.c ****         gpiox->PSOR = (1<<num);
 564              		.loc 1 97 25
 565 003a 0C4B     		ldr	r3, .L25+4
 566 003c 1B68     		ldr	r3, [r3]
 567 003e 0122     		movs	r2, #1
 568 0040 02FA03F3 		lsl	r3, r2, r3
 569 0044 1A46     		mov	r2, r3
 570              		.loc 1 97 21
 571 0046 FB68     		ldr	r3, [r7, #12]
 572 0048 5A60     		str	r2, [r3, #4]
  98:../source/gpio/gpio.c ****     }
  99:../source/gpio/gpio.c ****     else{
 100:../source/gpio/gpio.c ****         gpiox->PCOR = (1<<num);
 101:../source/gpio/gpio.c ****     }
 102:../source/gpio/gpio.c **** 
 103:../source/gpio/gpio.c **** }
 573              		.loc 1 103 1
 574 004a 07E0     		b	.L24
 575              	.L22:
 100:../source/gpio/gpio.c ****     }
 576              		.loc 1 100 25
 577 004c 074B     		ldr	r3, .L25+4
 578 004e 1B68     		ldr	r3, [r3]
 579 0050 0122     		movs	r2, #1
 580 0052 02FA03F3 		lsl	r3, r2, r3
 581 0056 1A46     		mov	r2, r3
 100:../source/gpio/gpio.c ****     }
 582              		.loc 1 100 21
 583 0058 FB68     		ldr	r3, [r7, #12]
 584 005a 9A60     		str	r2, [r3, #8]
 585              	.L24:
 586              		.loc 1 103 1
 587 005c 00BF     		nop
 588 005e 1437     		adds	r7, r7, #20
 589              		.cfi_def_cfa_offset 4
 590 0060 BD46     		mov	sp, r7
 591              		.cfi_def_cfa_register 13
 592              		@ sp needed
 593 0062 5DF8047B 		ldr	r7, [sp], #4
 594              		.cfi_restore 7
 595              		.cfi_def_cfa_offset 0
 596 0066 7047     		bx	lr
 597              	.L26:
 598              		.align	2
 599              	.L25:
 600 0068 00000000 		.word	port
 601 006c 00000000 		.word	num
 602 0070 00000000 		.word	gpios
 603              		.cfi_endproc
 604              	.LFE125:
 606              		.section	.text.gpioToggle,"ax",%progbits
 607              		.align	1
 608              		.global	gpioToggle
 609              		.syntax unified
 610              		.thumb
 611              		.thumb_func
 613              	gpioToggle:
 614              	.LFB126:
 104:../source/gpio/gpio.c **** 
 105:../source/gpio/gpio.c **** /**
 106:../source/gpio/gpio.c ****  * @brief Toggle the value of a digital pin (HIGH<->LOW)
 107:../source/gpio/gpio.c ****  * @param pin the pin to toggle (according PORTNUM2PIN)
 108:../source/gpio/gpio.c ****  */
 109:../source/gpio/gpio.c **** void gpioToggle (pin_t pin){
 615              		.loc 1 109 28
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 16
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 0000 80B4     		push	{r7}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 85B0     		sub	sp, sp, #20
 624              		.cfi_def_cfa_offset 24
 625 0004 00AF     		add	r7, sp, #0
 626              		.cfi_def_cfa_register 7
 627 0006 0346     		mov	r3, r0
 628 0008 FB71     		strb	r3, [r7, #7]
 110:../source/gpio/gpio.c ****     port = PIN2PORT(pin);
 629              		.loc 1 110 12
 630 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 631 000c 5B09     		lsrs	r3, r3, #5
 632 000e DBB2     		uxtb	r3, r3
 633 0010 03F00703 		and	r3, r3, #7
 634              		.loc 1 110 10
 635 0014 0D4A     		ldr	r2, .L28
 636 0016 1360     		str	r3, [r2]
 111:../source/gpio/gpio.c ****     num = PIN2NUM(pin);
 637              		.loc 1 111 11
 638 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 639 001a 03F01F03 		and	r3, r3, #31
 640              		.loc 1 111 9
 641 001e 0C4A     		ldr	r2, .L28+4
 642 0020 1360     		str	r3, [r2]
 112:../source/gpio/gpio.c ****     GPIO_Type * gpiox = gpios[port];
 643              		.loc 1 112 30
 644 0022 0A4B     		ldr	r3, .L28
 645 0024 1B68     		ldr	r3, [r3]
 646              		.loc 1 112 17
 647 0026 0B4A     		ldr	r2, .L28+8
 648 0028 52F82330 		ldr	r3, [r2, r3, lsl #2]
 649 002c FB60     		str	r3, [r7, #12]
 113:../source/gpio/gpio.c **** 
 114:../source/gpio/gpio.c ****     gpiox->PTOR = (1<<num);
 650              		.loc 1 114 21
 651 002e 084B     		ldr	r3, .L28+4
 652 0030 1B68     		ldr	r3, [r3]
 653 0032 0122     		movs	r2, #1
 654 0034 02FA03F3 		lsl	r3, r2, r3
 655 0038 1A46     		mov	r2, r3
 656              		.loc 1 114 17
 657 003a FB68     		ldr	r3, [r7, #12]
 658 003c DA60     		str	r2, [r3, #12]
 115:../source/gpio/gpio.c **** }
 659              		.loc 1 115 1
 660 003e 00BF     		nop
 661 0040 1437     		adds	r7, r7, #20
 662              		.cfi_def_cfa_offset 4
 663 0042 BD46     		mov	sp, r7
 664              		.cfi_def_cfa_register 13
 665              		@ sp needed
 666 0044 5DF8047B 		ldr	r7, [sp], #4
 667              		.cfi_restore 7
 668              		.cfi_def_cfa_offset 0
 669 0048 7047     		bx	lr
 670              	.L29:
 671 004a 00BF     		.align	2
 672              	.L28:
 673 004c 00000000 		.word	port
 674 0050 00000000 		.word	num
 675 0054 00000000 		.word	gpios
 676              		.cfi_endproc
 677              	.LFE126:
 679              		.section	.text.gpioRead,"ax",%progbits
 680              		.align	1
 681              		.global	gpioRead
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	gpioRead:
 687              	.LFB127:
 116:../source/gpio/gpio.c **** 
 117:../source/gpio/gpio.c **** 
 118:../source/gpio/gpio.c **** /**
 119:../source/gpio/gpio.c ****  * @brief Reads the value from a specified digital pin, either HIGH or LOW.
 120:../source/gpio/gpio.c ****  * @param pin the pin to read (according PORTNUM2PIN)
 121:../source/gpio/gpio.c ****  * @return HIGH or LOW
 122:../source/gpio/gpio.c ****  */
 123:../source/gpio/gpio.c **** bool gpioRead (pin_t pin){
 688              		.loc 1 123 26
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 16
 691              		@ frame_needed = 1, uses_anonymous_args = 0
 692              		@ link register save eliminated.
 693 0000 80B4     		push	{r7}
 694              		.cfi_def_cfa_offset 4
 695              		.cfi_offset 7, -4
 696 0002 85B0     		sub	sp, sp, #20
 697              		.cfi_def_cfa_offset 24
 698 0004 00AF     		add	r7, sp, #0
 699              		.cfi_def_cfa_register 7
 700 0006 0346     		mov	r3, r0
 701 0008 FB71     		strb	r3, [r7, #7]
 124:../source/gpio/gpio.c **** 	port = PIN2PORT(pin);
 702              		.loc 1 124 9
 703 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 704 000c 5B09     		lsrs	r3, r3, #5
 705 000e DBB2     		uxtb	r3, r3
 706 0010 03F00703 		and	r3, r3, #7
 707              		.loc 1 124 7
 708 0014 104A     		ldr	r2, .L32
 709 0016 1360     		str	r3, [r2]
 125:../source/gpio/gpio.c **** 	num = PIN2NUM(pin);
 710              		.loc 1 125 8
 711 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 712 001a 03F01F03 		and	r3, r3, #31
 713              		.loc 1 125 6
 714 001e 0F4A     		ldr	r2, .L32+4
 715 0020 1360     		str	r3, [r2]
 126:../source/gpio/gpio.c **** 	GPIO_Type * gpiox = gpios[port];
 716              		.loc 1 126 27
 717 0022 0D4B     		ldr	r3, .L32
 718 0024 1B68     		ldr	r3, [r3]
 719              		.loc 1 126 14
 720 0026 0E4A     		ldr	r2, .L32+8
 721 0028 52F82330 		ldr	r3, [r2, r3, lsl #2]
 722 002c FB60     		str	r3, [r7, #12]
 127:../source/gpio/gpio.c **** 	bool output = ((1<<num) & gpiox->PDIR);
 723              		.loc 1 127 19
 724 002e 0B4B     		ldr	r3, .L32+4
 725 0030 1B68     		ldr	r3, [r3]
 726 0032 0122     		movs	r2, #1
 727 0034 02FA03F3 		lsl	r3, r2, r3
 728 0038 1A46     		mov	r2, r3
 729              		.loc 1 127 33
 730 003a FB68     		ldr	r3, [r7, #12]
 731 003c 1B69     		ldr	r3, [r3, #16]
 732              		.loc 1 127 26
 733 003e 1340     		ands	r3, r3, r2
 734              		.loc 1 127 7
 735 0040 002B     		cmp	r3, #0
 736 0042 14BF     		ite	ne
 737 0044 0123     		movne	r3, #1
 738 0046 0023     		moveq	r3, #0
 739 0048 FB72     		strb	r3, [r7, #11]
 128:../source/gpio/gpio.c **** 	return output;
 740              		.loc 1 128 9
 741 004a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 129:../source/gpio/gpio.c **** }
 742              		.loc 1 129 1
 743 004c 1846     		mov	r0, r3
 744 004e 1437     		adds	r7, r7, #20
 745              		.cfi_def_cfa_offset 4
 746 0050 BD46     		mov	sp, r7
 747              		.cfi_def_cfa_register 13
 748              		@ sp needed
 749 0052 5DF8047B 		ldr	r7, [sp], #4
 750              		.cfi_restore 7
 751              		.cfi_def_cfa_offset 0
 752 0056 7047     		bx	lr
 753              	.L33:
 754              		.align	2
 755              	.L32:
 756 0058 00000000 		.word	port
 757 005c 00000000 		.word	num
 758 0060 00000000 		.word	gpios
 759              		.cfi_endproc
 760              	.LFE127:
 762              		.section	.text.PORTA_IRQHandler,"ax",%progbits
 763              		.align	1
 764              		.global	PORTA_IRQHandler
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 769              	PORTA_IRQHandler:
 770              	.LFB128:
 130:../source/gpio/gpio.c **** 
 131:../source/gpio/gpio.c **** 
 132:../source/gpio/gpio.c **** __ISR__ PORTA_IRQHandler(void)
 133:../source/gpio/gpio.c **** {
 771              		.loc 1 133 1
 772              		.cfi_startproc
 773              		@ Stack Align: May be called with mis-aligned SP.
 774              		@ args = 0, pretend = 0, frame = 8
 775              		@ frame_needed = 1, uses_anonymous_args = 0
 776 0000 6846     		mov	r0, sp
 777              		.cfi_register 13, 0
 778 0002 20F00701 		bic	r1, r0, #7
 779 0006 8D46     		mov	sp, r1
 780 0008 81B5     		push	{r0, r7, lr}
 781              		.cfi_def_cfa_offset 12
 782              		.cfi_offset 13, -12
 783              		.cfi_offset 7, -8
 784              		.cfi_offset 14, -4
 785 000a 83B0     		sub	sp, sp, #12
 786              		.cfi_def_cfa_offset 24
 787 000c 00AF     		add	r7, sp, #0
 788              		.cfi_def_cfa_register 7
 134:../source/gpio/gpio.c **** 	uint32_t isfra= PORTA->ISFR;
 789              		.loc 1 134 23
 790 000e 164B     		ldr	r3, .L38
 791              		.loc 1 134 11
 792 0010 D3F8A030 		ldr	r3, [r3, #160]
 793 0014 3B60     		str	r3, [r7]
 794              	.LBB4:
 135:../source/gpio/gpio.c **** 	for(int i=0; i<32; i++){
 795              		.loc 1 135 10
 796 0016 0023     		movs	r3, #0
 797 0018 7B60     		str	r3, [r7, #4]
 798              		.loc 1 135 2
 799 001a 19E0     		b	.L35
 800              	.L37:
 136:../source/gpio/gpio.c **** 		if( getBitn(isfra,i) ){
 801              		.loc 1 136 7
 802 001c 3A68     		ldr	r2, [r7]
 803 001e 7B68     		ldr	r3, [r7, #4]
 804 0020 22FA03F3 		lsr	r3, r2, r3
 805 0024 03F00103 		and	r3, r3, #1
 806              		.loc 1 136 5
 807 0028 002B     		cmp	r3, #0
 808 002a 0ED0     		beq	.L36
 137:../source/gpio/gpio.c **** 			PORTA->PCR[i] |= PORT_PCR_ISF_MASK;  // Clear interrupt flag
 809              		.loc 1 137 9
 810 002c 0E4A     		ldr	r2, .L38
 811              		.loc 1 137 14
 812 002e 7B68     		ldr	r3, [r7, #4]
 813 0030 52F82330 		ldr	r3, [r2, r3, lsl #2]
 814              		.loc 1 137 9
 815 0034 0C49     		ldr	r1, .L38
 816              		.loc 1 137 18
 817 0036 43F08072 		orr	r2, r3, #16777216
 818 003a 7B68     		ldr	r3, [r7, #4]
 819 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 138:../source/gpio/gpio.c **** 			handlers[PA][i]();
 820              		.loc 1 138 16
 821 0040 0A4A     		ldr	r2, .L38+4
 822 0042 7B68     		ldr	r3, [r7, #4]
 823 0044 52F82330 		ldr	r3, [r2, r3, lsl #2]
 824              		.loc 1 138 4
 825 0048 9847     		blx	r3
 826              	.LVL0:
 827              	.L36:
 135:../source/gpio/gpio.c **** 		if( getBitn(isfra,i) ){
 828              		.loc 1 135 22 discriminator 2
 829 004a 7B68     		ldr	r3, [r7, #4]
 830 004c 0133     		adds	r3, r3, #1
 831 004e 7B60     		str	r3, [r7, #4]
 832              	.L35:
 135:../source/gpio/gpio.c **** 		if( getBitn(isfra,i) ){
 833              		.loc 1 135 16 discriminator 1
 834 0050 7B68     		ldr	r3, [r7, #4]
 835 0052 1F2B     		cmp	r3, #31
 836 0054 E2DD     		ble	.L37
 837              	.LBE4:
 139:../source/gpio/gpio.c **** 		}
 140:../source/gpio/gpio.c **** 	}
 141:../source/gpio/gpio.c **** }
 838              		.loc 1 141 1
 839 0056 00BF     		nop
 840 0058 00BF     		nop
 841 005a 0C37     		adds	r7, r7, #12
 842              		.cfi_def_cfa_offset 12
 843 005c BD46     		mov	sp, r7
 844              		.cfi_def_cfa_register 13
 845              		@ sp needed
 846 005e BDE88140 		pop	{r0, r7, lr}
 847              		.cfi_restore 14
 848              		.cfi_restore 7
 849              		.cfi_restore 0
 850              		.cfi_def_cfa_offset 0
 851 0062 8546     		mov	sp, r0
 852 0064 7047     		bx	lr
 853              	.L39:
 854 0066 00BF     		.align	2
 855              	.L38:
 856 0068 00900440 		.word	1074040832
 857 006c 00000000 		.word	handlers
 858              		.cfi_endproc
 859              	.LFE128:
 861              		.section	.text.PORTB_IRQHandler,"ax",%progbits
 862              		.align	1
 863              		.global	PORTB_IRQHandler
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 868              	PORTB_IRQHandler:
 869              	.LFB129:
 142:../source/gpio/gpio.c **** 
 143:../source/gpio/gpio.c **** __ISR__ PORTB_IRQHandler(void)
 144:../source/gpio/gpio.c **** {
 870              		.loc 1 144 1
 871              		.cfi_startproc
 872              		@ Stack Align: May be called with mis-aligned SP.
 873              		@ args = 0, pretend = 0, frame = 8
 874              		@ frame_needed = 1, uses_anonymous_args = 0
 875 0000 6846     		mov	r0, sp
 876              		.cfi_register 13, 0
 877 0002 20F00701 		bic	r1, r0, #7
 878 0006 8D46     		mov	sp, r1
 879 0008 81B5     		push	{r0, r7, lr}
 880              		.cfi_def_cfa_offset 12
 881              		.cfi_offset 13, -12
 882              		.cfi_offset 7, -8
 883              		.cfi_offset 14, -4
 884 000a 83B0     		sub	sp, sp, #12
 885              		.cfi_def_cfa_offset 24
 886 000c 00AF     		add	r7, sp, #0
 887              		.cfi_def_cfa_register 7
 145:../source/gpio/gpio.c **** 	uint32_t isfrb= PORTB->ISFR;
 888              		.loc 1 145 23
 889 000e 164B     		ldr	r3, .L44
 890              		.loc 1 145 11
 891 0010 D3F8A030 		ldr	r3, [r3, #160]
 892 0014 3B60     		str	r3, [r7]
 893              	.LBB5:
 146:../source/gpio/gpio.c **** 	for(int i=0; i<32; i++){
 894              		.loc 1 146 10
 895 0016 0023     		movs	r3, #0
 896 0018 7B60     		str	r3, [r7, #4]
 897              		.loc 1 146 2
 898 001a 1AE0     		b	.L41
 899              	.L43:
 147:../source/gpio/gpio.c **** 		if( getBitn(isfrb,i) ){
 900              		.loc 1 147 7
 901 001c 3A68     		ldr	r2, [r7]
 902 001e 7B68     		ldr	r3, [r7, #4]
 903 0020 22FA03F3 		lsr	r3, r2, r3
 904 0024 03F00103 		and	r3, r3, #1
 905              		.loc 1 147 5
 906 0028 002B     		cmp	r3, #0
 907 002a 0FD0     		beq	.L42
 148:../source/gpio/gpio.c **** 			PORTB->PCR[i] |= PORT_PCR_ISF_MASK;  // Clear interrupt flag
 908              		.loc 1 148 9
 909 002c 0E4A     		ldr	r2, .L44
 910              		.loc 1 148 14
 911 002e 7B68     		ldr	r3, [r7, #4]
 912 0030 52F82330 		ldr	r3, [r2, r3, lsl #2]
 913              		.loc 1 148 9
 914 0034 0C49     		ldr	r1, .L44
 915              		.loc 1 148 18
 916 0036 43F08072 		orr	r2, r3, #16777216
 917 003a 7B68     		ldr	r3, [r7, #4]
 918 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 149:../source/gpio/gpio.c **** 			handlers[PB][i]();
 919              		.loc 1 149 16
 920 0040 0A4A     		ldr	r2, .L44+4
 921 0042 7B68     		ldr	r3, [r7, #4]
 922 0044 2033     		adds	r3, r3, #32
 923 0046 52F82330 		ldr	r3, [r2, r3, lsl #2]
 924              		.loc 1 149 4
 925 004a 9847     		blx	r3
 926              	.LVL1:
 927              	.L42:
 146:../source/gpio/gpio.c **** 		if( getBitn(isfrb,i) ){
 928              		.loc 1 146 22 discriminator 2
 929 004c 7B68     		ldr	r3, [r7, #4]
 930 004e 0133     		adds	r3, r3, #1
 931 0050 7B60     		str	r3, [r7, #4]
 932              	.L41:
 146:../source/gpio/gpio.c **** 		if( getBitn(isfrb,i) ){
 933              		.loc 1 146 16 discriminator 1
 934 0052 7B68     		ldr	r3, [r7, #4]
 935 0054 1F2B     		cmp	r3, #31
 936 0056 E1DD     		ble	.L43
 937              	.LBE5:
 150:../source/gpio/gpio.c **** 		}
 151:../source/gpio/gpio.c **** 	}
 152:../source/gpio/gpio.c **** }
 938              		.loc 1 152 1
 939 0058 00BF     		nop
 940 005a 00BF     		nop
 941 005c 0C37     		adds	r7, r7, #12
 942              		.cfi_def_cfa_offset 12
 943 005e BD46     		mov	sp, r7
 944              		.cfi_def_cfa_register 13
 945              		@ sp needed
 946 0060 BDE88140 		pop	{r0, r7, lr}
 947              		.cfi_restore 14
 948              		.cfi_restore 7
 949              		.cfi_restore 0
 950              		.cfi_def_cfa_offset 0
 951 0064 8546     		mov	sp, r0
 952 0066 7047     		bx	lr
 953              	.L45:
 954              		.align	2
 955              	.L44:
 956 0068 00A00440 		.word	1074044928
 957 006c 00000000 		.word	handlers
 958              		.cfi_endproc
 959              	.LFE129:
 961              		.section	.text.PORTC_IRQHandler,"ax",%progbits
 962              		.align	1
 963              		.global	PORTC_IRQHandler
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	PORTC_IRQHandler:
 969              	.LFB130:
 153:../source/gpio/gpio.c **** 
 154:../source/gpio/gpio.c **** __ISR__ PORTC_IRQHandler(void)
 155:../source/gpio/gpio.c **** {
 970              		.loc 1 155 1
 971              		.cfi_startproc
 972              		@ Stack Align: May be called with mis-aligned SP.
 973              		@ args = 0, pretend = 0, frame = 8
 974              		@ frame_needed = 1, uses_anonymous_args = 0
 975 0000 6846     		mov	r0, sp
 976              		.cfi_register 13, 0
 977 0002 20F00701 		bic	r1, r0, #7
 978 0006 8D46     		mov	sp, r1
 979 0008 81B5     		push	{r0, r7, lr}
 980              		.cfi_def_cfa_offset 12
 981              		.cfi_offset 13, -12
 982              		.cfi_offset 7, -8
 983              		.cfi_offset 14, -4
 984 000a 83B0     		sub	sp, sp, #12
 985              		.cfi_def_cfa_offset 24
 986 000c 00AF     		add	r7, sp, #0
 987              		.cfi_def_cfa_register 7
 156:../source/gpio/gpio.c **** 
 157:../source/gpio/gpio.c **** 	uint32_t isfrc= PORTC->ISFR;
 988              		.loc 1 157 23
 989 000e 164B     		ldr	r3, .L50
 990              		.loc 1 157 11
 991 0010 D3F8A030 		ldr	r3, [r3, #160]
 992 0014 3B60     		str	r3, [r7]
 993              	.LBB6:
 158:../source/gpio/gpio.c **** 	for(int i=0; i<32; i++){
 994              		.loc 1 158 10
 995 0016 0023     		movs	r3, #0
 996 0018 7B60     		str	r3, [r7, #4]
 997              		.loc 1 158 2
 998 001a 1AE0     		b	.L47
 999              	.L49:
 159:../source/gpio/gpio.c **** 		if( getBitn(isfrc,i) ){
 1000              		.loc 1 159 7
 1001 001c 3A68     		ldr	r2, [r7]
 1002 001e 7B68     		ldr	r3, [r7, #4]
 1003 0020 22FA03F3 		lsr	r3, r2, r3
 1004 0024 03F00103 		and	r3, r3, #1
 1005              		.loc 1 159 5
 1006 0028 002B     		cmp	r3, #0
 1007 002a 0FD0     		beq	.L48
 160:../source/gpio/gpio.c **** 			PORTC->PCR[i] |= PORT_PCR_ISF_MASK;  // Clear interrupt flag
 1008              		.loc 1 160 9
 1009 002c 0E4A     		ldr	r2, .L50
 1010              		.loc 1 160 14
 1011 002e 7B68     		ldr	r3, [r7, #4]
 1012 0030 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1013              		.loc 1 160 9
 1014 0034 0C49     		ldr	r1, .L50
 1015              		.loc 1 160 18
 1016 0036 43F08072 		orr	r2, r3, #16777216
 1017 003a 7B68     		ldr	r3, [r7, #4]
 1018 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 161:../source/gpio/gpio.c **** 			handlers[PC][i]();
 1019              		.loc 1 161 16
 1020 0040 0A4A     		ldr	r2, .L50+4
 1021 0042 7B68     		ldr	r3, [r7, #4]
 1022 0044 4033     		adds	r3, r3, #64
 1023 0046 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1024              		.loc 1 161 4
 1025 004a 9847     		blx	r3
 1026              	.LVL2:
 1027              	.L48:
 158:../source/gpio/gpio.c **** 		if( getBitn(isfrc,i) ){
 1028              		.loc 1 158 22 discriminator 2
 1029 004c 7B68     		ldr	r3, [r7, #4]
 1030 004e 0133     		adds	r3, r3, #1
 1031 0050 7B60     		str	r3, [r7, #4]
 1032              	.L47:
 158:../source/gpio/gpio.c **** 		if( getBitn(isfrc,i) ){
 1033              		.loc 1 158 16 discriminator 1
 1034 0052 7B68     		ldr	r3, [r7, #4]
 1035 0054 1F2B     		cmp	r3, #31
 1036 0056 E1DD     		ble	.L49
 1037              	.LBE6:
 162:../source/gpio/gpio.c **** 		}
 163:../source/gpio/gpio.c **** 	}
 164:../source/gpio/gpio.c **** }
 1038              		.loc 1 164 1
 1039 0058 00BF     		nop
 1040 005a 00BF     		nop
 1041 005c 0C37     		adds	r7, r7, #12
 1042              		.cfi_def_cfa_offset 12
 1043 005e BD46     		mov	sp, r7
 1044              		.cfi_def_cfa_register 13
 1045              		@ sp needed
 1046 0060 BDE88140 		pop	{r0, r7, lr}
 1047              		.cfi_restore 14
 1048              		.cfi_restore 7
 1049              		.cfi_restore 0
 1050              		.cfi_def_cfa_offset 0
 1051 0064 8546     		mov	sp, r0
 1052 0066 7047     		bx	lr
 1053              	.L51:
 1054              		.align	2
 1055              	.L50:
 1056 0068 00B00440 		.word	1074049024
 1057 006c 00000000 		.word	handlers
 1058              		.cfi_endproc
 1059              	.LFE130:
 1061              		.section	.text.PORTD_IRQHandler,"ax",%progbits
 1062              		.align	1
 1063              		.global	PORTD_IRQHandler
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1068              	PORTD_IRQHandler:
 1069              	.LFB131:
 165:../source/gpio/gpio.c **** 
 166:../source/gpio/gpio.c **** __ISR__ PORTD_IRQHandler(void)
 167:../source/gpio/gpio.c **** {
 1070              		.loc 1 167 1
 1071              		.cfi_startproc
 1072              		@ Stack Align: May be called with mis-aligned SP.
 1073              		@ args = 0, pretend = 0, frame = 8
 1074              		@ frame_needed = 1, uses_anonymous_args = 0
 1075 0000 6846     		mov	r0, sp
 1076              		.cfi_register 13, 0
 1077 0002 20F00701 		bic	r1, r0, #7
 1078 0006 8D46     		mov	sp, r1
 1079 0008 81B5     		push	{r0, r7, lr}
 1080              		.cfi_def_cfa_offset 12
 1081              		.cfi_offset 13, -12
 1082              		.cfi_offset 7, -8
 1083              		.cfi_offset 14, -4
 1084 000a 83B0     		sub	sp, sp, #12
 1085              		.cfi_def_cfa_offset 24
 1086 000c 00AF     		add	r7, sp, #0
 1087              		.cfi_def_cfa_register 7
 168:../source/gpio/gpio.c **** 	uint32_t isfrd= PORTD->ISFR;
 1088              		.loc 1 168 23
 1089 000e 164B     		ldr	r3, .L56
 1090              		.loc 1 168 11
 1091 0010 D3F8A030 		ldr	r3, [r3, #160]
 1092 0014 3B60     		str	r3, [r7]
 1093              	.LBB7:
 169:../source/gpio/gpio.c **** 	for(int i=0; i<32; i++){
 1094              		.loc 1 169 10
 1095 0016 0023     		movs	r3, #0
 1096 0018 7B60     		str	r3, [r7, #4]
 1097              		.loc 1 169 2
 1098 001a 1AE0     		b	.L53
 1099              	.L55:
 170:../source/gpio/gpio.c **** 		if( getBitn(isfrd,i) ){
 1100              		.loc 1 170 7
 1101 001c 3A68     		ldr	r2, [r7]
 1102 001e 7B68     		ldr	r3, [r7, #4]
 1103 0020 22FA03F3 		lsr	r3, r2, r3
 1104 0024 03F00103 		and	r3, r3, #1
 1105              		.loc 1 170 5
 1106 0028 002B     		cmp	r3, #0
 1107 002a 0FD0     		beq	.L54
 171:../source/gpio/gpio.c **** 			PORTD->PCR[i] |= PORT_PCR_ISF_MASK;  // Clear interrupt flag
 1108              		.loc 1 171 9
 1109 002c 0E4A     		ldr	r2, .L56
 1110              		.loc 1 171 14
 1111 002e 7B68     		ldr	r3, [r7, #4]
 1112 0030 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1113              		.loc 1 171 9
 1114 0034 0C49     		ldr	r1, .L56
 1115              		.loc 1 171 18
 1116 0036 43F08072 		orr	r2, r3, #16777216
 1117 003a 7B68     		ldr	r3, [r7, #4]
 1118 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 172:../source/gpio/gpio.c **** 			handlers[PD][i]();
 1119              		.loc 1 172 16
 1120 0040 0A4A     		ldr	r2, .L56+4
 1121 0042 7B68     		ldr	r3, [r7, #4]
 1122 0044 6033     		adds	r3, r3, #96
 1123 0046 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1124              		.loc 1 172 4
 1125 004a 9847     		blx	r3
 1126              	.LVL3:
 1127              	.L54:
 169:../source/gpio/gpio.c **** 		if( getBitn(isfrd,i) ){
 1128              		.loc 1 169 22 discriminator 2
 1129 004c 7B68     		ldr	r3, [r7, #4]
 1130 004e 0133     		adds	r3, r3, #1
 1131 0050 7B60     		str	r3, [r7, #4]
 1132              	.L53:
 169:../source/gpio/gpio.c **** 		if( getBitn(isfrd,i) ){
 1133              		.loc 1 169 16 discriminator 1
 1134 0052 7B68     		ldr	r3, [r7, #4]
 1135 0054 1F2B     		cmp	r3, #31
 1136 0056 E1DD     		ble	.L55
 1137              	.LBE7:
 173:../source/gpio/gpio.c **** 		}
 174:../source/gpio/gpio.c **** 	}
 175:../source/gpio/gpio.c **** 
 176:../source/gpio/gpio.c **** }
 1138              		.loc 1 176 1
 1139 0058 00BF     		nop
 1140 005a 00BF     		nop
 1141 005c 0C37     		adds	r7, r7, #12
 1142              		.cfi_def_cfa_offset 12
 1143 005e BD46     		mov	sp, r7
 1144              		.cfi_def_cfa_register 13
 1145              		@ sp needed
 1146 0060 BDE88140 		pop	{r0, r7, lr}
 1147              		.cfi_restore 14
 1148              		.cfi_restore 7
 1149              		.cfi_restore 0
 1150              		.cfi_def_cfa_offset 0
 1151 0064 8546     		mov	sp, r0
 1152 0066 7047     		bx	lr
 1153              	.L57:
 1154              		.align	2
 1155              	.L56:
 1156 0068 00C00440 		.word	1074053120
 1157 006c 00000000 		.word	handlers
 1158              		.cfi_endproc
 1159              	.LFE131:
 1161              		.section	.text.PORTE_IRQHandler,"ax",%progbits
 1162              		.align	1
 1163              		.global	PORTE_IRQHandler
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1168              	PORTE_IRQHandler:
 1169              	.LFB132:
 177:../source/gpio/gpio.c **** 
 178:../source/gpio/gpio.c **** __ISR__ PORTE_IRQHandler(void)
 179:../source/gpio/gpio.c **** {
 1170              		.loc 1 179 1
 1171              		.cfi_startproc
 1172              		@ Stack Align: May be called with mis-aligned SP.
 1173              		@ args = 0, pretend = 0, frame = 8
 1174              		@ frame_needed = 1, uses_anonymous_args = 0
 1175 0000 6846     		mov	r0, sp
 1176              		.cfi_register 13, 0
 1177 0002 20F00701 		bic	r1, r0, #7
 1178 0006 8D46     		mov	sp, r1
 1179 0008 81B5     		push	{r0, r7, lr}
 1180              		.cfi_def_cfa_offset 12
 1181              		.cfi_offset 13, -12
 1182              		.cfi_offset 7, -8
 1183              		.cfi_offset 14, -4
 1184 000a 83B0     		sub	sp, sp, #12
 1185              		.cfi_def_cfa_offset 24
 1186 000c 00AF     		add	r7, sp, #0
 1187              		.cfi_def_cfa_register 7
 180:../source/gpio/gpio.c **** 	uint32_t isfre= PORTE->ISFR;
 1188              		.loc 1 180 23
 1189 000e 164B     		ldr	r3, .L62
 1190              		.loc 1 180 11
 1191 0010 D3F8A030 		ldr	r3, [r3, #160]
 1192 0014 3B60     		str	r3, [r7]
 1193              	.LBB8:
 181:../source/gpio/gpio.c **** 	for(int i=0; i<32; i++){
 1194              		.loc 1 181 10
 1195 0016 0023     		movs	r3, #0
 1196 0018 7B60     		str	r3, [r7, #4]
 1197              		.loc 1 181 2
 1198 001a 1AE0     		b	.L59
 1199              	.L61:
 182:../source/gpio/gpio.c **** 		if( getBitn(isfre,i) ){
 1200              		.loc 1 182 7
 1201 001c 3A68     		ldr	r2, [r7]
 1202 001e 7B68     		ldr	r3, [r7, #4]
 1203 0020 22FA03F3 		lsr	r3, r2, r3
 1204 0024 03F00103 		and	r3, r3, #1
 1205              		.loc 1 182 5
 1206 0028 002B     		cmp	r3, #0
 1207 002a 0FD0     		beq	.L60
 183:../source/gpio/gpio.c **** 			PORTE->PCR[i] |= PORT_PCR_ISF_MASK;  // Clear interrupt flag
 1208              		.loc 1 183 9
 1209 002c 0E4A     		ldr	r2, .L62
 1210              		.loc 1 183 14
 1211 002e 7B68     		ldr	r3, [r7, #4]
 1212 0030 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1213              		.loc 1 183 9
 1214 0034 0C49     		ldr	r1, .L62
 1215              		.loc 1 183 18
 1216 0036 43F08072 		orr	r2, r3, #16777216
 1217 003a 7B68     		ldr	r3, [r7, #4]
 1218 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 184:../source/gpio/gpio.c **** 			handlers[PE][i]();
 1219              		.loc 1 184 16
 1220 0040 0A4A     		ldr	r2, .L62+4
 1221 0042 7B68     		ldr	r3, [r7, #4]
 1222 0044 8033     		adds	r3, r3, #128
 1223 0046 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1224              		.loc 1 184 4
 1225 004a 9847     		blx	r3
 1226              	.LVL4:
 1227              	.L60:
 181:../source/gpio/gpio.c **** 		if( getBitn(isfre,i) ){
 1228              		.loc 1 181 22 discriminator 2
 1229 004c 7B68     		ldr	r3, [r7, #4]
 1230 004e 0133     		adds	r3, r3, #1
 1231 0050 7B60     		str	r3, [r7, #4]
 1232              	.L59:
 181:../source/gpio/gpio.c **** 		if( getBitn(isfre,i) ){
 1233              		.loc 1 181 16 discriminator 1
 1234 0052 7B68     		ldr	r3, [r7, #4]
 1235 0054 1F2B     		cmp	r3, #31
 1236 0056 E1DD     		ble	.L61
 1237              	.LBE8:
 185:../source/gpio/gpio.c **** 		}
 186:../source/gpio/gpio.c **** 	}
 187:../source/gpio/gpio.c **** }
 1238              		.loc 1 187 1
 1239 0058 00BF     		nop
 1240 005a 00BF     		nop
 1241 005c 0C37     		adds	r7, r7, #12
 1242              		.cfi_def_cfa_offset 12
 1243 005e BD46     		mov	sp, r7
 1244              		.cfi_def_cfa_register 13
 1245              		@ sp needed
 1246 0060 BDE88140 		pop	{r0, r7, lr}
 1247              		.cfi_restore 14
 1248              		.cfi_restore 7
 1249              		.cfi_restore 0
 1250              		.cfi_def_cfa_offset 0
 1251 0064 8546     		mov	sp, r0
 1252 0066 7047     		bx	lr
 1253              	.L63:
 1254              		.align	2
 1255              	.L62:
 1256 0068 00D00440 		.word	1074057216
 1257 006c 00000000 		.word	handlers
 1258              		.cfi_endproc
 1259              	.LFE132:
 1261              		.text
 1262              	.Letext0:
 1263              		.file 3 "C:/nxp/MCUXpressoIDE_11.10.0_3148/ide/plugins/com.nxp.mcuxpresso.tools.win32_11.10.0.2023
 1264              		.file 4 "../source/gpio/gpio.h"
 1265              		.file 5 "C:/Users/casas/OneDrive - ITBA/Material de Clases/Labo de Micros/ADC_DAC_code samples/ADC
DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:21     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:26     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:71     .text.NVIC_EnableIRQ:00000030 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:76     .rodata.ports:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:79     .rodata.ports:00000000 ports
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:86     .rodata.gpios:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:89     .rodata.gpios:00000000 gpios
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:96     .rodata.sim_ptr:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:99     .rodata.sim_ptr:00000000 sim_ptr
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:102    .bss.handlers:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:105    .bss.handlers:00000000 handlers
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:108    .bss.irq_pins:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:111    .bss.irq_pins:00000000 irq_pins
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:114    .data.irq_ports:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:117    .data.irq_ports:00000000 irq_ports
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:122    .bss.clocked:00000000 clocked
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:123    .bss.clocked:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:129    .bss.port:00000000 port
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:126    .bss.port:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:136    .bss.num:00000000 num
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:133    .bss.num:00000000 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:139    .text.gpioMode:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:145    .text.gpioMode:00000000 gpioMode
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:233    .text.gpioMode:00000084 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:237    .text.gpioMode:00000094 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:353    .text.gpioMode:00000148 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:363    .text.gpioIRQ:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:369    .text.gpioIRQ:00000000 gpioIRQ
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:504    .text.gpioIRQ:000000d0 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:514    .text.gpioWrite:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:520    .text.gpioWrite:00000000 gpioWrite
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:600    .text.gpioWrite:00000068 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:607    .text.gpioToggle:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:613    .text.gpioToggle:00000000 gpioToggle
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:673    .text.gpioToggle:0000004c $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:680    .text.gpioRead:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:686    .text.gpioRead:00000000 gpioRead
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:756    .text.gpioRead:00000058 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:763    .text.PORTA_IRQHandler:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:769    .text.PORTA_IRQHandler:00000000 PORTA_IRQHandler
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:856    .text.PORTA_IRQHandler:00000068 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:862    .text.PORTB_IRQHandler:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:868    .text.PORTB_IRQHandler:00000000 PORTB_IRQHandler
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:956    .text.PORTB_IRQHandler:00000068 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:962    .text.PORTC_IRQHandler:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:968    .text.PORTC_IRQHandler:00000000 PORTC_IRQHandler
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1056   .text.PORTC_IRQHandler:00000068 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1062   .text.PORTD_IRQHandler:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1068   .text.PORTD_IRQHandler:00000000 PORTD_IRQHandler
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1156   .text.PORTD_IRQHandler:00000068 $d
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1162   .text.PORTE_IRQHandler:00000000 $t
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1168   .text.PORTE_IRQHandler:00000000 PORTE_IRQHandler
C:\Users\casas\AppData\Local\Temp\ccpuNNra.s:1256   .text.PORTE_IRQHandler:00000068 $d
                           .group:00000000 wm4.0.1dcc4abb7b230aa9a5dadaa004994123
                           .group:00000000 wm4.redlib_version.h.25.d2e865e22c1528eeae52d7d98a50fff1
                           .group:00000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:00000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:00000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:00000000 wm4.gpio.h.28.f55a9586e30bbc3be8d4d8819c719bd9
                           .group:00000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:00000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:00000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:00000000 wm4.MK64F12.h.475.9475ab1c0ace29480f556d9316131319
                           .group:00000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:00000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:00000000 wm4.hardware.h.28.9c5eae6fa67a41a2ef974419a839913d

NO UNDEFINED SYMBOLS
