Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 22 08:52:05 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3422)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6860)
5. checking no_input_delay (38)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3422)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2122 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6860)
---------------------------------------------------
 There are 6860 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.729        0.000                      0                    1        1.062        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.729        0.000                      0                    1        1.062        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.676ns (20.708%)  route 2.588ns (79.292%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.582     6.124    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.220 f  CLK50M_s_BUFG_inst/O
                         net (fo=858, routed)         2.006     8.227    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.351 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.351    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  6.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.212ns (18.393%)  route 0.941ns (81.607%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.229     1.816    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.842 f  CLK50M_s_BUFG_inst/O
                         net (fo=858, routed)         0.711     2.554    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.599 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.599    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6908 Endpoints
Min Delay          6908 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.441ns  (logic 6.363ns (16.133%)  route 33.078ns (83.867%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          3.311    39.441    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y21         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.441ns  (logic 6.363ns (16.133%)  route 33.078ns (83.867%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          3.311    39.441    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y21         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.179ns  (logic 6.363ns (16.241%)  route 32.816ns (83.759%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          3.049    39.179    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y25         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.151ns  (logic 6.363ns (16.252%)  route 32.788ns (83.748%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          3.021    39.151    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y23         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.113ns  (logic 6.363ns (16.268%)  route 32.750ns (83.732%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          2.983    39.113    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y23         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.000ns  (logic 6.363ns (16.315%)  route 32.637ns (83.685%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          2.870    39.000    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X64Y24         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.000ns  (logic 6.363ns (16.315%)  route 32.637ns (83.685%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          2.870    39.000    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X64Y24         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.000ns  (logic 6.363ns (16.315%)  route 32.637ns (83.685%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          2.870    39.000    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X64Y24         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.000ns  (logic 6.363ns (16.315%)  route 32.637ns (83.685%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          2.870    39.000    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X64Y24         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.000ns  (logic 6.363ns (16.315%)  route 32.637ns (83.685%))
  Logic Levels:           34  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           2.168     2.624    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.748 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.262     4.010    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           1.021     5.155    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.279 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.010     6.289    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.606     7.019    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.150     7.169 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.620    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y15         LUT2 (Prop_lut2_I0_O)        0.351     7.971 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.848     8.819    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.358     9.177 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.832    10.009    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.352    10.361 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.613    11.974    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X36Y19         LUT5 (Prop_lut5_I3_O)        0.328    12.302 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.302    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.834 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.834    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.948    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.062    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.176    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.290    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.009    13.413    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.669 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.421    15.090    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.302    15.392 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.667    16.059    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.124    16.183 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.883    18.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.190 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.948    19.138    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.262 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          0.992    20.254    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.059    21.437    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.561 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.973    22.533    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.657 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.860    23.517    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.641 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.601    25.242    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.392 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           2.007    27.400    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326    27.726 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.864    28.589    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    28.713 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.496    29.209    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    29.333 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.408    29.741    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.865 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.160    31.025    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    31.149 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.880    32.029    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.153 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.120    34.273    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.124    34.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          1.609    36.006    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    36.130 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          2.870    39.000    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X64Y24         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_MY_PERIPH/Reg3_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/SlaveOut_reg[HRDATA][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_MY_PERIPH/Reg3_reg[26]/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_MY_PERIPH/Reg3_reg[26]/Q
                         net (fo=1, routed)           0.054     0.195    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][31]_2[26]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][26]_i_1/O
                         net (fo=1, routed)           0.000     0.240    MCU/periphs/U_MY_PERIPH/SlaveOut_reg[HRDATA][31]_0[26]
    SLICE_X30Y39         FDCE                                         r  MCU/periphs/U_MY_PERIPH/SlaveOut_reg[HRDATA][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/Reg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.657%)  route 0.115ns (47.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[5]/C
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/bridge/AHB_hwdata_o_reg[5]/Q
                         net (fo=17, routed)          0.115     0.243    MCU/periphs/U_MY_PERIPH/Q[5]
    SLICE_X40Y41         FDCE                                         r  MCU/periphs/U_MY_PERIPH/Reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_GPIOB/RegMODE_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_GPIOB/SlaveOut_reg[HRDATA][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  MCU/periphs/U_GPIOB/RegMODE_reg[3]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_GPIOB/RegMODE_reg[3]/Q
                         net (fo=2, routed)           0.066     0.207    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][15]_8[3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.252 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.252    MCU/periphs/U_GPIOB/SlaveOut_reg[HRDATA][15]_1[3]
    SLICE_X30Y42         FDCE                                         r  MCU/periphs/U_GPIOB/SlaveOut_reg[HRDATA][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.251%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[2]/C
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[2]/Q
                         net (fo=3, routed)           0.112     0.253    MCU/periphs/U_UART1/RxShifter__0[2]
    SLICE_X30Y48         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/Reg4_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.233%)  route 0.132ns (50.767%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[19]/C
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/bridge/AHB_hwdata_o_reg[19]/Q
                         net (fo=4, routed)           0.132     0.260    MCU/periphs/U_MY_PERIPH/Q[19]
    SLICE_X45Y42         FDCE                                         r  MCU/periphs/U_MY_PERIPH/Reg4_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/Reg1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.456%)  route 0.136ns (51.544%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[22]/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/bridge/AHB_hwdata_o_reg[22]/Q
                         net (fo=4, routed)           0.136     0.264    MCU/periphs/U_MY_PERIPH/Q[22]
    SLICE_X43Y43         FDCE                                         r  MCU/periphs/U_MY_PERIPH/Reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/Reg2_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[28]/C
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/bridge/AHB_hwdata_o_reg[28]/Q
                         net (fo=4, routed)           0.131     0.272    MCU/periphs/U_MY_PERIPH/Q[28]
    SLICE_X33Y39         FDCE                                         r  MCU/periphs/U_MY_PERIPH/Reg2_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][13]/C
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][13]/Q
                         net (fo=1, routed)           0.087     0.228    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[13]
    SLICE_X46Y40         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][13]_i_1/O
                         net (fo=1, routed)           0.000     0.273    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[13]
    SLICE_X46Y40         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][1]/C
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][1]/Q
                         net (fo=1, routed)           0.087     0.228    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[1]
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[1]
    SLICE_X38Y35         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_MY_PERIPH/Reg3_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/SlaveOut_reg[HRDATA][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_MY_PERIPH/Reg3_reg[27]/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_MY_PERIPH/Reg3_reg[27]/Q
                         net (fo=1, routed)           0.089     0.230    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][31]_2[27]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.275 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][27]_i_1/O
                         net (fo=1, routed)           0.000     0.275    MCU/periphs/U_MY_PERIPH/SlaveOut_reg[HRDATA][31]_0[27]
    SLICE_X30Y39         FDCE                                         r  MCU/periphs/U_MY_PERIPH/SlaveOut_reg[HRDATA][27]/D
  -------------------------------------------------------------------    -------------------





