{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701215214451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701215214451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 19:46:53 2023 " "Processing started: Tue Nov 28 19:46:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701215214451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701215214451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter_test -c filter_test " "Command: quartus_sta filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701215214451 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701215214626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701215214926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701215214926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215214989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215214989 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "798 " "The Timing Analyzer is analyzing 798 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701215215649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_test.sdc " "Synopsys Design Constraints File file not found: 'filter_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701215215744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215215744 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701215215744 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701215215744 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215215744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215215760 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name communication:com\|TX:C1\|TX_FLG communication:com\|TX:C1\|TX_FLG " "create_clock -period 1.000 -name communication:com\|TX:C1\|TX_FLG communication:com\|TX:C1\|TX_FLG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s\[3\] s\[3\] " "create_clock -period 1.000 -name s\[3\] s\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name p\[11\] p\[11\] " "create_clock -period 1.000 -name p\[11\] p\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name internal_state\[0\] internal_state\[0\] " "create_clock -period 1.000 -name internal_state\[0\] internal_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name q\[0\] q\[0\] " "create_clock -period 1.000 -name q\[0\] q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.summing_s_17276 state.summing_s_17276 " "create_clock -period 1.000 -name state.summing_s_17276 state.summing_s_17276" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name k\[0\] k\[0\] " "create_clock -period 1.000 -name k\[0\] k\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name internal_state\[1\] internal_state\[1\] " "create_clock -period 1.000 -name internal_state\[1\] internal_state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701215215760 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215215760 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "l\[0\]~0\|combout " "Node \"l\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701215215771 ""} { "Warning" "WSTA_SCC_NODE" "l\[0\]~0\|dataa " "Node \"l\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701215215771 ""}  } { { "controller.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/controller.v" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701215215771 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215215779 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215215779 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "q\[0\] q\[0\] " "Clock target q\[0\] of clock q\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215215779 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.summing_s_17276 state.summing_s_17276 " "Clock target state.summing_s_17276 of clock state.summing_s_17276 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215215782 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215215782 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[1\] internal_state\[1\] " "Clock target internal_state\[1\] of clock internal_state\[1\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215215783 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: com_tx_data\[7\]~1  from: dataa  to: combout " "Cell: com_tx_data\[7\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701215215783 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701215215783 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701215215789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215215792 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701215215808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701215215826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701215216319 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701215216319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.392 " "Worst-case setup slack is -16.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.392           -1992.108 s\[3\]  " "  -16.392           -1992.108 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.451           -2057.660 state.summing_s_17276  " "  -15.451           -2057.660 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.949            -825.040 q\[0\]  " "  -10.949            -825.040 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.370            -417.984 communication:com\|TX:C1\|TX_FLG  " "  -10.370            -417.984 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.880           -1016.068 internal_state\[1\]  " "   -9.880           -1016.068 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.320            -997.580 internal_state\[0\]  " "   -9.320            -997.580 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.973            -297.017 p\[11\]  " "   -8.973            -297.017 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.097           -2425.413 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.097           -2425.413 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.452            -186.683 k\[0\]  " "   -5.452            -186.683 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215216322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.401 " "Worst-case hold slack is -0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -4.336 k\[0\]  " "   -0.401              -4.336 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.055 communication:com\|TX:C1\|TX_FLG  " "   -0.055              -0.055 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.073 q\[0\]  " "   -0.039              -0.073 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 internal_state\[1\]  " "    0.046               0.000 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 internal_state\[0\]  " "    0.073               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 state.summing_s_17276  " "    0.277               0.000 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 p\[11\]  " "    0.343               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 s\[3\]  " "    1.148               0.000 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215216389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701215216394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701215216401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.072 " "Worst-case minimum pulse width slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.381 internal_state\[1\]  " "   -0.072              -0.381 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 internal_state\[0\]  " "    0.325               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 state.summing_s_17276  " "    0.361               0.000 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.365               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 s\[3\]  " "    0.367               0.000 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 q\[0\]  " "    0.372               0.000 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 p\[11\]  " "    0.382               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 k\[0\]  " "    0.387               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.704               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.704               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 clk50  " "    9.891               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215216401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215216401 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701215217257 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215217257 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701215217274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701215217300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701215218089 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "q\[0\] q\[0\] " "Clock target q\[0\] of clock q\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.summing_s_17276 state.summing_s_17276 " "Clock target state.summing_s_17276 of clock state.summing_s_17276 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[1\] internal_state\[1\] " "Clock target internal_state\[1\] of clock internal_state\[1\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: com_tx_data\[7\]~1  from: dataa  to: combout " "Cell: com_tx_data\[7\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701215218298 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701215218298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215218311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701215218449 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701215218449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.639 " "Worst-case setup slack is -14.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.639           -1884.248 s\[3\]  " "  -14.639           -1884.248 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.792           -1957.838 state.summing_s_17276  " "  -13.792           -1957.838 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.118            -777.988 q\[0\]  " "  -10.118            -777.988 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.242            -378.165 communication:com\|TX:C1\|TX_FLG  " "   -9.242            -378.165 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.796            -936.845 internal_state\[1\]  " "   -8.796            -936.845 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.345            -917.213 internal_state\[0\]  " "   -8.345            -917.213 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.247            -272.333 p\[11\]  " "   -8.247            -272.333 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.164           -2126.502 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.164           -2126.502 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969            -167.340 k\[0\]  " "   -4.969            -167.340 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215218455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -4.171 k\[0\]  " "   -0.374              -4.171 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 q\[0\]  " "   -0.022              -0.022 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.050               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 internal_state\[1\]  " "    0.083               0.000 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 internal_state\[0\]  " "    0.101               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 state.summing_s_17276  " "    0.244               0.000 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 p\[11\]  " "    0.344               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 s\[3\]  " "    1.152               0.000 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215218533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701215218544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701215218558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.035 " "Worst-case minimum pulse width slack is -0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.073 internal_state\[1\]  " "   -0.035              -0.073 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 k\[0\]  " "    0.267               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.285               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 state.summing_s_17276  " "    0.307               0.000 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 q\[0\]  " "    0.340               0.000 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 s\[3\]  " "    0.347               0.000 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 internal_state\[0\]  " "    0.368               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 p\[11\]  " "    0.368               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.693               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 clk50  " "    9.887               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215218565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215218565 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701215219371 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215219371 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701215219392 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "q\[0\] q\[0\] " "Clock target q\[0\] of clock q\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.summing_s_17276 state.summing_s_17276 " "Clock target state.summing_s_17276 of clock state.summing_s_17276 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[1\] internal_state\[1\] " "Clock target internal_state\[1\] of clock internal_state\[1\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: com_tx_data\[7\]~1  from: dataa  to: combout " "Cell: com_tx_data\[7\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701215219534 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215219534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701215219596 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701215219596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.456 " "Worst-case setup slack is -7.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.456            -879.332 s\[3\]  " "   -7.456            -879.332 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.939            -935.763 state.summing_s_17276  " "   -6.939            -935.763 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.580            -375.614 q\[0\]  " "   -5.580            -375.614 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.178            -199.226 communication:com\|TX:C1\|TX_FLG  " "   -5.178            -199.226 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.944            -463.974 internal_state\[1\]  " "   -4.944            -463.974 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.591            -440.431 internal_state\[0\]  " "   -4.591            -440.431 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.403            -143.255 p\[11\]  " "   -4.403            -143.255 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.320           -1227.505 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.320           -1227.505 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.538             -76.398 k\[0\]  " "   -2.538             -76.398 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215219620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.405 " "Worst-case hold slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.405 communication:com\|TX:C1\|TX_FLG  " "   -0.405              -0.405 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -0.258 internal_state\[1\]  " "   -0.258              -0.258 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -3.779 k\[0\]  " "   -0.255              -3.779 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.250 internal_state\[0\]  " "   -0.250              -0.250 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.730 q\[0\]  " "   -0.126              -0.730 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 p\[11\]  " "    0.105               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 state.summing_s_17276  " "    0.256               0.000 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 s\[3\]  " "    0.542               0.000 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215219679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701215219699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701215219717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 state.summing_s_17276  " "    0.148               0.000 state.summing_s_17276 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 internal_state\[0\]  " "    0.191               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 internal_state\[1\]  " "    0.220               0.000 internal_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 s\[3\]  " "    0.242               0.000 s\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 q\[0\]  " "    0.278               0.000 q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.303               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 k\[0\]  " "    0.334               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 p\[11\]  " "    0.357               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.751               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 clk50  " "    9.574               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701215219729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701215219729 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701215220562 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701215220562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701215221055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701215221056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701215221266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 19:47:01 2023 " "Processing ended: Tue Nov 28 19:47:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701215221266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701215221266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701215221266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701215221266 ""}
