#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 21 10:14:01 2023
# Process ID: 9388
# Current directory: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3468 C:\Users\Anti-cheat-WIN10\Desktop\shiftLAR\shiftLAR.xpr
# Log file: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/vivado.log
# Journal file: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/xsim.dir/led_shifter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/xsim.dir/led_shifter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 10:14:28 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 10:14:28 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 798.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_shifter_tb_behav -key {Behavioral:sim_1:Functional:led_shifter_tb} -tclbatch {led_shifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source led_shifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_shifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 798.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 798.883 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 798.883 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 798.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 798.883 ; gain = 0.000
add_files -fileset constrs_1 -norecurse C:/Users/Anti-cheat-WIN10/Desktop/LAB4/Basys3_Master.xdc
close [ open C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v w ]
add_files C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 802.730 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 802.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_shifter_tb_behav -key {Behavioral:sim_1:Functional:led_shifter_tb} -tclbatch {led_shifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source led_shifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_shifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 828.328 ; gain = 10.203
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 870.363 ; gain = 42.035
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 873.145 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 10:33:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 10:33:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 873.145 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:03:21 . Memory (MB): peak = 873.145 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 873.145 ; gain = 0.000
run all
close_sim
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR.xpr.zip -temp_dir C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/.Xil/Vivado-9388-DESKTOP-1PG0402 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/.Xil/Vivado-9388-DESKTOP-1PG0402' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/.Xil/Vivado-9388-DESKTOP-1PG0402/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_shifter_tb_behav -key {Behavioral:sim_1:Functional:led_shifter_tb} -tclbatch {led_shifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source led_shifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_shifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 876.016 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 876.016 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 876.016 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 10:59:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 10:59:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 876.016 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 876.016 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 876.016 ; gain = 0.000
add_files -norecurse {C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/new/Clock_divider.v C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v}
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Time_Counter> not found while processing module instance <sec> [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 924.148 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'clk' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 924.316 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'clk' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'clk' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'clk' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 11:49:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 11:49:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 11:56:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 11:58:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 11:58:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 924.316 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 12:07:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 924.316 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 12:18:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 12:18:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.316 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 924.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.504 ; gain = 0.000
run all
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 12:27:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 12:41:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 12:41:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 12:44:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
add_files -norecurse C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RingCounter> not found while processing module instance <ring> [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 930.504 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 930.504 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 12:56:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 12:56:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:08:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.504 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 930.504 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:12:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 13:12:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:16:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.504 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.504 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:21:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 13:21:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:28:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.504 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 930.504 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 933.238 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:34:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 13:34:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 933.238 ; gain = 0.000
run all
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:39:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 933.238 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 933.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 13:49:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/synth_1/runme.log
[Tue Feb 21 13:49:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 933.238 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 939.348 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'led_shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Downloads/final.xpr/1/1.srcs/sources_1/imports/LAB4/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.sim/sim_1/behav/xsim'
"xelab -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f601fc6c17024d94ae8a49aa967e8a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_shifter_tb_behav xil_defaultlib.led_shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'Q' [C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.srcs/sources_1/new/TOPLED.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.led_shifter
Compiling module xil_defaultlib.TOPLED
Compiling module xil_defaultlib.led_shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_shifter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 939.348 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 939.348 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 21 14:05:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/shiftLAR.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
archive_project C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR-final.xpr.zip -temp_dir C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/.Xil/Vivado-9388-DESKTOP-1PG0402 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/.Xil/Vivado-9388-DESKTOP-1PG0402' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Anti-cheat-WIN10/Desktop/shiftLAR/.Xil/Vivado-9388-DESKTOP-1PG0402/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
