// Seed: 3487929945
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    output tri id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wire id_13,
    input wor id_14,
    input tri0 id_15,
    input tri id_16,
    input tri id_17,
    output wor id_18,
    output wire id_19,
    input wor id_20
);
  wire id_22;
  ;
  wire id_23;
  assign id_4 = -1;
  wire id_24;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    inout wire id_5,
    input wand id_6,
    input supply1 id_7,
    input wand id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    input tri id_12,
    output tri1 id_13,
    output tri1 id_14,
    input tri0 id_15,
    input wand id_16,
    output wand id_17,
    input supply1 id_18,
    input tri id_19,
    input wand id_20,
    output tri1 id_21,
    input uwire id_22,
    input supply0 id_23,
    output tri0 id_24,
    output wor id_25,
    input tri1 id_26,
    output supply0 id_27,
    input wand id_28
);
  parameter id_30 = 1;
  xor primCall (
      id_25,
      id_18,
      id_8,
      id_31,
      id_5,
      id_2,
      id_7,
      id_9,
      id_6,
      id_22,
      id_1,
      id_19,
      id_0,
      id_10,
      id_30,
      id_15,
      id_26,
      id_16,
      id_23,
      id_12,
      id_20,
      id_28
  );
  logic id_31;
  module_0 modCall_1 (
      id_6,
      id_24,
      id_5,
      id_11,
      id_13,
      id_5,
      id_8,
      id_28,
      id_6,
      id_22,
      id_25,
      id_21,
      id_1,
      id_22,
      id_16,
      id_20,
      id_23,
      id_8,
      id_3,
      id_21,
      id_11
  );
  assign modCall_1.id_3 = 0;
  wire id_32;
endmodule
