
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: Vsd22113
#     Report Created on:  Tue Dec 20 23:50:29 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : SpyGlass(SpyGlass_vQ-2020.03)
#                        clock-reset(SpyGlass_vQ-2020.03)
#
#     Total Number of Generated Messages :         21
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         21
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Blackbox Resolution ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule               Alias              Severity    File                            Line    Wt    Message
======================================================================================
[6AF]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/SRAM_wrapper.sv          195     10    UnsynthesizedDU: Design Unit 'SRAM' (elaborated name 'SRAM') not synthesizable; Stop applied on design unit using -stop option
[6B0]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/data_array_wrapper.sv    11      10    UnsynthesizedDU: Design Unit 'data_array' (elaborated name 'data_array') not synthesizable; Stop applied on design unit using -stop option
[6B1]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/tag_array_wrapper.sv     11      10    UnsynthesizedDU: Design Unit 'tag_array' (elaborated name 'tag_array') not synthesizable; Stop applied on design unit using -stop option
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                        Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../src/top.sv                                                               11      2     Module top is a top level design unit
[1]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_abstract/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_abstract/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[17]     Info_Case_Analysis      showSimVal              Info        ../src/top.sv                                                               11      10    Information for set_case_analysis value propagation for design 'top' is displayed
[0]      ReportStopSummary       ReportStopSummary       Info        ./spyglass-1/cdc/cdc_abstract/spyglass_reports/SpyGlass/stop_summary.rpt    0       10    Design option(s) stop/stopfile/stopdir specified. Please see ./spyglass-1/cdc/cdc_abstract/spyglass_reports/SpyGlass/stop_summary.rpt to know the design units which have been stopped
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias    Severity    File                       Line    Wt    Message
======================================================================================
[3]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    8       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'data_array'.Considering it as virtual clock
[5]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    9       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'tag_array'.Considering it as virtual clock
[4]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    10      10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'SRAM'.Considering it as virtual clock
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_abstract ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias    Severity    File                                                                                  Line    Wt    Message
======================================================================================
[18]     Ac_abstract01                Info        ./spyglass-1/cdc/cdc_abstract/spyglass_reports/abstract_view/top_cdc_abstract.sgdc    0       2     Abstracted sgdc file for module 'top' is generated
[6]      Propagate_Clocks             Info        ../src/top.sv                                                                         12      2     For top, clock(s) 'top.clk' of domain 'clk' propagated
[7]      Propagate_Clocks             Info        ../src/top.sv                                                                         13      2     For top, clock(s) 'top.clk2' of domain 'clk2' propagated
[603]    Setup_blackbox01             Info        ../src/SRAM_wrapper.sv                                                                195     2     Port coverage for black-box 'SRAM' (instance: top.DM1.i_SRAM): '0' (0.00 %) pin(s) not fully constrained
[6AE]    Setup_blackbox01             Info        ../src/SRAM_wrapper.sv                                                                195     2     Port coverage for black-box 'SRAM' (instance: top.IM1.i_SRAM): '0' (0.00 %) pin(s) not fully constrained
[24B]    Setup_blackbox01             Info        ../src/data_array_wrapper.sv                                                          11      2     Port coverage for black-box 'data_array' (instance: top.CPU_wrapper.L1CI.DA.i_data_array): '0' (0.00 %) pin(s) not fully constrained
[4EB]    Setup_blackbox01             Info        ../src/data_array_wrapper.sv                                                          11      2     Port coverage for black-box 'data_array' (instance: top.CPU_wrapper.L1CD.DA.i_data_array): '0' (0.00 %) pin(s) not fully constrained
[2B8]    Setup_blackbox01             Info        ../src/tag_array_wrapper.sv                                                           11      2     Port coverage for black-box 'tag_array' (instance: top.CPU_wrapper.L1CI.TA.i_tag_array): '0' (0.00 %) pin(s) not fully constrained
[558]    Setup_blackbox01             Info        ../src/tag_array_wrapper.sv                                                           11      2     Port coverage for black-box 'tag_array' (instance: top.CPU_wrapper.L1CD.TA.i_tag_array): '0' (0.00 %) pin(s) not fully constrained
[16]     Setup_port01                 Info        ../src/top.sv                                                                         11      2     Port coverage for top design unit 'top' is: '0' (0.00 %) port(s) not fully constrained
[14]     Setup_port01                 Info        ./spyglass-1/cdc/cdc_abstract/spyglass_reports/clock-reset/top_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'top' is generated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
