<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in1_load_2', source/lab7_z2.c:5) on array 'in1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in1'." projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:52:18.484+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'foo/out' to 'foo/out_r' to avoid the conflict with HDL keywords or other object names." projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:52:17.288+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:52:01.720+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:52:01.031+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in1_load_2', source/lab7_z2.c:5) on array 'in1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in1'." projectName="lab7_2" solutionName="solution3" date="2019-10-21T23:42:29.476+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'foo/out' to 'foo/out_r' to avoid the conflict with HDL keywords or other object names." projectName="lab7_2" solutionName="solution3" date="2019-10-21T23:42:29.381+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution3" date="2019-10-21T23:42:21.936+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution3" date="2019-10-21T23:42:21.247+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'foo/out' to 'foo/out_r' to avoid the conflict with HDL keywords or other object names." projectName="lab7_2" solutionName="solution2" date="2019-10-21T23:24:37.879+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution2" date="2019-10-21T23:24:30.600+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution2" date="2019-10-21T23:24:29.738+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'foo/out' to 'foo/out_r' to avoid the conflict with HDL keywords or other object names." projectName="lab7_2" solutionName="solution1" date="2019-10-21T22:23:49.044+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution1" date="2019-10-21T22:23:31.376+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution1" date="2019-10-21T22:23:30.492+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_group [add_wave_group out(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_d1 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_we1 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_ce1 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_address1 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_d0 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_we0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_ce0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_address0 -into $out_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_q1 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_ce1 -into $in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_address1 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_q0 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_ce0 -into $in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_address0 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_q1 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_ce1 -into $in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_address1 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_q0 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_ce0 -into $in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_address0 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_group [add_wave_group out(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_r_d1 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_we1 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_ce1 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_address1 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_d0 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_we0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_ce0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_address0 -into $tb_out_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2_q1 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_ce1 -into $tb_in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_address1 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_q0 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_ce0 -into $tb_in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_address0 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1_q1 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_ce1 -into $tb_in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_address1 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_q0 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_ce0 -into $tb_in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_address0 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;645000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 685 ns : File &quot;D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution4/sim/verilog/foo.autotb.v&quot; Line 344&#xD;&#xA;## quit" projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:57:40.040+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:56:22.199+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution4" date="2019-10-22T20:56:21.513+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_group [add_wave_group out(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_d1 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_we1 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_ce1 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_address1 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_d0 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_we0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_ce0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_address0 -into $out_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_q1 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_ce1 -into $in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_address1 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_q0 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_ce0 -into $in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_address0 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_q1 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_ce1 -into $in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_address1 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_q0 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_ce0 -into $in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_address0 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_group [add_wave_group out(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_r_d1 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_we1 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_ce1 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_address1 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_d0 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_we0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_ce0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_address0 -into $tb_out_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2_q1 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_ce1 -into $tb_in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_address1 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_q0 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_ce0 -into $tb_in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_address0 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1_q1 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_ce1 -into $tb_in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_address1 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_q0 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_ce0 -into $tb_in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_address0 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;665000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 705 ns : File &quot;D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution3/sim/verilog/foo.autotb.v&quot; Line 344&#xD;&#xA;## quit" projectName="lab7_2" solutionName="solution3" date="2019-10-22T20:42:01.622+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution3" date="2019-10-22T20:40:17.684+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution3" date="2019-10-22T20:40:16.889+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_group [add_wave_group out(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_d0 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_we0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_ce0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_address0 -into $out_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_q0 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_ce0 -into $in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_address0 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_q0 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_ce0 -into $in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_address0 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_group [add_wave_group out(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_r_d0 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_we0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_ce0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_address0 -into $tb_out_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2_q0 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_ce0 -into $tb_in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_address0 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1_q0 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_ce0 -into $tb_in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_address0 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1165000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1205 ns : File &quot;D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution2/sim/verilog/foo.autotb.v&quot; Line 316&#xD;&#xA;## quit" projectName="lab7_2" solutionName="solution2" date="2019-10-21T23:26:00.313+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution2" date="2019-10-21T23:24:50.556+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution2" date="2019-10-21T23:24:49.877+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_group [add_wave_group out(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_d0 -into $out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_we0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_ce0 -into $out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/out_r_address0 -into $out_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in2_group [add_wave_group in2(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_q0 -into $in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_ce0 -into $in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in2_address0 -into $in2_group -radix hex&#xD;&#xA;## set in1_group [add_wave_group in1(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_q0 -into $in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_ce0 -into $in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/in1_address0 -into $in1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_group [add_wave_group out(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/out_r_d0 -into $tb_out_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_we0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_ce0 -into $tb_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/out_r_address0 -into $tb_out_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in2_group [add_wave_group in2(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in2_q0 -into $tb_in2_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_ce0 -into $tb_in2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in2_address0 -into $tb_in2_group -radix hex&#xD;&#xA;## set tb_in1_group [add_wave_group in1(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/in1_q0 -into $tb_in1_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_ce0 -into $tb_in1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/in1_address0 -into $tb_in1_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;2355000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2395 ns : File &quot;D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution1/sim/verilog/foo.autotb.v&quot; Line 316&#xD;&#xA;## quit" projectName="lab7_2" solutionName="solution1" date="2019-10-21T22:39:14.462+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab7_2" solutionName="solution1" date="2019-10-21T22:37:35.999+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab7_2" solutionName="solution1" date="2019-10-21T22:37:35.314+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
