Index: u-boot-2019.07/arch/arm/dts/Makefile
===================================================================
--- u-boot-2019.07.orig/arch/arm/dts/Makefile
+++ u-boot-2019.07/arch/arm/dts/Makefile
@@ -224,6 +224,7 @@ dtb-$(CONFIG_ARCH_ZYNQ) += \
 	zynq-picozed.dtb \
 	zynq-red-pitaya.dtb \
 	zynq-red-pitaya16.dtb \
+       zynq-red-pitaya12.dtb \
 	zynq-syzygy-hub.dtb \
 	zynq-topic-miami.dtb \
 	zynq-topic-miamilite.dtb \
Index: u-boot-2019.07/arch/arm/dts/zynq-red-pitaya12.dts
===================================================================
--- /dev/null
+++ u-boot-2019.07/arch/arm/dts/zynq-red-pitaya12.dts
@@ -0,0 +1,73 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Red Pitaya12 board DTS
+ *
+ *  Copyright (C) 2011 - 2015 Xilinx
+ *
+ */
+/dts-v1/;
+#include "zynq-7000.dtsi"
+
+/ {
+	model = "Red Pitaya Board";
+	compatible = "redpitaya,zynq-red-pitaya12", "xlnx,zynq-7000";
+
+	aliases {
+		ethernet0 = &gem0;
+		serial0 = &uart0;
+		spi0 = &qspi;
+		mmc0 = &sdhci0;
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x1E000000>;
+	};
+
+	chosen {
+		bootargs = "earlyprintk";
+		stdout-path = "serial0:115200n8";
+	};
+
+	usb_phy0: phy0 {
+		#phy-cells = <0>;
+		compatible = "usb-nop-xceiv";
+		reset-gpios = <&gpio0 46 1>;
+	};
+};
+
+&clkc {
+	ps-clk-frequency = <33333333>;
+};
+
+&gem0 {
+	status = "okay";
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethernet_phy>;
+
+	ethernet_phy: ethernet-phy@0 {
+		reg = <0>;
+		device_type = "ethernet-phy";
+	};
+};
+
+&qspi {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&sdhci0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&uart0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&usb0 {
+	status = "okay";
+	dr_mode = "host";
+	usb-phy = <&usb_phy0>;
+};
