

================================================================
== Vivado HLS Report for 'layernorm_compute_y'
================================================================
* Date:           Mon Feb 20 12:10:35 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.091|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   53|  24581|   53|  24581|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |   51|  24579|         5|          1|          1| 48 ~ 24576 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32"   --->   Operation 8 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V_51 = alloca i32"   --->   Operation 9 'alloca' 'tmp_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str662, i32 0, i32 0, [1 x i8]* @p_str663, [1 x i8]* @p_str664, [1 x i8]* @p_str665, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str666, [1 x i8]* @p_str667)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str655, i32 0, i32 0, [1 x i8]* @p_str656, [1 x i8]* @p_str657, [1 x i8]* @p_str658, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str659, [1 x i8]* @p_str660)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str648, i32 0, i32 0, [1 x i8]* @p_str649, [1 x i8]* @p_str650, [1 x i8]* @p_str651, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str652, [1 x i8]* @p_str653)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str641, i32 0, i32 0, [1 x i8]* @p_str642, [1 x i8]* @p_str643, [1 x i8]* @p_str644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str645, [1 x i8]* @p_str646)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str634, i32 0, i32 0, [1 x i8]* @p_str635, [1 x i8]* @p_str636, [1 x i8]* @p_str637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str638, [1 x i8]* @p_str639)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str627, i32 0, i32 0, [1 x i8]* @p_str628, [1 x i8]* @p_str629, [1 x i8]* @p_str630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str631, [1 x i8]* @p_str632)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str620, i32 0, i32 0, [1 x i8]* @p_str621, [1 x i8]* @p_str622, [1 x i8]* @p_str623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str624, [1 x i8]* @p_str625)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str613, i32 0, i32 0, [1 x i8]* @p_str614, [1 x i8]* @p_str615, [1 x i8]* @p_str616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str617, [1 x i8]* @p_str618)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str606, i32 0, i32 0, [1 x i8]* @p_str607, [1 x i8]* @p_str608, [1 x i8]* @p_str609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str610, [1 x i8]* @p_str611)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str599, i32 0, i32 0, [1 x i8]* @p_str600, [1 x i8]* @p_str601, [1 x i8]* @p_str602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str603, [1 x i8]* @p_str604)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str592, i32 0, i32 0, [1 x i8]* @p_str593, [1 x i8]* @p_str594, [1 x i8]* @p_str595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str596, [1 x i8]* @p_str597)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str585, i32 0, i32 0, [1 x i8]* @p_str586, [1 x i8]* @p_str587, [1 x i8]* @p_str588, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str589, [1 x i8]* @p_str590)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str578, i32 0, i32 0, [1 x i8]* @p_str579, [1 x i8]* @p_str580, [1 x i8]* @p_str581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str582, [1 x i8]* @p_str583)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str571, i32 0, i32 0, [1 x i8]* @p_str572, [1 x i8]* @p_str573, [1 x i8]* @p_str574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str575, [1 x i8]* @p_str576)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str564, i32 0, i32 0, [1 x i8]* @p_str565, [1 x i8]* @p_str566, [1 x i8]* @p_str567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str568, [1 x i8]* @p_str569)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str557, i32 0, i32 0, [1 x i8]* @p_str558, [1 x i8]* @p_str559, [1 x i8]* @p_str560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str561, [1 x i8]* @p_str562)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_factor_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str550, i32 0, i32 0, [1 x i8]* @p_str551, [1 x i8]* @p_str552, [1 x i8]* @p_str553, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str554, [1 x i8]* @p_str555)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str537, [1 x i8]* @p_str538, [1 x i8]* @p_str539, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str540, [1 x i8]* @p_str541)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str529, i32 0, i32 0, [1 x i8]* @p_str530, [1 x i8]* @p_str531, [1 x i8]* @p_str532, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str533, [1 x i8]* @p_str534)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str522, i32 0, i32 0, [1 x i8]* @p_str523, [1 x i8]* @p_str524, [1 x i8]* @p_str525, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str526, [1 x i8]* @p_str527)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str515, i32 0, i32 0, [1 x i8]* @p_str516, [1 x i8]* @p_str517, [1 x i8]* @p_str518, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str519, [1 x i8]* @p_str520)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str508, i32 0, i32 0, [1 x i8]* @p_str509, [1 x i8]* @p_str510, [1 x i8]* @p_str511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str512, [1 x i8]* @p_str513)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str501, i32 0, i32 0, [1 x i8]* @p_str502, [1 x i8]* @p_str503, [1 x i8]* @p_str504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str505, [1 x i8]* @p_str506)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str494, i32 0, i32 0, [1 x i8]* @p_str495, [1 x i8]* @p_str496, [1 x i8]* @p_str497, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str498, [1 x i8]* @p_str499)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str487, i32 0, i32 0, [1 x i8]* @p_str488, [1 x i8]* @p_str489, [1 x i8]* @p_str490, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str491, [1 x i8]* @p_str492)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str480, i32 0, i32 0, [1 x i8]* @p_str481, [1 x i8]* @p_str482, [1 x i8]* @p_str483, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str484, [1 x i8]* @p_str485)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str473, i32 0, i32 0, [1 x i8]* @p_str474, [1 x i8]* @p_str475, [1 x i8]* @p_str476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str477, [1 x i8]* @p_str478)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str466, i32 0, i32 0, [1 x i8]* @p_str467, [1 x i8]* @p_str468, [1 x i8]* @p_str469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str470, [1 x i8]* @p_str471)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str459, i32 0, i32 0, [1 x i8]* @p_str460, [1 x i8]* @p_str461, [1 x i8]* @p_str462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str463, [1 x i8]* @p_str464)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str452, i32 0, i32 0, [1 x i8]* @p_str453, [1 x i8]* @p_str454, [1 x i8]* @p_str455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str456, [1 x i8]* @p_str457)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str445, i32 0, i32 0, [1 x i8]* @p_str446, [1 x i8]* @p_str447, [1 x i8]* @p_str448, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str449, [1 x i8]* @p_str450)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str438, i32 0, i32 0, [1 x i8]* @p_str439, [1 x i8]* @p_str440, [1 x i8]* @p_str441, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str442, [1 x i8]* @p_str443)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_V_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str431, i32 0, i32 0, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str434, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str435, [1 x i8]* @p_str436)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_pipe2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @n_pipe3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str396, i32 0, i32 0, [1 x i8]* @p_str397, [1 x i8]* @p_str398, [1 x i8]* @p_str399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str400, [1 x i8]* @p_str401)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @n_pipe4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str389, i32 0, i32 0, [1 x i8]* @p_str390, [1 x i8]* @p_str391, [1 x i8]* @p_str392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str393, [1 x i8]* @p_str394)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%tmp_V_53 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @n_pipe3_V_V)" [src/modules.hpp:2559]   --->   Operation 46 'read' 'tmp_V_53' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @n_pipe4_V_V, i32 %tmp_V_53)" [src/modules.hpp:2560]   --->   Operation 47 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %tmp_V_53, i6 0)" [src/modules.hpp:2559]   --->   Operation 48 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tmp_V_53, i4 0)" [src/modules.hpp:2559]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl2 = zext i36 %tmp to i38" [src/modules.hpp:2559]   --->   Operation 50 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.02ns)   --->   "%bound = sub i38 %p_shl, %p_shl2" [src/modules.hpp:2559]   --->   Operation 51 'sub' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:2562]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%j_i = phi i6 [ 0, %entry ], [ %j, %._crit_edge.i ]"   --->   Operation 54 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i38 %indvar_flatten, %bound" [src/modules.hpp:2559]   --->   Operation 55 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i38 %indvar_flatten, 1"   --->   Operation 56 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %"layernorm_compute_y<config_t_layernorm_29>.exit", label %.reset" [src/modules.hpp:2559]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)"   --->   Operation 58 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i6 %j_i, -16" [src/modules.hpp:2566]   --->   Operation 59 'icmp' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%j_i_mid2 = select i1 %tmp_i, i6 0, i6 %j_i" [src/modules.hpp:2566]   --->   Operation 60 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [src/modules.hpp:2566]   --->   Operation 61 'specregionbegin' 'tmp_81_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2567]   --->   Operation 62 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%tmp_16_i = icmp eq i6 %j_i_mid2, 0" [src/modules.hpp:2569]   --->   Operation 63 'icmp' 'tmp_16_i' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_16_i, label %1, label %._crit_edge.i" [src/modules.hpp:2569]   --->   Operation 64 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%j = add i6 %j_i_mid2, 1" [src/modules.hpp:2566]   --->   Operation 65 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 66 [1/1] (1.83ns)   --->   "%tmp_V_88 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @mean_pipe2_V_V)" [src/modules.hpp:2570]   --->   Operation 66 'read' 'tmp_V_88' <Predicate = (tmp_16_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (1.83ns)   --->   "%tmp_V_89 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_factor_s_0)" [src/modules.hpp:2571]   --->   Operation 67 'read' 'tmp_V_89' <Predicate = (tmp_16_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %tmp_V_89, i32* %tmp_V_51" [src/modules.hpp:2571]   --->   Operation 68 'store' <Predicate = (tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %tmp_V_88, i32* %tmp_V" [src/modules.hpp:2570]   --->   Operation 69 'store' <Predicate = (tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [src/modules.hpp:2572]   --->   Operation 70 'br' <Predicate = (tmp_16_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V_load = load i32* %tmp_V" [src/modules.hpp:2577]   --->   Operation 71 'load' 'tmp_V_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_V_51_load = load i32* %tmp_V_51" [src/modules.hpp:2578]   --->   Operation 72 'load' 'tmp_V_51_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %tmp_V_load to i33" [src/modules.hpp:2577]   --->   Operation 73 'sext' 'rhs_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.83ns)   --->   "%tmp_V_56 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_0)" [src/modules.hpp:2576]   --->   Operation 74 'read' 'tmp_V_56' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_V_i = sext i32 %tmp_V_56 to i33" [src/modules.hpp:2577]   --->   Operation 75 'sext' 'lhs_V_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.01ns)   --->   "%ret_V_i = sub nsw i33 %lhs_V_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 76 'sub' 'ret_V_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.83ns)   --->   "%tmp_V_58 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_1)" [src/modules.hpp:2576]   --->   Operation 77 'read' 'tmp_V_58' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_V_i_29 = sext i32 %tmp_V_58 to i33" [src/modules.hpp:2577]   --->   Operation 78 'sext' 'lhs_V_i_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.01ns)   --->   "%ret_V_1_i = sub nsw i33 %lhs_V_i_29, %rhs_V" [src/modules.hpp:2577]   --->   Operation 79 'sub' 'ret_V_1_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.83ns)   --->   "%tmp_V_60 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_2)" [src/modules.hpp:2576]   --->   Operation 80 'read' 'tmp_V_60' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V_2_i = sext i32 %tmp_V_60 to i33" [src/modules.hpp:2577]   --->   Operation 81 'sext' 'lhs_V_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.01ns)   --->   "%ret_V_2_i = sub nsw i33 %lhs_V_2_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 82 'sub' 'ret_V_2_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.83ns)   --->   "%tmp_V_62 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_3)" [src/modules.hpp:2576]   --->   Operation 83 'read' 'tmp_V_62' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V_3_i = sext i32 %tmp_V_62 to i33" [src/modules.hpp:2577]   --->   Operation 84 'sext' 'lhs_V_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.01ns)   --->   "%ret_V_3_i = sub nsw i33 %lhs_V_3_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 85 'sub' 'ret_V_3_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.83ns)   --->   "%tmp_V_64 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_4)" [src/modules.hpp:2576]   --->   Operation 86 'read' 'tmp_V_64' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%lhs_V_4_i = sext i32 %tmp_V_64 to i33" [src/modules.hpp:2577]   --->   Operation 87 'sext' 'lhs_V_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.01ns)   --->   "%ret_V_4_i = sub nsw i33 %lhs_V_4_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 88 'sub' 'ret_V_4_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.83ns)   --->   "%tmp_V_66 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_5)" [src/modules.hpp:2576]   --->   Operation 89 'read' 'tmp_V_66' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V_5_i = sext i32 %tmp_V_66 to i33" [src/modules.hpp:2577]   --->   Operation 90 'sext' 'lhs_V_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.01ns)   --->   "%ret_V_5_i = sub nsw i33 %lhs_V_5_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 91 'sub' 'ret_V_5_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.83ns)   --->   "%tmp_V_68 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_6)" [src/modules.hpp:2576]   --->   Operation 92 'read' 'tmp_V_68' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_V_6_i = sext i32 %tmp_V_68 to i33" [src/modules.hpp:2577]   --->   Operation 93 'sext' 'lhs_V_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.01ns)   --->   "%ret_V_6_i = sub nsw i33 %lhs_V_6_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 94 'sub' 'ret_V_6_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.83ns)   --->   "%tmp_V_70 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_7)" [src/modules.hpp:2576]   --->   Operation 95 'read' 'tmp_V_70' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V_7_i = sext i32 %tmp_V_70 to i33" [src/modules.hpp:2577]   --->   Operation 96 'sext' 'lhs_V_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.01ns)   --->   "%ret_V_7_i = sub nsw i33 %lhs_V_7_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 97 'sub' 'ret_V_7_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.83ns)   --->   "%tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_8)" [src/modules.hpp:2576]   --->   Operation 98 'read' 'tmp_V_72' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%lhs_V_8_i = sext i32 %tmp_V_72 to i33" [src/modules.hpp:2577]   --->   Operation 99 'sext' 'lhs_V_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.01ns)   --->   "%ret_V_8_i = sub nsw i33 %lhs_V_8_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 100 'sub' 'ret_V_8_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.83ns)   --->   "%tmp_V_74 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_9)" [src/modules.hpp:2576]   --->   Operation 101 'read' 'tmp_V_74' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_9_i = sext i32 %tmp_V_74 to i33" [src/modules.hpp:2577]   --->   Operation 102 'sext' 'lhs_V_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.01ns)   --->   "%ret_V_i_30 = sub nsw i33 %lhs_V_9_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 103 'sub' 'ret_V_i_30' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.83ns)   --->   "%tmp_V_76 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_10)" [src/modules.hpp:2576]   --->   Operation 104 'read' 'tmp_V_76' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_V_10_i = sext i32 %tmp_V_76 to i33" [src/modules.hpp:2577]   --->   Operation 105 'sext' 'lhs_V_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.01ns)   --->   "%ret_V_10_i = sub nsw i33 %lhs_V_10_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 106 'sub' 'ret_V_10_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.83ns)   --->   "%tmp_V_78 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_11)" [src/modules.hpp:2576]   --->   Operation 107 'read' 'tmp_V_78' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_11_i = sext i32 %tmp_V_78 to i33" [src/modules.hpp:2577]   --->   Operation 108 'sext' 'lhs_V_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.01ns)   --->   "%ret_V_11_i = sub nsw i33 %lhs_V_11_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 109 'sub' 'ret_V_11_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.83ns)   --->   "%tmp_V_80 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_12)" [src/modules.hpp:2576]   --->   Operation 110 'read' 'tmp_V_80' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_V_12_i = sext i32 %tmp_V_80 to i33" [src/modules.hpp:2577]   --->   Operation 111 'sext' 'lhs_V_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.01ns)   --->   "%ret_V_12_i = sub nsw i33 %lhs_V_12_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 112 'sub' 'ret_V_12_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.83ns)   --->   "%tmp_V_82 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_13)" [src/modules.hpp:2576]   --->   Operation 113 'read' 'tmp_V_82' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_13_i = sext i32 %tmp_V_82 to i33" [src/modules.hpp:2577]   --->   Operation 114 'sext' 'lhs_V_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.01ns)   --->   "%ret_V_13_i = sub nsw i33 %lhs_V_13_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 115 'sub' 'ret_V_13_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.83ns)   --->   "%tmp_V_84 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_14)" [src/modules.hpp:2576]   --->   Operation 116 'read' 'tmp_V_84' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%lhs_V_14_i = sext i32 %tmp_V_84 to i33" [src/modules.hpp:2577]   --->   Operation 117 'sext' 'lhs_V_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.01ns)   --->   "%ret_V_14_i = sub nsw i33 %lhs_V_14_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 118 'sub' 'ret_V_14_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.83ns)   --->   "%tmp_V_86 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_15)" [src/modules.hpp:2576]   --->   Operation 119 'read' 'tmp_V_86' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_15_i = sext i32 %tmp_V_86 to i33" [src/modules.hpp:2577]   --->   Operation 120 'sext' 'lhs_V_15_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.01ns)   --->   "%ret_V_15_i = sub nsw i33 %lhs_V_15_i, %rhs_V" [src/modules.hpp:2577]   --->   Operation 121 'sub' 'ret_V_15_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_V_1_cast_i = zext i32 %tmp_V_51_load to i33" [src/modules.hpp:2578]   --->   Operation 122 'zext' 'rhs_V_1_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_17_i = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %j_i_mid2, i4 0)" [src/modules.hpp:2578]   --->   Operation 123 'bitconcatenate' 'tmp_17_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (3.41ns)   --->   "%ret_V_9_i = mul i33 %rhs_V_1_cast_i, %ret_V_i" [src/modules.hpp:2577]   --->   Operation 124 'mul' 'ret_V_9_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%phitmp_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 125 'partselect' 'phitmp_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_29_i = zext i10 %tmp_17_i to i64" [src/modules.hpp:2578]   --->   Operation 126 'zext' 'tmp_29_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_i" [src/modules.hpp:2578]   --->   Operation 127 'getelementptr' 'bias_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.23ns)   --->   "%bias_load = load i27* %bias_addr, align 16" [src/modules.hpp:2578]   --->   Operation 128 'load' 'bias_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 129 [1/1] (3.41ns)   --->   "%ret_V_9_1_i = mul i33 %rhs_V_1_cast_i, %ret_V_1_i" [src/modules.hpp:2577]   --->   Operation 129 'mul' 'ret_V_9_1_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%phitmp_1_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_1_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 130 'partselect' 'phitmp_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_28_i = or i10 %tmp_17_i, 1" [src/modules.hpp:2578]   --->   Operation 131 'or' 'tmp_28_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_29_1_i = zext i10 %tmp_28_i to i64" [src/modules.hpp:2578]   --->   Operation 132 'zext' 'tmp_29_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%bias_addr_1 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_1_i" [src/modules.hpp:2578]   --->   Operation 133 'getelementptr' 'bias_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.23ns)   --->   "%bias_load_1 = load i27* %bias_addr_1, align 4" [src/modules.hpp:2578]   --->   Operation 134 'load' 'bias_load_1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 135 [1/1] (3.41ns)   --->   "%ret_V_9_2_i = mul i33 %rhs_V_1_cast_i, %ret_V_2_i" [src/modules.hpp:2577]   --->   Operation 135 'mul' 'ret_V_9_2_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%phitmp_2_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_2_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 136 'partselect' 'phitmp_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_28_1_i = or i10 %tmp_17_i, 2" [src/modules.hpp:2578]   --->   Operation 137 'or' 'tmp_28_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_29_2_i = zext i10 %tmp_28_1_i to i64" [src/modules.hpp:2578]   --->   Operation 138 'zext' 'tmp_29_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%bias_addr_2 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_2_i" [src/modules.hpp:2578]   --->   Operation 139 'getelementptr' 'bias_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (1.23ns)   --->   "%bias_load_2 = load i27* %bias_addr_2, align 8" [src/modules.hpp:2578]   --->   Operation 140 'load' 'bias_load_2' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 141 [1/1] (3.41ns)   --->   "%ret_V_9_3_i = mul i33 %rhs_V_1_cast_i, %ret_V_3_i" [src/modules.hpp:2577]   --->   Operation 141 'mul' 'ret_V_9_3_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%phitmp_3_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_3_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 142 'partselect' 'phitmp_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_28_2_i = or i10 %tmp_17_i, 3" [src/modules.hpp:2578]   --->   Operation 143 'or' 'tmp_28_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_29_3_i = zext i10 %tmp_28_2_i to i64" [src/modules.hpp:2578]   --->   Operation 144 'zext' 'tmp_29_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%bias_addr_3 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_3_i" [src/modules.hpp:2578]   --->   Operation 145 'getelementptr' 'bias_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (1.23ns)   --->   "%bias_load_3 = load i27* %bias_addr_3, align 4" [src/modules.hpp:2578]   --->   Operation 146 'load' 'bias_load_3' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 147 [1/1] (3.41ns)   --->   "%ret_V_9_4_i = mul i33 %rhs_V_1_cast_i, %ret_V_4_i" [src/modules.hpp:2577]   --->   Operation 147 'mul' 'ret_V_9_4_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%phitmp_4_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_4_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 148 'partselect' 'phitmp_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_28_3_i = or i10 %tmp_17_i, 4" [src/modules.hpp:2578]   --->   Operation 149 'or' 'tmp_28_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_29_4_i = zext i10 %tmp_28_3_i to i64" [src/modules.hpp:2578]   --->   Operation 150 'zext' 'tmp_29_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%bias_addr_4 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_4_i" [src/modules.hpp:2578]   --->   Operation 151 'getelementptr' 'bias_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (1.23ns)   --->   "%bias_load_4 = load i27* %bias_addr_4, align 16" [src/modules.hpp:2578]   --->   Operation 152 'load' 'bias_load_4' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 153 [1/1] (3.41ns)   --->   "%ret_V_9_5_i = mul i33 %rhs_V_1_cast_i, %ret_V_5_i" [src/modules.hpp:2577]   --->   Operation 153 'mul' 'ret_V_9_5_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%phitmp_5_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_5_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 154 'partselect' 'phitmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_28_4_i = or i10 %tmp_17_i, 5" [src/modules.hpp:2578]   --->   Operation 155 'or' 'tmp_28_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_29_5_i = zext i10 %tmp_28_4_i to i64" [src/modules.hpp:2578]   --->   Operation 156 'zext' 'tmp_29_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%bias_addr_5 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_5_i" [src/modules.hpp:2578]   --->   Operation 157 'getelementptr' 'bias_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (1.23ns)   --->   "%bias_load_5 = load i27* %bias_addr_5, align 4" [src/modules.hpp:2578]   --->   Operation 158 'load' 'bias_load_5' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 159 [1/1] (3.41ns)   --->   "%ret_V_9_6_i = mul i33 %rhs_V_1_cast_i, %ret_V_6_i" [src/modules.hpp:2577]   --->   Operation 159 'mul' 'ret_V_9_6_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%phitmp_6_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_6_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 160 'partselect' 'phitmp_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_28_5_i = or i10 %tmp_17_i, 6" [src/modules.hpp:2578]   --->   Operation 161 'or' 'tmp_28_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_29_6_i = zext i10 %tmp_28_5_i to i64" [src/modules.hpp:2578]   --->   Operation 162 'zext' 'tmp_29_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%bias_addr_6 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_6_i" [src/modules.hpp:2578]   --->   Operation 163 'getelementptr' 'bias_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (1.23ns)   --->   "%bias_load_6 = load i27* %bias_addr_6, align 8" [src/modules.hpp:2578]   --->   Operation 164 'load' 'bias_load_6' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 165 [1/1] (3.41ns)   --->   "%ret_V_9_7_i = mul i33 %rhs_V_1_cast_i, %ret_V_7_i" [src/modules.hpp:2577]   --->   Operation 165 'mul' 'ret_V_9_7_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%phitmp_7_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_7_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 166 'partselect' 'phitmp_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_28_6_i = or i10 %tmp_17_i, 7" [src/modules.hpp:2578]   --->   Operation 167 'or' 'tmp_28_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_29_7_i = zext i10 %tmp_28_6_i to i64" [src/modules.hpp:2578]   --->   Operation 168 'zext' 'tmp_29_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%bias_addr_7 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_7_i" [src/modules.hpp:2578]   --->   Operation 169 'getelementptr' 'bias_addr_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (1.23ns)   --->   "%bias_load_7 = load i27* %bias_addr_7, align 4" [src/modules.hpp:2578]   --->   Operation 170 'load' 'bias_load_7' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 171 [1/1] (3.41ns)   --->   "%ret_V_9_8_i = mul i33 %rhs_V_1_cast_i, %ret_V_8_i" [src/modules.hpp:2577]   --->   Operation 171 'mul' 'ret_V_9_8_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%phitmp_8_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_8_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 172 'partselect' 'phitmp_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_28_7_i = or i10 %tmp_17_i, 8" [src/modules.hpp:2578]   --->   Operation 173 'or' 'tmp_28_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_29_8_i = zext i10 %tmp_28_7_i to i64" [src/modules.hpp:2578]   --->   Operation 174 'zext' 'tmp_29_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%bias_addr_8 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_8_i" [src/modules.hpp:2578]   --->   Operation 175 'getelementptr' 'bias_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 176 [2/2] (1.23ns)   --->   "%bias_load_8 = load i27* %bias_addr_8, align 16" [src/modules.hpp:2578]   --->   Operation 176 'load' 'bias_load_8' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 177 [1/1] (3.41ns)   --->   "%ret_V_9_9_i = mul i33 %rhs_V_1_cast_i, %ret_V_i_30" [src/modules.hpp:2577]   --->   Operation 177 'mul' 'ret_V_9_9_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%phitmp_9_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_9_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 178 'partselect' 'phitmp_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_28_8_i = or i10 %tmp_17_i, 9" [src/modules.hpp:2578]   --->   Operation 179 'or' 'tmp_28_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_29_9_i = zext i10 %tmp_28_8_i to i64" [src/modules.hpp:2578]   --->   Operation 180 'zext' 'tmp_29_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%bias_addr_9 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_9_i" [src/modules.hpp:2578]   --->   Operation 181 'getelementptr' 'bias_addr_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (1.23ns)   --->   "%bias_load_9 = load i27* %bias_addr_9, align 4" [src/modules.hpp:2578]   --->   Operation 182 'load' 'bias_load_9' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 183 [1/1] (3.41ns)   --->   "%ret_V_9_i_31 = mul i33 %rhs_V_1_cast_i, %ret_V_10_i" [src/modules.hpp:2577]   --->   Operation 183 'mul' 'ret_V_9_i_31' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%phitmp_i_32 = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_i_31, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 184 'partselect' 'phitmp_i_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_28_9_i = or i10 %tmp_17_i, 10" [src/modules.hpp:2578]   --->   Operation 185 'or' 'tmp_28_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_29_i_33 = zext i10 %tmp_28_9_i to i64" [src/modules.hpp:2578]   --->   Operation 186 'zext' 'tmp_29_i_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%bias_addr_10 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_i_33" [src/modules.hpp:2578]   --->   Operation 187 'getelementptr' 'bias_addr_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (1.23ns)   --->   "%bias_load_10 = load i27* %bias_addr_10, align 8" [src/modules.hpp:2578]   --->   Operation 188 'load' 'bias_load_10' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 189 [1/1] (3.41ns)   --->   "%ret_V_9_10_i = mul i33 %rhs_V_1_cast_i, %ret_V_11_i" [src/modules.hpp:2577]   --->   Operation 189 'mul' 'ret_V_9_10_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%phitmp_10_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_10_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 190 'partselect' 'phitmp_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_28_10_i = or i10 %tmp_17_i, 11" [src/modules.hpp:2578]   --->   Operation 191 'or' 'tmp_28_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29_10_i = zext i10 %tmp_28_10_i to i64" [src/modules.hpp:2578]   --->   Operation 192 'zext' 'tmp_29_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%bias_addr_11 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_10_i" [src/modules.hpp:2578]   --->   Operation 193 'getelementptr' 'bias_addr_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (1.23ns)   --->   "%bias_load_11 = load i27* %bias_addr_11, align 4" [src/modules.hpp:2578]   --->   Operation 194 'load' 'bias_load_11' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 195 [1/1] (3.41ns)   --->   "%ret_V_9_11_i = mul i33 %rhs_V_1_cast_i, %ret_V_12_i" [src/modules.hpp:2577]   --->   Operation 195 'mul' 'ret_V_9_11_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%phitmp_11_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_11_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 196 'partselect' 'phitmp_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_28_11_i = or i10 %tmp_17_i, 12" [src/modules.hpp:2578]   --->   Operation 197 'or' 'tmp_28_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_29_11_i = zext i10 %tmp_28_11_i to i64" [src/modules.hpp:2578]   --->   Operation 198 'zext' 'tmp_29_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%bias_addr_12 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_11_i" [src/modules.hpp:2578]   --->   Operation 199 'getelementptr' 'bias_addr_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 200 [2/2] (1.23ns)   --->   "%bias_load_12 = load i27* %bias_addr_12, align 16" [src/modules.hpp:2578]   --->   Operation 200 'load' 'bias_load_12' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 201 [1/1] (3.41ns)   --->   "%ret_V_9_12_i = mul i33 %rhs_V_1_cast_i, %ret_V_13_i" [src/modules.hpp:2577]   --->   Operation 201 'mul' 'ret_V_9_12_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%phitmp_12_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_12_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 202 'partselect' 'phitmp_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_28_12_i = or i10 %tmp_17_i, 13" [src/modules.hpp:2578]   --->   Operation 203 'or' 'tmp_28_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_29_12_i = zext i10 %tmp_28_12_i to i64" [src/modules.hpp:2578]   --->   Operation 204 'zext' 'tmp_29_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%bias_addr_13 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_12_i" [src/modules.hpp:2578]   --->   Operation 205 'getelementptr' 'bias_addr_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (1.23ns)   --->   "%bias_load_13 = load i27* %bias_addr_13, align 4" [src/modules.hpp:2578]   --->   Operation 206 'load' 'bias_load_13' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 207 [1/1] (3.41ns)   --->   "%ret_V_9_13_i = mul i33 %rhs_V_1_cast_i, %ret_V_14_i" [src/modules.hpp:2577]   --->   Operation 207 'mul' 'ret_V_9_13_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%phitmp_13_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_13_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 208 'partselect' 'phitmp_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_28_13_i = or i10 %tmp_17_i, 14" [src/modules.hpp:2578]   --->   Operation 209 'or' 'tmp_28_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_29_13_i = zext i10 %tmp_28_13_i to i64" [src/modules.hpp:2578]   --->   Operation 210 'zext' 'tmp_29_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%bias_addr_14 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_13_i" [src/modules.hpp:2578]   --->   Operation 211 'getelementptr' 'bias_addr_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 212 [2/2] (1.23ns)   --->   "%bias_load_14 = load i27* %bias_addr_14, align 8" [src/modules.hpp:2578]   --->   Operation 212 'load' 'bias_load_14' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_5 : Operation 213 [1/1] (3.41ns)   --->   "%ret_V_9_14_i = mul i33 %rhs_V_1_cast_i, %ret_V_15_i" [src/modules.hpp:2577]   --->   Operation 213 'mul' 'ret_V_9_14_i' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%phitmp_14_i = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %ret_V_9_14_i, i32 1, i32 32)" [src/modules.hpp:2577]   --->   Operation 214 'partselect' 'phitmp_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_28_14_i = or i10 %tmp_17_i, 15" [src/modules.hpp:2578]   --->   Operation 215 'or' 'tmp_28_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_29_14_i = zext i10 %tmp_28_14_i to i64" [src/modules.hpp:2578]   --->   Operation 216 'zext' 'tmp_29_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%bias_addr_15 = getelementptr [768 x i27]* @bias, i64 0, i64 %tmp_29_14_i" [src/modules.hpp:2578]   --->   Operation 217 'getelementptr' 'bias_addr_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 218 [2/2] (1.23ns)   --->   "%bias_load_15 = load i27* %bias_addr_15, align 4" [src/modules.hpp:2578]   --->   Operation 218 'load' 'bias_load_15' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>

State 6 <SV = 5> <Delay = 4.09>
ST_6 : Operation 219 [1/2] (1.23ns)   --->   "%bias_load = load i27* %bias_addr, align 16" [src/modules.hpp:2578]   --->   Operation 219 'load' 'bias_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%bias_load_cast_i = sext i27 %bias_load to i32" [src/modules.hpp:2578]   --->   Operation 220 'sext' 'bias_load_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (1.01ns)   --->   "%tmp_V_57 = add i32 %bias_load_cast_i, %phitmp_i" [src/modules.hpp:2578]   --->   Operation 221 'add' 'tmp_V_57' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_0, i32 %tmp_V_57)" [src/modules.hpp:2579]   --->   Operation 222 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 223 [1/2] (1.23ns)   --->   "%bias_load_1 = load i27* %bias_addr_1, align 4" [src/modules.hpp:2578]   --->   Operation 223 'load' 'bias_load_1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%bias_load_1_cast_i = sext i27 %bias_load_1 to i32" [src/modules.hpp:2578]   --->   Operation 224 'sext' 'bias_load_1_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (1.01ns)   --->   "%tmp_V_59 = add i32 %bias_load_1_cast_i, %phitmp_1_i" [src/modules.hpp:2578]   --->   Operation 225 'add' 'tmp_V_59' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_1, i32 %tmp_V_59)" [src/modules.hpp:2579]   --->   Operation 226 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 227 [1/2] (1.23ns)   --->   "%bias_load_2 = load i27* %bias_addr_2, align 8" [src/modules.hpp:2578]   --->   Operation 227 'load' 'bias_load_2' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%bias_load_2_cast_i = sext i27 %bias_load_2 to i32" [src/modules.hpp:2578]   --->   Operation 228 'sext' 'bias_load_2_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (1.01ns)   --->   "%tmp_V_61 = add i32 %bias_load_2_cast_i, %phitmp_2_i" [src/modules.hpp:2578]   --->   Operation 229 'add' 'tmp_V_61' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_2, i32 %tmp_V_61)" [src/modules.hpp:2579]   --->   Operation 230 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 231 [1/2] (1.23ns)   --->   "%bias_load_3 = load i27* %bias_addr_3, align 4" [src/modules.hpp:2578]   --->   Operation 231 'load' 'bias_load_3' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%bias_load_3_cast_i = sext i27 %bias_load_3 to i32" [src/modules.hpp:2578]   --->   Operation 232 'sext' 'bias_load_3_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (1.01ns)   --->   "%tmp_V_63 = add i32 %bias_load_3_cast_i, %phitmp_3_i" [src/modules.hpp:2578]   --->   Operation 233 'add' 'tmp_V_63' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_3, i32 %tmp_V_63)" [src/modules.hpp:2579]   --->   Operation 234 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 235 [1/2] (1.23ns)   --->   "%bias_load_4 = load i27* %bias_addr_4, align 16" [src/modules.hpp:2578]   --->   Operation 235 'load' 'bias_load_4' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%bias_load_4_cast_i = sext i27 %bias_load_4 to i32" [src/modules.hpp:2578]   --->   Operation 236 'sext' 'bias_load_4_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (1.01ns)   --->   "%tmp_V_65 = add i32 %bias_load_4_cast_i, %phitmp_4_i" [src/modules.hpp:2578]   --->   Operation 237 'add' 'tmp_V_65' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_4, i32 %tmp_V_65)" [src/modules.hpp:2579]   --->   Operation 238 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 239 [1/2] (1.23ns)   --->   "%bias_load_5 = load i27* %bias_addr_5, align 4" [src/modules.hpp:2578]   --->   Operation 239 'load' 'bias_load_5' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%bias_load_5_cast_i = sext i27 %bias_load_5 to i32" [src/modules.hpp:2578]   --->   Operation 240 'sext' 'bias_load_5_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (1.01ns)   --->   "%tmp_V_67 = add i32 %bias_load_5_cast_i, %phitmp_5_i" [src/modules.hpp:2578]   --->   Operation 241 'add' 'tmp_V_67' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_5, i32 %tmp_V_67)" [src/modules.hpp:2579]   --->   Operation 242 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 243 [1/2] (1.23ns)   --->   "%bias_load_6 = load i27* %bias_addr_6, align 8" [src/modules.hpp:2578]   --->   Operation 243 'load' 'bias_load_6' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%bias_load_6_cast_i = sext i27 %bias_load_6 to i32" [src/modules.hpp:2578]   --->   Operation 244 'sext' 'bias_load_6_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (1.01ns)   --->   "%tmp_V_69 = add i32 %bias_load_6_cast_i, %phitmp_6_i" [src/modules.hpp:2578]   --->   Operation 245 'add' 'tmp_V_69' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_6, i32 %tmp_V_69)" [src/modules.hpp:2579]   --->   Operation 246 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 247 [1/2] (1.23ns)   --->   "%bias_load_7 = load i27* %bias_addr_7, align 4" [src/modules.hpp:2578]   --->   Operation 247 'load' 'bias_load_7' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%bias_load_7_cast_i = sext i27 %bias_load_7 to i32" [src/modules.hpp:2578]   --->   Operation 248 'sext' 'bias_load_7_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.01ns)   --->   "%tmp_V_71 = add i32 %bias_load_7_cast_i, %phitmp_7_i" [src/modules.hpp:2578]   --->   Operation 249 'add' 'tmp_V_71' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_7, i32 %tmp_V_71)" [src/modules.hpp:2579]   --->   Operation 250 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 251 [1/2] (1.23ns)   --->   "%bias_load_8 = load i27* %bias_addr_8, align 16" [src/modules.hpp:2578]   --->   Operation 251 'load' 'bias_load_8' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%bias_load_8_cast_i = sext i27 %bias_load_8 to i32" [src/modules.hpp:2578]   --->   Operation 252 'sext' 'bias_load_8_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.01ns)   --->   "%tmp_V_73 = add i32 %bias_load_8_cast_i, %phitmp_8_i" [src/modules.hpp:2578]   --->   Operation 253 'add' 'tmp_V_73' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_8, i32 %tmp_V_73)" [src/modules.hpp:2579]   --->   Operation 254 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 255 [1/2] (1.23ns)   --->   "%bias_load_9 = load i27* %bias_addr_9, align 4" [src/modules.hpp:2578]   --->   Operation 255 'load' 'bias_load_9' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%bias_load_9_cast_i = sext i27 %bias_load_9 to i32" [src/modules.hpp:2578]   --->   Operation 256 'sext' 'bias_load_9_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (1.01ns)   --->   "%tmp_V_75 = add i32 %bias_load_9_cast_i, %phitmp_9_i" [src/modules.hpp:2578]   --->   Operation 257 'add' 'tmp_V_75' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_9, i32 %tmp_V_75)" [src/modules.hpp:2579]   --->   Operation 258 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 259 [1/2] (1.23ns)   --->   "%bias_load_10 = load i27* %bias_addr_10, align 8" [src/modules.hpp:2578]   --->   Operation 259 'load' 'bias_load_10' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%bias_load_10_cast_i = sext i27 %bias_load_10 to i32" [src/modules.hpp:2578]   --->   Operation 260 'sext' 'bias_load_10_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (1.01ns)   --->   "%tmp_V_77 = add i32 %bias_load_10_cast_i, %phitmp_i_32" [src/modules.hpp:2578]   --->   Operation 261 'add' 'tmp_V_77' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_10, i32 %tmp_V_77)" [src/modules.hpp:2579]   --->   Operation 262 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 263 [1/2] (1.23ns)   --->   "%bias_load_11 = load i27* %bias_addr_11, align 4" [src/modules.hpp:2578]   --->   Operation 263 'load' 'bias_load_11' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%bias_load_11_cast_i = sext i27 %bias_load_11 to i32" [src/modules.hpp:2578]   --->   Operation 264 'sext' 'bias_load_11_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (1.01ns)   --->   "%tmp_V_79 = add i32 %bias_load_11_cast_i, %phitmp_10_i" [src/modules.hpp:2578]   --->   Operation 265 'add' 'tmp_V_79' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_11, i32 %tmp_V_79)" [src/modules.hpp:2579]   --->   Operation 266 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 267 [1/2] (1.23ns)   --->   "%bias_load_12 = load i27* %bias_addr_12, align 16" [src/modules.hpp:2578]   --->   Operation 267 'load' 'bias_load_12' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%bias_load_12_cast_i = sext i27 %bias_load_12 to i32" [src/modules.hpp:2578]   --->   Operation 268 'sext' 'bias_load_12_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (1.01ns)   --->   "%tmp_V_81 = add i32 %bias_load_12_cast_i, %phitmp_11_i" [src/modules.hpp:2578]   --->   Operation 269 'add' 'tmp_V_81' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_12, i32 %tmp_V_81)" [src/modules.hpp:2579]   --->   Operation 270 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 271 [1/2] (1.23ns)   --->   "%bias_load_13 = load i27* %bias_addr_13, align 4" [src/modules.hpp:2578]   --->   Operation 271 'load' 'bias_load_13' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%bias_load_13_cast_i = sext i27 %bias_load_13 to i32" [src/modules.hpp:2578]   --->   Operation 272 'sext' 'bias_load_13_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (1.01ns)   --->   "%tmp_V_83 = add i32 %bias_load_13_cast_i, %phitmp_12_i" [src/modules.hpp:2578]   --->   Operation 273 'add' 'tmp_V_83' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_13, i32 %tmp_V_83)" [src/modules.hpp:2579]   --->   Operation 274 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 275 [1/2] (1.23ns)   --->   "%bias_load_14 = load i27* %bias_addr_14, align 8" [src/modules.hpp:2578]   --->   Operation 275 'load' 'bias_load_14' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%bias_load_14_cast_i = sext i27 %bias_load_14 to i32" [src/modules.hpp:2578]   --->   Operation 276 'sext' 'bias_load_14_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (1.01ns)   --->   "%tmp_V_85 = add i32 %bias_load_14_cast_i, %phitmp_13_i" [src/modules.hpp:2578]   --->   Operation 277 'add' 'tmp_V_85' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_14, i32 %tmp_V_85)" [src/modules.hpp:2579]   --->   Operation 278 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 279 [1/2] (1.23ns)   --->   "%bias_load_15 = load i27* %bias_addr_15, align 4" [src/modules.hpp:2578]   --->   Operation 279 'load' 'bias_load_15' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 768> <ROM>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%bias_load_15_cast_i = sext i27 %bias_load_15 to i32" [src/modules.hpp:2578]   --->   Operation 280 'sext' 'bias_load_15_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (1.01ns)   --->   "%tmp_V_87 = add i32 %bias_load_15_cast_i, %phitmp_14_i" [src/modules.hpp:2578]   --->   Operation 281 'add' 'tmp_V_87' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_V_V_15, i32 %tmp_V_87)" [src/modules.hpp:2579]   --->   Operation 282 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_81_i)" [src/modules.hpp:2581]   --->   Operation 283 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 284 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 285 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'n_pipe3_V_V' (src/modules.hpp:2559) [76]  (1.84 ns)
	fifo write on port 'n_pipe4_V_V' (src/modules.hpp:2560) [77]  (1.84 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/modules.hpp:2566) [85]  (0 ns)
	'icmp' operation ('tmp_i', src/modules.hpp:2566) [91]  (0.785 ns)
	'select' operation ('j_i_mid2', src/modules.hpp:2566) [92]  (0.384 ns)
	'icmp' operation ('tmp_16_i', src/modules.hpp:2569) [95]  (0.785 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read on port 'mean_pipe2_V_V' (src/modules.hpp:2570) [98]  (1.84 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	fifo read on port 'in_compute_y_V_V_0' (src/modules.hpp:2576) [109]  (1.84 ns)
	'sub' operation ('ret_V_i', src/modules.hpp:2577) [111]  (1.02 ns)

 <State 5>: 3.42ns
The critical path consists of the following:
	'mul' operation ('ret_V_9_i', src/modules.hpp:2577) [112]  (3.42 ns)

 <State 6>: 4.09ns
The critical path consists of the following:
	'load' operation ('bias_load', src/modules.hpp:2578) on array 'bias' [116]  (1.24 ns)
	'add' operation ('tmp.V', src/modules.hpp:2578) [118]  (1.02 ns)
	fifo write on port 'in_write_V_V_0' (src/modules.hpp:2579) [119]  (1.84 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
