verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/shifter_4.v"
verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/multiply_6.v"
verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/comparer_3.v"
verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/boolean_5.v"
verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/adder_2.v"
verilog work "C:/Users/Aftershock PC/Desktop/Github/50.002-Computation-Structure/1D/Checkoff1/8bit ALU/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
