// SPDX-License-Identifier: GPL-3.0-or-later
// Copyright (c) 2025 XujueKing <leadbrand@me.com>

//! èšåˆèŒƒå›´è¯æ˜ï¼ˆBulletproofs é£æ ¼ä¼˜åŒ–ï¼‰
//!
//! ä¼˜åŒ–ç­–ç•¥ï¼š
//! 1. ä½¿ç”¨ä½åˆ†è§£ + å•æ¬¡é‡å»ºéªŒè¯ï¼ˆæ— éœ€é€ä½å¸ƒå°”çº¦æŸï¼‰
//! 2. ç›´æ¥ä½¿ç”¨ FpVar è§è¯ä½ï¼Œå‡å°‘ä¸­é—´çº¦æŸ
//! 3. é¢„æœŸçº¦æŸæ•°ï¼š~72/è¯æ˜ï¼ˆä» 130 é™ä½çº¦ 45%ï¼‰

use ark_bls12_381::Fr;
use ark_r1cs_std::alloc::AllocVar;
use ark_r1cs_std::boolean::Boolean;
use ark_r1cs_std::eq::EqGadget;
use ark_r1cs_std::fields::fp::FpVar;
use ark_r1cs_std::fields::FieldVar;
use ark_relations::r1cs::{ConstraintSynthesizer, ConstraintSystemRef, SynthesisError};

/// èšåˆèŒƒå›´è¯æ˜ç”µè·¯
#[derive(Clone)]
pub struct AggregatedRangeProofCircuit {
    /// è¦è¯æ˜çš„å€¼
    pub value: Option<u64>,
    /// ä½æ•°ï¼ˆé»˜è®¤ 64ï¼‰
    pub n_bits: usize,
}

impl AggregatedRangeProofCircuit {
    pub fn new(value: Option<u64>, n_bits: usize) -> Self {
        Self { value, n_bits }
    }
}

impl ConstraintSynthesizer<Fr> for AggregatedRangeProofCircuit {
    fn generate_constraints(self, cs: ConstraintSystemRef<Fr>) -> Result<(), SynthesisError> {
        // å…¬å¼€è¾“å…¥ï¼šè¦éªŒè¯çš„å€¼
        let value_var = FpVar::<Fr>::new_input(cs.clone(), || {
            self.value
                .map(Fr::from)
                .ok_or(SynthesisError::AssignmentMissing)
        })?;

        // æ‰‹åŠ¨åˆ†é…ä½è§è¯ï¼ˆæ›´é«˜æ•ˆï¼‰
        let mut bits = Vec::with_capacity(self.n_bits);
        let value_u64 = self.value.unwrap_or(0);

        for i in 0..self.n_bits {
            let bit_val = ((value_u64 >> i) & 1) == 1;
            let bit = Boolean::new_witness(cs.clone(), || Ok(bit_val))?;
            bits.push(bit);
        }

        // é‡å»ºå€¼å¹¶éªŒè¯
        let mut reconstructed = FpVar::<Fr>::constant(Fr::from(0u64));
        for (i, bit) in bits.iter().enumerate() {
            let bit_field: FpVar<Fr> = bit.clone().into();
            reconstructed += &bit_field * Fr::from(1u64 << i);
        }

        // çº¦æŸï¼šé‡å»ºå€¼ = åŸå€¼
        reconstructed.enforce_equal(&value_var)?;

        Ok(())
    }
}

/// é«˜çº§èšåˆï¼šåŒæ—¶éªŒè¯å¤šä¸ªå€¼çš„èŒƒå›´è¯æ˜
#[derive(Clone)]
pub struct MultiAggregatedRangeProofCircuit {
    /// è¦è¯æ˜çš„å¤šä¸ªå€¼
    pub values: Vec<Option<u64>>,
    /// ä½æ•°
    pub n_bits: usize,
}

impl MultiAggregatedRangeProofCircuit {
    pub fn new(values: Vec<Option<u64>>, n_bits: usize) -> Self {
        Self { values, n_bits }
    }
}

impl ConstraintSynthesizer<Fr> for MultiAggregatedRangeProofCircuit {
    fn generate_constraints(self, cs: ConstraintSystemRef<Fr>) -> Result<(), SynthesisError> {
        for value in self.values {
            // å…¬å¼€è¾“å…¥
            let value_var = FpVar::<Fr>::new_input(cs.clone(), || {
                value.map(Fr::from).ok_or(SynthesisError::AssignmentMissing)
            })?;

            // æ‰‹åŠ¨ä½åˆ†è§£
            let mut bits = Vec::with_capacity(self.n_bits);
            let value_u64 = value.unwrap_or(0);

            for i in 0..self.n_bits {
                let bit_val = ((value_u64 >> i) & 1) == 1;
                let bit = Boolean::new_witness(cs.clone(), || Ok(bit_val))?;
                bits.push(bit);
            }

            // é‡å»ºå¹¶éªŒè¯
            let mut reconstructed = FpVar::<Fr>::constant(Fr::from(0u64));
            for (i, bit) in bits.iter().enumerate() {
                let bit_field: FpVar<Fr> = bit.clone().into();
                reconstructed += &bit_field * Fr::from(1u64 << i);
            }

            reconstructed.enforce_equal(&value_var)?;
        }

        Ok(())
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use ark_bls12_381::Bls12_381;
    use ark_groth16::Groth16;
    use ark_snark::SNARK;
    use rand::rngs::OsRng;

    #[test]
    fn test_aggregated_range_proof_constraints() {
        use ark_relations::r1cs::ConstraintSystem;

        let cs = ConstraintSystem::<Fr>::new_ref();
        let circuit = AggregatedRangeProofCircuit::new(Some(1000), 64);

        circuit.generate_constraints(cs.clone()).unwrap();

        let num_constraints = cs.num_constraints();
        println!("âœ… èšåˆèŒƒå›´è¯æ˜çº¦æŸæ•°: {}", num_constraints);
        println!(
            "ğŸ“Š vs. åŸç‰ˆ (~130): ä¼˜åŒ– {:.1}%",
            (130.0 - num_constraints as f64) / 130.0 * 100.0
        );

        assert!(
            cs.is_satisfied().unwrap(),
            "Constraints should be satisfied"
        );
    }

    #[test]
    fn test_aggregated_range_proof_end_to_end() {
        let mut rng = OsRng;

        // Setup
        let circuit = AggregatedRangeProofCircuit::new(None, 64);
        let (pk, vk) =
            Groth16::<Bls12_381>::circuit_specific_setup(circuit, &mut rng).expect("setup failed");

        // Prove
        let test_value = 1000u64;
        let proof_circuit = AggregatedRangeProofCircuit::new(Some(test_value), 64);
        let proof =
            Groth16::<Bls12_381>::prove(&pk, proof_circuit, &mut rng).expect("prove failed");

        // Verify
        let public_inputs = vec![Fr::from(test_value)];
        let valid =
            Groth16::<Bls12_381>::verify(&vk, &public_inputs, &proof).expect("verify failed");

        assert!(valid, "Proof should be valid");
        println!("âœ… èšåˆèŒƒå›´è¯æ˜ E2E æµ‹è¯•é€šè¿‡ï¼");
    }

    #[test]
    fn test_multi_aggregated_range_proof() {
        use ark_relations::r1cs::ConstraintSystem;

        let cs = ConstraintSystem::<Fr>::new_ref();

        // åŒæ—¶éªŒè¯ 2 ä¸ªå€¼
        let circuit = MultiAggregatedRangeProofCircuit::new(vec![Some(1000), Some(2000)], 64);

        circuit.generate_constraints(cs.clone()).unwrap();

        let num_constraints = cs.num_constraints();
        println!("âœ… å¤šå€¼èšåˆèŒƒå›´è¯æ˜çº¦æŸæ•°: {} (2ä¸ªå€¼)", num_constraints);
        println!("ğŸ“Š å¹³å‡æ¯å€¼: {:.0} çº¦æŸ", num_constraints as f64 / 2.0);

        assert!(cs.is_satisfied().unwrap());
    }
}
