<stg><name>sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %u_assign1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_assign1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 32, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %store_ln756 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln756"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln41 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc.i8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i8.i:0 %indvar_flatten8_load = load i6 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="indvar_flatten8_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc.i8.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i8.i:2 %icmp_ln761 = icmp_eq  i6 %indvar_flatten8_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln761"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i8.i:3 %add_ln761 = add i6 %indvar_flatten8_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln761"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i8.i:4 %br_ln761 = br i1 %icmp_ln761, void %store64.exit.i, void %pqcrystals_kyber_fips202_ref_sha3_256.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
store64.exit.i:2 %gmem_addr = getelementptr i8 %gmem, i64 %out_r_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8.i.split:9 %store_ln761 = store i6 %add_ln761, i6 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln761"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
store64.exit.i:0 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
store64.exit.i:1 %i_1_load = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
store64.exit.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_761_1_VITIS_LOOP_43_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
store64.exit.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
store64.exit.i:5 %icmp_ln43 = icmp_eq  i4 %i_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
store64.exit.i:6 %select_ln756 = select i1 %icmp_ln43, i4 0, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln756"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
store64.exit.i:7 %add_ln761_1 = add i3 %i_1_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln761_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
store64.exit.i:8 %select_ln761 = select i1 %icmp_ln43, i3 %add_ln761_1, i3 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln761"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
store64.exit.i:9 %first_iter_1 = icmp_eq  i4 %select_ln756, i4 0

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
store64.exit.i:10 %zext_ln761 = zext i3 %select_ln761

]]></Node>
<StgValue><ssdm name="zext_ln761"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
store64.exit.i:11 %s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln761

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
store64.exit.i:12 %br_ln43 = br i1 %first_iter_1, void %for.inc.i8.i.split, void %for.first.iter.for.inc.i8.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
for.first.iter.for.inc.i8.i:0 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i8.i.split:2 %trunc_ln45 = trunc i4 %select_ln756

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i8.i.split:8 %add_ln43 = add i4 %select_ln756, i4 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8.i.split:10 %store_ln756 = store i3 %select_ln761, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln756"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8.i.split:11 %store_ln41 = store i4 %add_ln43, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
for.first.iter.for.inc.i8.i:0 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.first.iter.for.inc.i8.i:1 %store_ln762 = store i64 %s_load, i64 %u_assign1

]]></Node>
<StgValue><ssdm name="store_ln762"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc.i8.i:2 %br_ln43 = br void %for.inc.i8.i.split

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i8.i.split:0 %u_assign1_load = load i64 %u_assign1

]]></Node>
<StgValue><ssdm name="u_assign1_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i8.i.split:3 %shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln45, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i8.i.split:4 %zext_ln45 = zext i6 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i8.i.split:5 %lshr_ln45 = lshr i64 %u_assign1_load, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lshr_ln45"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i8.i.split:6 %trunc_ln45_1 = trunc i64 %lshr_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
pqcrystals_kyber_fips202_ref_sha3_256.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i8.i.split:1 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i8.i.split:7 %write_ln45 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %trunc_ln45_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i8.i.split:12 %br_ln43 = br void %for.inc.i8.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="75" name="s" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="i" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_76" to="i_1" fromId="76" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_76" to="indvar_flatten8" fromId="76" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_76" to="u_assign1" fromId="76" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="gmem" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="85" from="empty_9" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="90" from="empty_12" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="95" from="empty" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="empty_12" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="104" from="empty_12" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="105" from="empty_12" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i64" to="out_r_read" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="out_r" to="out_r_read" fromId="74" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="indvar_flatten8" to="store_ln0" fromId="10" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln756" fromId="116" toId="15">
</dataflow>
<dataflow id="118" from="i_1" to="store_ln756" fromId="9" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln41" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="i" to="store_ln41" fromId="8" toId="16">
</dataflow>
<dataflow id="122" from="indvar_flatten8" to="indvar_flatten8_load" fromId="10" toId="18">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="123" toId="19">
</dataflow>
<dataflow id="125" from="gmem" to="specbitsmap_ln0" fromId="73" toId="19">
</dataflow>
<dataflow id="126" from="indvar_flatten8_load" to="icmp_ln761" fromId="18" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln761" fromId="127" toId="20">
</dataflow>
<dataflow id="129" from="indvar_flatten8_load" to="add_ln761" fromId="18" toId="21">
</dataflow>
<dataflow id="131" from="StgValue_130" to="add_ln761" fromId="130" toId="21">
</dataflow>
<dataflow id="132" from="icmp_ln761" to="br_ln761" fromId="20" toId="22">
</dataflow>
<dataflow id="133" from="gmem" to="gmem_addr" fromId="73" toId="23">
</dataflow>
<dataflow id="134" from="out_r_read" to="gmem_addr" fromId="13" toId="23">
</dataflow>
<dataflow id="135" from="add_ln761" to="store_ln761" fromId="21" toId="24">
</dataflow>
<dataflow id="136" from="indvar_flatten8" to="store_ln761" fromId="10" toId="24">
</dataflow>
<dataflow id="137" from="i" to="i_load" fromId="8" toId="25">
</dataflow>
<dataflow id="138" from="i_1" to="i_1_load" fromId="9" toId="26">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="139" toId="27">
</dataflow>
<dataflow id="142" from="VITIS_LOOP_761_1_VITIS_LOOP_43_1_str" to="specloopname_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="143" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_145" to="speclooptripcount_ln0" fromId="145" toId="28">
</dataflow>
<dataflow id="147" from="StgValue_145" to="speclooptripcount_ln0" fromId="145" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_145" to="speclooptripcount_ln0" fromId="145" toId="28">
</dataflow>
<dataflow id="149" from="i_load" to="icmp_ln43" fromId="25" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln43" fromId="150" toId="29">
</dataflow>
<dataflow id="152" from="icmp_ln43" to="select_ln756" fromId="29" toId="30">
</dataflow>
<dataflow id="153" from="StgValue_119" to="select_ln756" fromId="119" toId="30">
</dataflow>
<dataflow id="154" from="i_load" to="select_ln756" fromId="25" toId="30">
</dataflow>
<dataflow id="155" from="i_1_load" to="add_ln761_1" fromId="26" toId="31">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln761_1" fromId="156" toId="31">
</dataflow>
<dataflow id="158" from="icmp_ln43" to="select_ln761" fromId="29" toId="32">
</dataflow>
<dataflow id="159" from="add_ln761_1" to="select_ln761" fromId="31" toId="32">
</dataflow>
<dataflow id="160" from="i_1_load" to="select_ln761" fromId="26" toId="32">
</dataflow>
<dataflow id="161" from="select_ln756" to="first_iter_1" fromId="30" toId="33">
</dataflow>
<dataflow id="162" from="StgValue_119" to="first_iter_1" fromId="119" toId="33">
</dataflow>
<dataflow id="163" from="select_ln761" to="zext_ln761" fromId="32" toId="34">
</dataflow>
<dataflow id="164" from="s" to="s_addr" fromId="75" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_165" to="s_addr" fromId="165" toId="35">
</dataflow>
<dataflow id="167" from="zext_ln761" to="s_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="168" from="first_iter_1" to="br_ln43" fromId="33" toId="36">
</dataflow>
<dataflow id="169" from="s_addr" to="s_load" fromId="35" toId="37">
</dataflow>
<dataflow id="170" from="select_ln756" to="trunc_ln45" fromId="30" toId="38">
</dataflow>
<dataflow id="171" from="select_ln756" to="add_ln43" fromId="30" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_172" to="add_ln43" fromId="172" toId="39">
</dataflow>
<dataflow id="174" from="select_ln761" to="store_ln756" fromId="32" toId="40">
</dataflow>
<dataflow id="175" from="i_1" to="store_ln756" fromId="9" toId="40">
</dataflow>
<dataflow id="176" from="add_ln43" to="store_ln41" fromId="39" toId="41">
</dataflow>
<dataflow id="177" from="i" to="store_ln41" fromId="8" toId="41">
</dataflow>
<dataflow id="178" from="s_addr" to="s_load" fromId="35" toId="42">
</dataflow>
<dataflow id="179" from="s_load" to="store_ln762" fromId="42" toId="43">
</dataflow>
<dataflow id="180" from="u_assign1" to="store_ln762" fromId="11" toId="43">
</dataflow>
<dataflow id="181" from="u_assign1" to="u_assign1_load" fromId="11" toId="45">
</dataflow>
<dataflow id="183" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln3" fromId="182" toId="46">
</dataflow>
<dataflow id="184" from="trunc_ln45" to="shl_ln3" fromId="38" toId="46">
</dataflow>
<dataflow id="185" from="StgValue_116" to="shl_ln3" fromId="116" toId="46">
</dataflow>
<dataflow id="186" from="shl_ln3" to="zext_ln45" fromId="46" toId="47">
</dataflow>
<dataflow id="187" from="u_assign1_load" to="lshr_ln45" fromId="45" toId="48">
</dataflow>
<dataflow id="188" from="zext_ln45" to="lshr_ln45" fromId="47" toId="48">
</dataflow>
<dataflow id="189" from="lshr_ln45" to="trunc_ln45_1" fromId="48" toId="49">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="190" toId="50">
</dataflow>
<dataflow id="192" from="StgValue_106" to="specpipeline_ln44" fromId="106" toId="50">
</dataflow>
<dataflow id="193" from="StgValue_86" to="specpipeline_ln44" fromId="86" toId="50">
</dataflow>
<dataflow id="194" from="StgValue_86" to="specpipeline_ln44" fromId="86" toId="50">
</dataflow>
<dataflow id="195" from="StgValue_86" to="specpipeline_ln44" fromId="86" toId="50">
</dataflow>
<dataflow id="196" from="empty_12" to="specpipeline_ln44" fromId="89" toId="50">
</dataflow>
<dataflow id="198" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln45" fromId="197" toId="51">
</dataflow>
<dataflow id="199" from="gmem_addr" to="write_ln45" fromId="23" toId="51">
</dataflow>
<dataflow id="200" from="trunc_ln45_1" to="write_ln45" fromId="49" toId="51">
</dataflow>
<dataflow id="202" from="StgValue_201" to="write_ln45" fromId="201" toId="51">
</dataflow>
<dataflow id="203" from="icmp_ln761" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="204" from="first_iter_1" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="205" from="first_iter_1" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="206" from="icmp_ln761" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
