// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "DopplerDelay.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic DopplerDelay::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic DopplerDelay::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> DopplerDelay::ap_ST_fsm_state1 = "1";
const sc_lv<3> DopplerDelay::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> DopplerDelay::ap_ST_fsm_state10 = "100";
const bool DopplerDelay::ap_const_boolean_1 = true;
const sc_lv<32> DopplerDelay::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> DopplerDelay::ap_const_lv32_1 = "1";
const bool DopplerDelay::ap_const_boolean_0 = false;
const sc_lv<1> DopplerDelay::ap_const_lv1_0 = "0";
const sc_lv<1> DopplerDelay::ap_const_lv1_1 = "1";
const sc_lv<5> DopplerDelay::ap_const_lv5_0 = "00000";
const sc_lv<32> DopplerDelay::ap_const_lv32_40466666 = "1000000010001100110011001100110";
const sc_lv<32> DopplerDelay::ap_const_lv32_40A75C29 = "1000000101001110101110000101001";
const sc_lv<32> DopplerDelay::ap_const_lv32_40C3851F = "1000000110000111000010100011111";
const sc_lv<32> DopplerDelay::ap_const_lv32_411FAE14 = "1000001000111111010111000010100";
const sc_lv<32> DopplerDelay::ap_const_lv32_41035C29 = "1000001000000110101110000101001";
const sc_lv<32> DopplerDelay::ap_const_lv32_3E051EB8 = "111110000001010001111010111000";
const sc_lv<32> DopplerDelay::ap_const_lv32_40E3851F = "1000000111000111000010100011111";
const sc_lv<32> DopplerDelay::ap_const_lv32_407EB852 = "1000000011111101011100001010010";
const sc_lv<5> DopplerDelay::ap_const_lv5_10 = "10000";
const sc_lv<5> DopplerDelay::ap_const_lv5_1 = "1";
const sc_lv<6> DopplerDelay::ap_const_lv6_1 = "1";
const sc_lv<58> DopplerDelay::ap_const_lv58_0 = "0000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> DopplerDelay::ap_const_lv32_2 = "10";

DopplerDelay::DopplerDelay(sc_module_name name) : sc_module(name), mVcdFile(0) {
    matmul_fsub_32ns_bkb_U1 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U1");
    matmul_fsub_32ns_bkb_U1->clk(ap_clk);
    matmul_fsub_32ns_bkb_U1->reset(ap_rst);
    matmul_fsub_32ns_bkb_U1->din0(tmp_i_i_reg_1021);
    matmul_fsub_32ns_bkb_U1->din1(tmp_7_i_i_reg_1026);
    matmul_fsub_32ns_bkb_U1->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U1->dout(grp_fu_522_p2);
    matmul_fadd_32ns_cud_U2 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U2");
    matmul_fadd_32ns_cud_U2->clk(ap_clk);
    matmul_fadd_32ns_cud_U2->reset(ap_rst);
    matmul_fadd_32ns_cud_U2->din0(tmp_9_i_i_reg_1031);
    matmul_fadd_32ns_cud_U2->din1(tmp_i_i_38_reg_1036);
    matmul_fadd_32ns_cud_U2->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U2->dout(grp_fu_527_p2);
    matmul_fsub_32ns_bkb_U3 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U3");
    matmul_fsub_32ns_bkb_U3->clk(ap_clk);
    matmul_fsub_32ns_bkb_U3->reset(ap_rst);
    matmul_fsub_32ns_bkb_U3->din0(tmp_i_i1_reg_1041);
    matmul_fsub_32ns_bkb_U3->din1(tmp_7_i_i2_reg_1046);
    matmul_fsub_32ns_bkb_U3->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U3->dout(grp_fu_532_p2);
    matmul_fadd_32ns_cud_U4 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U4");
    matmul_fadd_32ns_cud_U4->clk(ap_clk);
    matmul_fadd_32ns_cud_U4->reset(ap_rst);
    matmul_fadd_32ns_cud_U4->din0(tmp_9_i_i4_reg_1051);
    matmul_fadd_32ns_cud_U4->din1(tmp_i_i5_reg_1056);
    matmul_fadd_32ns_cud_U4->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U4->dout(grp_fu_537_p2);
    matmul_fsub_32ns_bkb_U5 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U5");
    matmul_fsub_32ns_bkb_U5->clk(ap_clk);
    matmul_fsub_32ns_bkb_U5->reset(ap_rst);
    matmul_fsub_32ns_bkb_U5->din0(tmp_i_i9_reg_1061);
    matmul_fsub_32ns_bkb_U5->din1(tmp_7_i_i1_reg_1066);
    matmul_fsub_32ns_bkb_U5->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U5->dout(grp_fu_542_p2);
    matmul_fadd_32ns_cud_U6 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U6");
    matmul_fadd_32ns_cud_U6->clk(ap_clk);
    matmul_fadd_32ns_cud_U6->reset(ap_rst);
    matmul_fadd_32ns_cud_U6->din0(tmp_9_i_i1_reg_1071);
    matmul_fadd_32ns_cud_U6->din1(tmp_i_i1_39_reg_1076);
    matmul_fadd_32ns_cud_U6->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U6->dout(grp_fu_547_p2);
    matmul_fsub_32ns_bkb_U7 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U7");
    matmul_fsub_32ns_bkb_U7->clk(ap_clk);
    matmul_fsub_32ns_bkb_U7->reset(ap_rst);
    matmul_fsub_32ns_bkb_U7->din0(tmp_i_i2_reg_1081);
    matmul_fsub_32ns_bkb_U7->din1(tmp_7_i_i3_reg_1086);
    matmul_fsub_32ns_bkb_U7->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U7->dout(grp_fu_552_p2);
    matmul_fadd_32ns_cud_U8 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U8");
    matmul_fadd_32ns_cud_U8->clk(ap_clk);
    matmul_fadd_32ns_cud_U8->reset(ap_rst);
    matmul_fadd_32ns_cud_U8->din0(tmp_9_i_i2_reg_1091);
    matmul_fadd_32ns_cud_U8->din1(tmp_i_i2_40_reg_1096);
    matmul_fadd_32ns_cud_U8->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U8->dout(grp_fu_557_p2);
    matmul_fsub_32ns_bkb_U9 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U9");
    matmul_fsub_32ns_bkb_U9->clk(ap_clk);
    matmul_fsub_32ns_bkb_U9->reset(ap_rst);
    matmul_fsub_32ns_bkb_U9->din0(tmp_i_i3_reg_1101);
    matmul_fsub_32ns_bkb_U9->din1(tmp_7_i_i4_reg_1106);
    matmul_fsub_32ns_bkb_U9->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U9->dout(grp_fu_562_p2);
    matmul_fadd_32ns_cud_U10 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U10");
    matmul_fadd_32ns_cud_U10->clk(ap_clk);
    matmul_fadd_32ns_cud_U10->reset(ap_rst);
    matmul_fadd_32ns_cud_U10->din0(tmp_9_i_i3_reg_1111);
    matmul_fadd_32ns_cud_U10->din1(tmp_i_i3_41_reg_1116);
    matmul_fadd_32ns_cud_U10->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U10->dout(grp_fu_567_p2);
    matmul_fsub_32ns_bkb_U11 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U11");
    matmul_fsub_32ns_bkb_U11->clk(ap_clk);
    matmul_fsub_32ns_bkb_U11->reset(ap_rst);
    matmul_fsub_32ns_bkb_U11->din0(tmp_i_i4_reg_1121);
    matmul_fsub_32ns_bkb_U11->din1(tmp_7_i_i5_reg_1126);
    matmul_fsub_32ns_bkb_U11->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U11->dout(grp_fu_572_p2);
    matmul_fadd_32ns_cud_U12 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U12");
    matmul_fadd_32ns_cud_U12->clk(ap_clk);
    matmul_fadd_32ns_cud_U12->reset(ap_rst);
    matmul_fadd_32ns_cud_U12->din0(tmp_9_i_i5_reg_1131);
    matmul_fadd_32ns_cud_U12->din1(tmp_i_i4_42_reg_1136);
    matmul_fadd_32ns_cud_U12->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U12->dout(grp_fu_577_p2);
    matmul_fsub_32ns_bkb_U13 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U13");
    matmul_fsub_32ns_bkb_U13->clk(ap_clk);
    matmul_fsub_32ns_bkb_U13->reset(ap_rst);
    matmul_fsub_32ns_bkb_U13->din0(tmp_i_i5_43_reg_1141);
    matmul_fsub_32ns_bkb_U13->din1(tmp_7_i_i6_reg_1146);
    matmul_fsub_32ns_bkb_U13->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U13->dout(grp_fu_582_p2);
    matmul_fadd_32ns_cud_U14 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U14");
    matmul_fadd_32ns_cud_U14->clk(ap_clk);
    matmul_fadd_32ns_cud_U14->reset(ap_rst);
    matmul_fadd_32ns_cud_U14->din0(tmp_9_i_i6_reg_1151);
    matmul_fadd_32ns_cud_U14->din1(tmp_i_i6_reg_1156);
    matmul_fadd_32ns_cud_U14->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U14->dout(grp_fu_587_p2);
    matmul_fsub_32ns_bkb_U15 = new matmul_fsub_32ns_bkb<1,4,32,32,32>("matmul_fsub_32ns_bkb_U15");
    matmul_fsub_32ns_bkb_U15->clk(ap_clk);
    matmul_fsub_32ns_bkb_U15->reset(ap_rst);
    matmul_fsub_32ns_bkb_U15->din0(tmp_i_i6_44_reg_1161);
    matmul_fsub_32ns_bkb_U15->din1(tmp_7_i_i7_reg_1166);
    matmul_fsub_32ns_bkb_U15->ce(ap_var_for_const0);
    matmul_fsub_32ns_bkb_U15->dout(grp_fu_592_p2);
    matmul_fadd_32ns_cud_U16 = new matmul_fadd_32ns_cud<1,4,32,32,32>("matmul_fadd_32ns_cud_U16");
    matmul_fadd_32ns_cud_U16->clk(ap_clk);
    matmul_fadd_32ns_cud_U16->reset(ap_rst);
    matmul_fadd_32ns_cud_U16->din0(tmp_9_i_i7_reg_1171);
    matmul_fadd_32ns_cud_U16->din1(tmp_i_i7_reg_1176);
    matmul_fadd_32ns_cud_U16->ce(ap_var_for_const0);
    matmul_fadd_32ns_cud_U16->dout(grp_fu_597_p2);
    matmul_fmul_32ns_dEe_U17 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U17");
    matmul_fmul_32ns_dEe_U17->clk(ap_clk);
    matmul_fmul_32ns_dEe_U17->reset(ap_rst);
    matmul_fmul_32ns_dEe_U17->din0(p_r_M_real_reg_925);
    matmul_fmul_32ns_dEe_U17->din1(ap_var_for_const1);
    matmul_fmul_32ns_dEe_U17->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U17->dout(grp_fu_602_p2);
    matmul_fmul_32ns_dEe_U18 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U18");
    matmul_fmul_32ns_dEe_U18->clk(ap_clk);
    matmul_fmul_32ns_dEe_U18->reset(ap_rst);
    matmul_fmul_32ns_dEe_U18->din0(p_r_M_imag_reg_931);
    matmul_fmul_32ns_dEe_U18->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U18->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U18->dout(grp_fu_607_p2);
    matmul_fmul_32ns_dEe_U19 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U19");
    matmul_fmul_32ns_dEe_U19->clk(ap_clk);
    matmul_fmul_32ns_dEe_U19->reset(ap_rst);
    matmul_fmul_32ns_dEe_U19->din0(p_r_M_imag_reg_931);
    matmul_fmul_32ns_dEe_U19->din1(ap_var_for_const1);
    matmul_fmul_32ns_dEe_U19->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U19->dout(grp_fu_612_p2);
    matmul_fmul_32ns_dEe_U20 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U20");
    matmul_fmul_32ns_dEe_U20->clk(ap_clk);
    matmul_fmul_32ns_dEe_U20->reset(ap_rst);
    matmul_fmul_32ns_dEe_U20->din0(p_r_M_real_reg_925);
    matmul_fmul_32ns_dEe_U20->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U20->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U20->dout(grp_fu_617_p2);
    matmul_fmul_32ns_dEe_U21 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U21");
    matmul_fmul_32ns_dEe_U21->clk(ap_clk);
    matmul_fmul_32ns_dEe_U21->reset(ap_rst);
    matmul_fmul_32ns_dEe_U21->din0(p_r_M_real_1_reg_937);
    matmul_fmul_32ns_dEe_U21->din1(ap_var_for_const3);
    matmul_fmul_32ns_dEe_U21->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U21->dout(grp_fu_622_p2);
    matmul_fmul_32ns_dEe_U22 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U22");
    matmul_fmul_32ns_dEe_U22->clk(ap_clk);
    matmul_fmul_32ns_dEe_U22->reset(ap_rst);
    matmul_fmul_32ns_dEe_U22->din0(p_r_M_imag_1_reg_943);
    matmul_fmul_32ns_dEe_U22->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U22->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U22->dout(grp_fu_627_p2);
    matmul_fmul_32ns_dEe_U23 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U23");
    matmul_fmul_32ns_dEe_U23->clk(ap_clk);
    matmul_fmul_32ns_dEe_U23->reset(ap_rst);
    matmul_fmul_32ns_dEe_U23->din0(p_r_M_imag_1_reg_943);
    matmul_fmul_32ns_dEe_U23->din1(ap_var_for_const3);
    matmul_fmul_32ns_dEe_U23->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U23->dout(grp_fu_632_p2);
    matmul_fmul_32ns_dEe_U24 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U24");
    matmul_fmul_32ns_dEe_U24->clk(ap_clk);
    matmul_fmul_32ns_dEe_U24->reset(ap_rst);
    matmul_fmul_32ns_dEe_U24->din0(p_r_M_real_1_reg_937);
    matmul_fmul_32ns_dEe_U24->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U24->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U24->dout(grp_fu_637_p2);
    matmul_fmul_32ns_dEe_U25 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U25");
    matmul_fmul_32ns_dEe_U25->clk(ap_clk);
    matmul_fmul_32ns_dEe_U25->reset(ap_rst);
    matmul_fmul_32ns_dEe_U25->din0(p_r_M_real_2_reg_949);
    matmul_fmul_32ns_dEe_U25->din1(ap_var_for_const4);
    matmul_fmul_32ns_dEe_U25->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U25->dout(grp_fu_642_p2);
    matmul_fmul_32ns_dEe_U26 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U26");
    matmul_fmul_32ns_dEe_U26->clk(ap_clk);
    matmul_fmul_32ns_dEe_U26->reset(ap_rst);
    matmul_fmul_32ns_dEe_U26->din0(p_r_M_imag_2_reg_955);
    matmul_fmul_32ns_dEe_U26->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U26->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U26->dout(grp_fu_647_p2);
    matmul_fmul_32ns_dEe_U27 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U27");
    matmul_fmul_32ns_dEe_U27->clk(ap_clk);
    matmul_fmul_32ns_dEe_U27->reset(ap_rst);
    matmul_fmul_32ns_dEe_U27->din0(p_r_M_imag_2_reg_955);
    matmul_fmul_32ns_dEe_U27->din1(ap_var_for_const4);
    matmul_fmul_32ns_dEe_U27->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U27->dout(grp_fu_652_p2);
    matmul_fmul_32ns_dEe_U28 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U28");
    matmul_fmul_32ns_dEe_U28->clk(ap_clk);
    matmul_fmul_32ns_dEe_U28->reset(ap_rst);
    matmul_fmul_32ns_dEe_U28->din0(p_r_M_real_2_reg_949);
    matmul_fmul_32ns_dEe_U28->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U28->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U28->dout(grp_fu_657_p2);
    matmul_fmul_32ns_dEe_U29 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U29");
    matmul_fmul_32ns_dEe_U29->clk(ap_clk);
    matmul_fmul_32ns_dEe_U29->reset(ap_rst);
    matmul_fmul_32ns_dEe_U29->din0(p_r_M_real_3_reg_961);
    matmul_fmul_32ns_dEe_U29->din1(ap_var_for_const5);
    matmul_fmul_32ns_dEe_U29->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U29->dout(grp_fu_662_p2);
    matmul_fmul_32ns_dEe_U30 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U30");
    matmul_fmul_32ns_dEe_U30->clk(ap_clk);
    matmul_fmul_32ns_dEe_U30->reset(ap_rst);
    matmul_fmul_32ns_dEe_U30->din0(p_r_M_imag_3_reg_967);
    matmul_fmul_32ns_dEe_U30->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U30->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U30->dout(grp_fu_667_p2);
    matmul_fmul_32ns_dEe_U31 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U31");
    matmul_fmul_32ns_dEe_U31->clk(ap_clk);
    matmul_fmul_32ns_dEe_U31->reset(ap_rst);
    matmul_fmul_32ns_dEe_U31->din0(p_r_M_imag_3_reg_967);
    matmul_fmul_32ns_dEe_U31->din1(ap_var_for_const5);
    matmul_fmul_32ns_dEe_U31->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U31->dout(grp_fu_672_p2);
    matmul_fmul_32ns_dEe_U32 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U32");
    matmul_fmul_32ns_dEe_U32->clk(ap_clk);
    matmul_fmul_32ns_dEe_U32->reset(ap_rst);
    matmul_fmul_32ns_dEe_U32->din0(p_r_M_real_3_reg_961);
    matmul_fmul_32ns_dEe_U32->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U32->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U32->dout(grp_fu_677_p2);
    matmul_fmul_32ns_dEe_U33 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U33");
    matmul_fmul_32ns_dEe_U33->clk(ap_clk);
    matmul_fmul_32ns_dEe_U33->reset(ap_rst);
    matmul_fmul_32ns_dEe_U33->din0(p_r_M_real_4_reg_973);
    matmul_fmul_32ns_dEe_U33->din1(ap_var_for_const6);
    matmul_fmul_32ns_dEe_U33->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U33->dout(grp_fu_682_p2);
    matmul_fmul_32ns_dEe_U34 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U34");
    matmul_fmul_32ns_dEe_U34->clk(ap_clk);
    matmul_fmul_32ns_dEe_U34->reset(ap_rst);
    matmul_fmul_32ns_dEe_U34->din0(p_r_M_imag_4_reg_979);
    matmul_fmul_32ns_dEe_U34->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U34->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U34->dout(grp_fu_687_p2);
    matmul_fmul_32ns_dEe_U35 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U35");
    matmul_fmul_32ns_dEe_U35->clk(ap_clk);
    matmul_fmul_32ns_dEe_U35->reset(ap_rst);
    matmul_fmul_32ns_dEe_U35->din0(p_r_M_imag_4_reg_979);
    matmul_fmul_32ns_dEe_U35->din1(ap_var_for_const6);
    matmul_fmul_32ns_dEe_U35->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U35->dout(grp_fu_692_p2);
    matmul_fmul_32ns_dEe_U36 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U36");
    matmul_fmul_32ns_dEe_U36->clk(ap_clk);
    matmul_fmul_32ns_dEe_U36->reset(ap_rst);
    matmul_fmul_32ns_dEe_U36->din0(p_r_M_real_4_reg_973);
    matmul_fmul_32ns_dEe_U36->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U36->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U36->dout(grp_fu_697_p2);
    matmul_fmul_32ns_dEe_U37 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U37");
    matmul_fmul_32ns_dEe_U37->clk(ap_clk);
    matmul_fmul_32ns_dEe_U37->reset(ap_rst);
    matmul_fmul_32ns_dEe_U37->din0(p_r_M_real_5_reg_985);
    matmul_fmul_32ns_dEe_U37->din1(ap_var_for_const7);
    matmul_fmul_32ns_dEe_U37->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U37->dout(grp_fu_702_p2);
    matmul_fmul_32ns_dEe_U38 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U38");
    matmul_fmul_32ns_dEe_U38->clk(ap_clk);
    matmul_fmul_32ns_dEe_U38->reset(ap_rst);
    matmul_fmul_32ns_dEe_U38->din0(p_r_M_imag_5_reg_991);
    matmul_fmul_32ns_dEe_U38->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U38->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U38->dout(grp_fu_707_p2);
    matmul_fmul_32ns_dEe_U39 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U39");
    matmul_fmul_32ns_dEe_U39->clk(ap_clk);
    matmul_fmul_32ns_dEe_U39->reset(ap_rst);
    matmul_fmul_32ns_dEe_U39->din0(p_r_M_imag_5_reg_991);
    matmul_fmul_32ns_dEe_U39->din1(ap_var_for_const7);
    matmul_fmul_32ns_dEe_U39->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U39->dout(grp_fu_712_p2);
    matmul_fmul_32ns_dEe_U40 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U40");
    matmul_fmul_32ns_dEe_U40->clk(ap_clk);
    matmul_fmul_32ns_dEe_U40->reset(ap_rst);
    matmul_fmul_32ns_dEe_U40->din0(p_r_M_real_5_reg_985);
    matmul_fmul_32ns_dEe_U40->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U40->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U40->dout(grp_fu_717_p2);
    matmul_fmul_32ns_dEe_U41 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U41");
    matmul_fmul_32ns_dEe_U41->clk(ap_clk);
    matmul_fmul_32ns_dEe_U41->reset(ap_rst);
    matmul_fmul_32ns_dEe_U41->din0(p_r_M_real_6_reg_997);
    matmul_fmul_32ns_dEe_U41->din1(ap_var_for_const8);
    matmul_fmul_32ns_dEe_U41->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U41->dout(grp_fu_722_p2);
    matmul_fmul_32ns_dEe_U42 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U42");
    matmul_fmul_32ns_dEe_U42->clk(ap_clk);
    matmul_fmul_32ns_dEe_U42->reset(ap_rst);
    matmul_fmul_32ns_dEe_U42->din0(p_r_M_imag_6_reg_1003);
    matmul_fmul_32ns_dEe_U42->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U42->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U42->dout(grp_fu_727_p2);
    matmul_fmul_32ns_dEe_U43 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U43");
    matmul_fmul_32ns_dEe_U43->clk(ap_clk);
    matmul_fmul_32ns_dEe_U43->reset(ap_rst);
    matmul_fmul_32ns_dEe_U43->din0(p_r_M_imag_6_reg_1003);
    matmul_fmul_32ns_dEe_U43->din1(ap_var_for_const8);
    matmul_fmul_32ns_dEe_U43->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U43->dout(grp_fu_732_p2);
    matmul_fmul_32ns_dEe_U44 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U44");
    matmul_fmul_32ns_dEe_U44->clk(ap_clk);
    matmul_fmul_32ns_dEe_U44->reset(ap_rst);
    matmul_fmul_32ns_dEe_U44->din0(p_r_M_real_6_reg_997);
    matmul_fmul_32ns_dEe_U44->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U44->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U44->dout(grp_fu_737_p2);
    matmul_fmul_32ns_dEe_U45 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U45");
    matmul_fmul_32ns_dEe_U45->clk(ap_clk);
    matmul_fmul_32ns_dEe_U45->reset(ap_rst);
    matmul_fmul_32ns_dEe_U45->din0(p_r_M_real_7_reg_1009);
    matmul_fmul_32ns_dEe_U45->din1(ap_var_for_const9);
    matmul_fmul_32ns_dEe_U45->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U45->dout(grp_fu_742_p2);
    matmul_fmul_32ns_dEe_U46 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U46");
    matmul_fmul_32ns_dEe_U46->clk(ap_clk);
    matmul_fmul_32ns_dEe_U46->reset(ap_rst);
    matmul_fmul_32ns_dEe_U46->din0(p_r_M_imag_7_reg_1015);
    matmul_fmul_32ns_dEe_U46->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U46->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U46->dout(grp_fu_747_p2);
    matmul_fmul_32ns_dEe_U47 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U47");
    matmul_fmul_32ns_dEe_U47->clk(ap_clk);
    matmul_fmul_32ns_dEe_U47->reset(ap_rst);
    matmul_fmul_32ns_dEe_U47->din0(p_r_M_imag_7_reg_1015);
    matmul_fmul_32ns_dEe_U47->din1(ap_var_for_const9);
    matmul_fmul_32ns_dEe_U47->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U47->dout(grp_fu_752_p2);
    matmul_fmul_32ns_dEe_U48 = new matmul_fmul_32ns_dEe<1,2,32,32,32>("matmul_fmul_32ns_dEe_U48");
    matmul_fmul_32ns_dEe_U48->clk(ap_clk);
    matmul_fmul_32ns_dEe_U48->reset(ap_rst);
    matmul_fmul_32ns_dEe_U48->din0(p_r_M_real_7_reg_1009);
    matmul_fmul_32ns_dEe_U48->din1(ap_var_for_const2);
    matmul_fmul_32ns_dEe_U48->ce(ap_var_for_const0);
    matmul_fmul_32ns_dEe_U48->dout(grp_fu_757_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter7);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln16_fu_762_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_514_p4);
    sensitive << ( i_0_reg_510 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( icmp_ln16_reg_836 );
    sensitive << ( i_reg_840 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_i_fu_768_p2);
    sensitive << ( ap_phi_mux_i_0_phi_fu_514_p4 );

    SC_METHOD(thread_icmp_ln16_fu_762_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i_0_phi_fu_514_p4 );

    SC_METHOD(thread_or_ln19_fu_794_p2);
    sensitive << ( tmp_8_fu_774_p3 );

    SC_METHOD(thread_rxmat_M_imag_24_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_imag_24_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_imag_24_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_24_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_25_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_imag_25_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_imag_25_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_25_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_26_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_imag_26_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_imag_26_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_26_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_imag_2_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_imag_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_imag_2_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_21_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_real_21_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_real_21_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_21_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_22_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_real_22_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_real_22_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_22_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_23_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_real_23_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_real_23_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_23_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_1_fu_782_p1 );

    SC_METHOD(thread_rxmat_M_real_2_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_800_p3 );

    SC_METHOD(thread_rxmat_M_real_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_M_real_2_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rxmat_delay_M_imag_1_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_1_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_1_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_537_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_1_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_2_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_2_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_2_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_547_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_2_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_3_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_3_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_3_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_557_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_3_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_4_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_4_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_4_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_567_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_4_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_5_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_5_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_5_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_577_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_5_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_6_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_6_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_6_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_587_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_6_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_7_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_7_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_7_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_597_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_7_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_s_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_imag_s_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_imag_s_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_527_p2 );

    SC_METHOD(thread_rxmat_delay_M_imag_s_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_1_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_1_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_1_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_532_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_1_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_2_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_2_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_2_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_542_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_2_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_3_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_3_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_3_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_552_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_3_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_4_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_4_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_4_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_562_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_4_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_5_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_5_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_5_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_572_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_5_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_6_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_6_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_6_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_582_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_6_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_7_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_7_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_7_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_592_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_7_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_s_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln19_fu_816_p1 );

    SC_METHOD(thread_rxmat_delay_M_real_s_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rxmat_delay_M_real_s_d0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_522_p2 );

    SC_METHOD(thread_rxmat_delay_M_real_s_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln16_reg_836_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_tmp_8_fu_774_p3);
    sensitive << ( ap_phi_mux_i_0_phi_fu_514_p4 );

    SC_METHOD(thread_tmp_9_fu_800_p3);
    sensitive << ( or_ln19_fu_794_p2 );

    SC_METHOD(thread_zext_ln19_1_fu_782_p1);
    sensitive << ( tmp_8_fu_774_p3 );

    SC_METHOD(thread_zext_ln19_fu_816_p1);
    sensitive << ( i_0_reg_510_pp0_iter6_reg );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln16_fu_762_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "DopplerDelay_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, rxmat_M_real_2_address0, "(port)rxmat_M_real_2_address0");
    sc_trace(mVcdFile, rxmat_M_real_2_ce0, "(port)rxmat_M_real_2_ce0");
    sc_trace(mVcdFile, rxmat_M_real_2_q0, "(port)rxmat_M_real_2_q0");
    sc_trace(mVcdFile, rxmat_M_real_2_address1, "(port)rxmat_M_real_2_address1");
    sc_trace(mVcdFile, rxmat_M_real_2_ce1, "(port)rxmat_M_real_2_ce1");
    sc_trace(mVcdFile, rxmat_M_real_2_q1, "(port)rxmat_M_real_2_q1");
    sc_trace(mVcdFile, rxmat_M_real_21_address0, "(port)rxmat_M_real_21_address0");
    sc_trace(mVcdFile, rxmat_M_real_21_ce0, "(port)rxmat_M_real_21_ce0");
    sc_trace(mVcdFile, rxmat_M_real_21_q0, "(port)rxmat_M_real_21_q0");
    sc_trace(mVcdFile, rxmat_M_real_21_address1, "(port)rxmat_M_real_21_address1");
    sc_trace(mVcdFile, rxmat_M_real_21_ce1, "(port)rxmat_M_real_21_ce1");
    sc_trace(mVcdFile, rxmat_M_real_21_q1, "(port)rxmat_M_real_21_q1");
    sc_trace(mVcdFile, rxmat_M_real_22_address0, "(port)rxmat_M_real_22_address0");
    sc_trace(mVcdFile, rxmat_M_real_22_ce0, "(port)rxmat_M_real_22_ce0");
    sc_trace(mVcdFile, rxmat_M_real_22_q0, "(port)rxmat_M_real_22_q0");
    sc_trace(mVcdFile, rxmat_M_real_22_address1, "(port)rxmat_M_real_22_address1");
    sc_trace(mVcdFile, rxmat_M_real_22_ce1, "(port)rxmat_M_real_22_ce1");
    sc_trace(mVcdFile, rxmat_M_real_22_q1, "(port)rxmat_M_real_22_q1");
    sc_trace(mVcdFile, rxmat_M_real_23_address0, "(port)rxmat_M_real_23_address0");
    sc_trace(mVcdFile, rxmat_M_real_23_ce0, "(port)rxmat_M_real_23_ce0");
    sc_trace(mVcdFile, rxmat_M_real_23_q0, "(port)rxmat_M_real_23_q0");
    sc_trace(mVcdFile, rxmat_M_real_23_address1, "(port)rxmat_M_real_23_address1");
    sc_trace(mVcdFile, rxmat_M_real_23_ce1, "(port)rxmat_M_real_23_ce1");
    sc_trace(mVcdFile, rxmat_M_real_23_q1, "(port)rxmat_M_real_23_q1");
    sc_trace(mVcdFile, rxmat_M_imag_2_address0, "(port)rxmat_M_imag_2_address0");
    sc_trace(mVcdFile, rxmat_M_imag_2_ce0, "(port)rxmat_M_imag_2_ce0");
    sc_trace(mVcdFile, rxmat_M_imag_2_q0, "(port)rxmat_M_imag_2_q0");
    sc_trace(mVcdFile, rxmat_M_imag_2_address1, "(port)rxmat_M_imag_2_address1");
    sc_trace(mVcdFile, rxmat_M_imag_2_ce1, "(port)rxmat_M_imag_2_ce1");
    sc_trace(mVcdFile, rxmat_M_imag_2_q1, "(port)rxmat_M_imag_2_q1");
    sc_trace(mVcdFile, rxmat_M_imag_24_address0, "(port)rxmat_M_imag_24_address0");
    sc_trace(mVcdFile, rxmat_M_imag_24_ce0, "(port)rxmat_M_imag_24_ce0");
    sc_trace(mVcdFile, rxmat_M_imag_24_q0, "(port)rxmat_M_imag_24_q0");
    sc_trace(mVcdFile, rxmat_M_imag_24_address1, "(port)rxmat_M_imag_24_address1");
    sc_trace(mVcdFile, rxmat_M_imag_24_ce1, "(port)rxmat_M_imag_24_ce1");
    sc_trace(mVcdFile, rxmat_M_imag_24_q1, "(port)rxmat_M_imag_24_q1");
    sc_trace(mVcdFile, rxmat_M_imag_25_address0, "(port)rxmat_M_imag_25_address0");
    sc_trace(mVcdFile, rxmat_M_imag_25_ce0, "(port)rxmat_M_imag_25_ce0");
    sc_trace(mVcdFile, rxmat_M_imag_25_q0, "(port)rxmat_M_imag_25_q0");
    sc_trace(mVcdFile, rxmat_M_imag_25_address1, "(port)rxmat_M_imag_25_address1");
    sc_trace(mVcdFile, rxmat_M_imag_25_ce1, "(port)rxmat_M_imag_25_ce1");
    sc_trace(mVcdFile, rxmat_M_imag_25_q1, "(port)rxmat_M_imag_25_q1");
    sc_trace(mVcdFile, rxmat_M_imag_26_address0, "(port)rxmat_M_imag_26_address0");
    sc_trace(mVcdFile, rxmat_M_imag_26_ce0, "(port)rxmat_M_imag_26_ce0");
    sc_trace(mVcdFile, rxmat_M_imag_26_q0, "(port)rxmat_M_imag_26_q0");
    sc_trace(mVcdFile, rxmat_M_imag_26_address1, "(port)rxmat_M_imag_26_address1");
    sc_trace(mVcdFile, rxmat_M_imag_26_ce1, "(port)rxmat_M_imag_26_ce1");
    sc_trace(mVcdFile, rxmat_M_imag_26_q1, "(port)rxmat_M_imag_26_q1");
    sc_trace(mVcdFile, rxmat_delay_M_real_s_address0, "(port)rxmat_delay_M_real_s_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_s_ce0, "(port)rxmat_delay_M_real_s_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_s_we0, "(port)rxmat_delay_M_real_s_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_s_d0, "(port)rxmat_delay_M_real_s_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_s_address0, "(port)rxmat_delay_M_imag_s_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_s_ce0, "(port)rxmat_delay_M_imag_s_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_s_we0, "(port)rxmat_delay_M_imag_s_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_s_d0, "(port)rxmat_delay_M_imag_s_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_1_address0, "(port)rxmat_delay_M_real_1_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_1_ce0, "(port)rxmat_delay_M_real_1_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_1_we0, "(port)rxmat_delay_M_real_1_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_1_d0, "(port)rxmat_delay_M_real_1_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_1_address0, "(port)rxmat_delay_M_imag_1_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_1_ce0, "(port)rxmat_delay_M_imag_1_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_1_we0, "(port)rxmat_delay_M_imag_1_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_1_d0, "(port)rxmat_delay_M_imag_1_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_2_address0, "(port)rxmat_delay_M_real_2_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_2_ce0, "(port)rxmat_delay_M_real_2_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_2_we0, "(port)rxmat_delay_M_real_2_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_2_d0, "(port)rxmat_delay_M_real_2_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_2_address0, "(port)rxmat_delay_M_imag_2_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_2_ce0, "(port)rxmat_delay_M_imag_2_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_2_we0, "(port)rxmat_delay_M_imag_2_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_2_d0, "(port)rxmat_delay_M_imag_2_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_3_address0, "(port)rxmat_delay_M_real_3_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_3_ce0, "(port)rxmat_delay_M_real_3_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_3_we0, "(port)rxmat_delay_M_real_3_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_3_d0, "(port)rxmat_delay_M_real_3_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_3_address0, "(port)rxmat_delay_M_imag_3_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_3_ce0, "(port)rxmat_delay_M_imag_3_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_3_we0, "(port)rxmat_delay_M_imag_3_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_3_d0, "(port)rxmat_delay_M_imag_3_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_4_address0, "(port)rxmat_delay_M_real_4_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_4_ce0, "(port)rxmat_delay_M_real_4_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_4_we0, "(port)rxmat_delay_M_real_4_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_4_d0, "(port)rxmat_delay_M_real_4_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_4_address0, "(port)rxmat_delay_M_imag_4_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_4_ce0, "(port)rxmat_delay_M_imag_4_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_4_we0, "(port)rxmat_delay_M_imag_4_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_4_d0, "(port)rxmat_delay_M_imag_4_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_5_address0, "(port)rxmat_delay_M_real_5_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_5_ce0, "(port)rxmat_delay_M_real_5_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_5_we0, "(port)rxmat_delay_M_real_5_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_5_d0, "(port)rxmat_delay_M_real_5_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_5_address0, "(port)rxmat_delay_M_imag_5_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_5_ce0, "(port)rxmat_delay_M_imag_5_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_5_we0, "(port)rxmat_delay_M_imag_5_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_5_d0, "(port)rxmat_delay_M_imag_5_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_6_address0, "(port)rxmat_delay_M_real_6_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_6_ce0, "(port)rxmat_delay_M_real_6_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_6_we0, "(port)rxmat_delay_M_real_6_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_6_d0, "(port)rxmat_delay_M_real_6_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_6_address0, "(port)rxmat_delay_M_imag_6_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_6_ce0, "(port)rxmat_delay_M_imag_6_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_6_we0, "(port)rxmat_delay_M_imag_6_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_6_d0, "(port)rxmat_delay_M_imag_6_d0");
    sc_trace(mVcdFile, rxmat_delay_M_real_7_address0, "(port)rxmat_delay_M_real_7_address0");
    sc_trace(mVcdFile, rxmat_delay_M_real_7_ce0, "(port)rxmat_delay_M_real_7_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_real_7_we0, "(port)rxmat_delay_M_real_7_we0");
    sc_trace(mVcdFile, rxmat_delay_M_real_7_d0, "(port)rxmat_delay_M_real_7_d0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_7_address0, "(port)rxmat_delay_M_imag_7_address0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_7_ce0, "(port)rxmat_delay_M_imag_7_ce0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_7_we0, "(port)rxmat_delay_M_imag_7_we0");
    sc_trace(mVcdFile, rxmat_delay_M_imag_7_d0, "(port)rxmat_delay_M_imag_7_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, i_0_reg_510, "i_0_reg_510");
    sc_trace(mVcdFile, i_0_reg_510_pp0_iter1_reg, "i_0_reg_510_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter6, "ap_block_state8_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter7, "ap_block_state9_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_0_reg_510_pp0_iter2_reg, "i_0_reg_510_pp0_iter2_reg");
    sc_trace(mVcdFile, i_0_reg_510_pp0_iter3_reg, "i_0_reg_510_pp0_iter3_reg");
    sc_trace(mVcdFile, i_0_reg_510_pp0_iter4_reg, "i_0_reg_510_pp0_iter4_reg");
    sc_trace(mVcdFile, i_0_reg_510_pp0_iter5_reg, "i_0_reg_510_pp0_iter5_reg");
    sc_trace(mVcdFile, i_0_reg_510_pp0_iter6_reg, "i_0_reg_510_pp0_iter6_reg");
    sc_trace(mVcdFile, icmp_ln16_fu_762_p2, "icmp_ln16_fu_762_p2");
    sc_trace(mVcdFile, icmp_ln16_reg_836, "icmp_ln16_reg_836");
    sc_trace(mVcdFile, icmp_ln16_reg_836_pp0_iter1_reg, "icmp_ln16_reg_836_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln16_reg_836_pp0_iter2_reg, "icmp_ln16_reg_836_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln16_reg_836_pp0_iter3_reg, "icmp_ln16_reg_836_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln16_reg_836_pp0_iter4_reg, "icmp_ln16_reg_836_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln16_reg_836_pp0_iter5_reg, "icmp_ln16_reg_836_pp0_iter5_reg");
    sc_trace(mVcdFile, icmp_ln16_reg_836_pp0_iter6_reg, "icmp_ln16_reg_836_pp0_iter6_reg");
    sc_trace(mVcdFile, i_fu_768_p2, "i_fu_768_p2");
    sc_trace(mVcdFile, i_reg_840, "i_reg_840");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, p_r_M_real_reg_925, "p_r_M_real_reg_925");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, p_r_M_imag_reg_931, "p_r_M_imag_reg_931");
    sc_trace(mVcdFile, p_r_M_real_1_reg_937, "p_r_M_real_1_reg_937");
    sc_trace(mVcdFile, p_r_M_imag_1_reg_943, "p_r_M_imag_1_reg_943");
    sc_trace(mVcdFile, p_r_M_real_2_reg_949, "p_r_M_real_2_reg_949");
    sc_trace(mVcdFile, p_r_M_imag_2_reg_955, "p_r_M_imag_2_reg_955");
    sc_trace(mVcdFile, p_r_M_real_3_reg_961, "p_r_M_real_3_reg_961");
    sc_trace(mVcdFile, p_r_M_imag_3_reg_967, "p_r_M_imag_3_reg_967");
    sc_trace(mVcdFile, p_r_M_real_4_reg_973, "p_r_M_real_4_reg_973");
    sc_trace(mVcdFile, p_r_M_imag_4_reg_979, "p_r_M_imag_4_reg_979");
    sc_trace(mVcdFile, p_r_M_real_5_reg_985, "p_r_M_real_5_reg_985");
    sc_trace(mVcdFile, p_r_M_imag_5_reg_991, "p_r_M_imag_5_reg_991");
    sc_trace(mVcdFile, p_r_M_real_6_reg_997, "p_r_M_real_6_reg_997");
    sc_trace(mVcdFile, p_r_M_imag_6_reg_1003, "p_r_M_imag_6_reg_1003");
    sc_trace(mVcdFile, p_r_M_real_7_reg_1009, "p_r_M_real_7_reg_1009");
    sc_trace(mVcdFile, p_r_M_imag_7_reg_1015, "p_r_M_imag_7_reg_1015");
    sc_trace(mVcdFile, grp_fu_602_p2, "grp_fu_602_p2");
    sc_trace(mVcdFile, tmp_i_i_reg_1021, "tmp_i_i_reg_1021");
    sc_trace(mVcdFile, grp_fu_607_p2, "grp_fu_607_p2");
    sc_trace(mVcdFile, tmp_7_i_i_reg_1026, "tmp_7_i_i_reg_1026");
    sc_trace(mVcdFile, grp_fu_612_p2, "grp_fu_612_p2");
    sc_trace(mVcdFile, tmp_9_i_i_reg_1031, "tmp_9_i_i_reg_1031");
    sc_trace(mVcdFile, grp_fu_617_p2, "grp_fu_617_p2");
    sc_trace(mVcdFile, tmp_i_i_38_reg_1036, "tmp_i_i_38_reg_1036");
    sc_trace(mVcdFile, grp_fu_622_p2, "grp_fu_622_p2");
    sc_trace(mVcdFile, tmp_i_i1_reg_1041, "tmp_i_i1_reg_1041");
    sc_trace(mVcdFile, grp_fu_627_p2, "grp_fu_627_p2");
    sc_trace(mVcdFile, tmp_7_i_i2_reg_1046, "tmp_7_i_i2_reg_1046");
    sc_trace(mVcdFile, grp_fu_632_p2, "grp_fu_632_p2");
    sc_trace(mVcdFile, tmp_9_i_i4_reg_1051, "tmp_9_i_i4_reg_1051");
    sc_trace(mVcdFile, grp_fu_637_p2, "grp_fu_637_p2");
    sc_trace(mVcdFile, tmp_i_i5_reg_1056, "tmp_i_i5_reg_1056");
    sc_trace(mVcdFile, grp_fu_642_p2, "grp_fu_642_p2");
    sc_trace(mVcdFile, tmp_i_i9_reg_1061, "tmp_i_i9_reg_1061");
    sc_trace(mVcdFile, grp_fu_647_p2, "grp_fu_647_p2");
    sc_trace(mVcdFile, tmp_7_i_i1_reg_1066, "tmp_7_i_i1_reg_1066");
    sc_trace(mVcdFile, grp_fu_652_p2, "grp_fu_652_p2");
    sc_trace(mVcdFile, tmp_9_i_i1_reg_1071, "tmp_9_i_i1_reg_1071");
    sc_trace(mVcdFile, grp_fu_657_p2, "grp_fu_657_p2");
    sc_trace(mVcdFile, tmp_i_i1_39_reg_1076, "tmp_i_i1_39_reg_1076");
    sc_trace(mVcdFile, grp_fu_662_p2, "grp_fu_662_p2");
    sc_trace(mVcdFile, tmp_i_i2_reg_1081, "tmp_i_i2_reg_1081");
    sc_trace(mVcdFile, grp_fu_667_p2, "grp_fu_667_p2");
    sc_trace(mVcdFile, tmp_7_i_i3_reg_1086, "tmp_7_i_i3_reg_1086");
    sc_trace(mVcdFile, grp_fu_672_p2, "grp_fu_672_p2");
    sc_trace(mVcdFile, tmp_9_i_i2_reg_1091, "tmp_9_i_i2_reg_1091");
    sc_trace(mVcdFile, grp_fu_677_p2, "grp_fu_677_p2");
    sc_trace(mVcdFile, tmp_i_i2_40_reg_1096, "tmp_i_i2_40_reg_1096");
    sc_trace(mVcdFile, grp_fu_682_p2, "grp_fu_682_p2");
    sc_trace(mVcdFile, tmp_i_i3_reg_1101, "tmp_i_i3_reg_1101");
    sc_trace(mVcdFile, grp_fu_687_p2, "grp_fu_687_p2");
    sc_trace(mVcdFile, tmp_7_i_i4_reg_1106, "tmp_7_i_i4_reg_1106");
    sc_trace(mVcdFile, grp_fu_692_p2, "grp_fu_692_p2");
    sc_trace(mVcdFile, tmp_9_i_i3_reg_1111, "tmp_9_i_i3_reg_1111");
    sc_trace(mVcdFile, grp_fu_697_p2, "grp_fu_697_p2");
    sc_trace(mVcdFile, tmp_i_i3_41_reg_1116, "tmp_i_i3_41_reg_1116");
    sc_trace(mVcdFile, grp_fu_702_p2, "grp_fu_702_p2");
    sc_trace(mVcdFile, tmp_i_i4_reg_1121, "tmp_i_i4_reg_1121");
    sc_trace(mVcdFile, grp_fu_707_p2, "grp_fu_707_p2");
    sc_trace(mVcdFile, tmp_7_i_i5_reg_1126, "tmp_7_i_i5_reg_1126");
    sc_trace(mVcdFile, grp_fu_712_p2, "grp_fu_712_p2");
    sc_trace(mVcdFile, tmp_9_i_i5_reg_1131, "tmp_9_i_i5_reg_1131");
    sc_trace(mVcdFile, grp_fu_717_p2, "grp_fu_717_p2");
    sc_trace(mVcdFile, tmp_i_i4_42_reg_1136, "tmp_i_i4_42_reg_1136");
    sc_trace(mVcdFile, grp_fu_722_p2, "grp_fu_722_p2");
    sc_trace(mVcdFile, tmp_i_i5_43_reg_1141, "tmp_i_i5_43_reg_1141");
    sc_trace(mVcdFile, grp_fu_727_p2, "grp_fu_727_p2");
    sc_trace(mVcdFile, tmp_7_i_i6_reg_1146, "tmp_7_i_i6_reg_1146");
    sc_trace(mVcdFile, grp_fu_732_p2, "grp_fu_732_p2");
    sc_trace(mVcdFile, tmp_9_i_i6_reg_1151, "tmp_9_i_i6_reg_1151");
    sc_trace(mVcdFile, grp_fu_737_p2, "grp_fu_737_p2");
    sc_trace(mVcdFile, tmp_i_i6_reg_1156, "tmp_i_i6_reg_1156");
    sc_trace(mVcdFile, grp_fu_742_p2, "grp_fu_742_p2");
    sc_trace(mVcdFile, tmp_i_i6_44_reg_1161, "tmp_i_i6_44_reg_1161");
    sc_trace(mVcdFile, grp_fu_747_p2, "grp_fu_747_p2");
    sc_trace(mVcdFile, tmp_7_i_i7_reg_1166, "tmp_7_i_i7_reg_1166");
    sc_trace(mVcdFile, grp_fu_752_p2, "grp_fu_752_p2");
    sc_trace(mVcdFile, tmp_9_i_i7_reg_1171, "tmp_9_i_i7_reg_1171");
    sc_trace(mVcdFile, grp_fu_757_p2, "grp_fu_757_p2");
    sc_trace(mVcdFile, tmp_i_i7_reg_1176, "tmp_i_i7_reg_1176");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_514_p4, "ap_phi_mux_i_0_phi_fu_514_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln19_1_fu_782_p1, "zext_ln19_1_fu_782_p1");
    sc_trace(mVcdFile, tmp_9_fu_800_p3, "tmp_9_fu_800_p3");
    sc_trace(mVcdFile, zext_ln19_fu_816_p1, "zext_ln19_fu_816_p1");
    sc_trace(mVcdFile, grp_fu_522_p2, "grp_fu_522_p2");
    sc_trace(mVcdFile, grp_fu_527_p2, "grp_fu_527_p2");
    sc_trace(mVcdFile, grp_fu_532_p2, "grp_fu_532_p2");
    sc_trace(mVcdFile, grp_fu_537_p2, "grp_fu_537_p2");
    sc_trace(mVcdFile, grp_fu_542_p2, "grp_fu_542_p2");
    sc_trace(mVcdFile, grp_fu_547_p2, "grp_fu_547_p2");
    sc_trace(mVcdFile, grp_fu_552_p2, "grp_fu_552_p2");
    sc_trace(mVcdFile, grp_fu_557_p2, "grp_fu_557_p2");
    sc_trace(mVcdFile, grp_fu_562_p2, "grp_fu_562_p2");
    sc_trace(mVcdFile, grp_fu_567_p2, "grp_fu_567_p2");
    sc_trace(mVcdFile, grp_fu_572_p2, "grp_fu_572_p2");
    sc_trace(mVcdFile, grp_fu_577_p2, "grp_fu_577_p2");
    sc_trace(mVcdFile, grp_fu_582_p2, "grp_fu_582_p2");
    sc_trace(mVcdFile, grp_fu_587_p2, "grp_fu_587_p2");
    sc_trace(mVcdFile, grp_fu_592_p2, "grp_fu_592_p2");
    sc_trace(mVcdFile, grp_fu_597_p2, "grp_fu_597_p2");
    sc_trace(mVcdFile, tmp_8_fu_774_p3, "tmp_8_fu_774_p3");
    sc_trace(mVcdFile, or_ln19_fu_794_p2, "or_ln19_fu_794_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

DopplerDelay::~DopplerDelay() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete matmul_fsub_32ns_bkb_U1;
    delete matmul_fadd_32ns_cud_U2;
    delete matmul_fsub_32ns_bkb_U3;
    delete matmul_fadd_32ns_cud_U4;
    delete matmul_fsub_32ns_bkb_U5;
    delete matmul_fadd_32ns_cud_U6;
    delete matmul_fsub_32ns_bkb_U7;
    delete matmul_fadd_32ns_cud_U8;
    delete matmul_fsub_32ns_bkb_U9;
    delete matmul_fadd_32ns_cud_U10;
    delete matmul_fsub_32ns_bkb_U11;
    delete matmul_fadd_32ns_cud_U12;
    delete matmul_fsub_32ns_bkb_U13;
    delete matmul_fadd_32ns_cud_U14;
    delete matmul_fsub_32ns_bkb_U15;
    delete matmul_fadd_32ns_cud_U16;
    delete matmul_fmul_32ns_dEe_U17;
    delete matmul_fmul_32ns_dEe_U18;
    delete matmul_fmul_32ns_dEe_U19;
    delete matmul_fmul_32ns_dEe_U20;
    delete matmul_fmul_32ns_dEe_U21;
    delete matmul_fmul_32ns_dEe_U22;
    delete matmul_fmul_32ns_dEe_U23;
    delete matmul_fmul_32ns_dEe_U24;
    delete matmul_fmul_32ns_dEe_U25;
    delete matmul_fmul_32ns_dEe_U26;
    delete matmul_fmul_32ns_dEe_U27;
    delete matmul_fmul_32ns_dEe_U28;
    delete matmul_fmul_32ns_dEe_U29;
    delete matmul_fmul_32ns_dEe_U30;
    delete matmul_fmul_32ns_dEe_U31;
    delete matmul_fmul_32ns_dEe_U32;
    delete matmul_fmul_32ns_dEe_U33;
    delete matmul_fmul_32ns_dEe_U34;
    delete matmul_fmul_32ns_dEe_U35;
    delete matmul_fmul_32ns_dEe_U36;
    delete matmul_fmul_32ns_dEe_U37;
    delete matmul_fmul_32ns_dEe_U38;
    delete matmul_fmul_32ns_dEe_U39;
    delete matmul_fmul_32ns_dEe_U40;
    delete matmul_fmul_32ns_dEe_U41;
    delete matmul_fmul_32ns_dEe_U42;
    delete matmul_fmul_32ns_dEe_U43;
    delete matmul_fmul_32ns_dEe_U44;
    delete matmul_fmul_32ns_dEe_U45;
    delete matmul_fmul_32ns_dEe_U46;
    delete matmul_fmul_32ns_dEe_U47;
    delete matmul_fmul_32ns_dEe_U48;
}

void DopplerDelay::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void DopplerDelay::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv32_0;
}

void DopplerDelay::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv32_40466666;
}

void DopplerDelay::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv32_40A75C29;
}

void DopplerDelay::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv32_40C3851F;
}

void DopplerDelay::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv32_411FAE14;
}

void DopplerDelay::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv32_41035C29;
}

void DopplerDelay::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv32_3E051EB8;
}

void DopplerDelay::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv32_40E3851F;
}

void DopplerDelay::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv32_407EB852;
}

void DopplerDelay::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter7 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836.read(), ap_const_lv1_0))) {
        i_0_reg_510 = i_reg_840.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_510 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        i_0_reg_510_pp0_iter1_reg = i_0_reg_510.read();
        icmp_ln16_reg_836 = icmp_ln16_fu_762_p2.read();
        icmp_ln16_reg_836_pp0_iter1_reg = icmp_ln16_reg_836.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        i_0_reg_510_pp0_iter2_reg = i_0_reg_510_pp0_iter1_reg.read();
        i_0_reg_510_pp0_iter3_reg = i_0_reg_510_pp0_iter2_reg.read();
        i_0_reg_510_pp0_iter4_reg = i_0_reg_510_pp0_iter3_reg.read();
        i_0_reg_510_pp0_iter5_reg = i_0_reg_510_pp0_iter4_reg.read();
        i_0_reg_510_pp0_iter6_reg = i_0_reg_510_pp0_iter5_reg.read();
        icmp_ln16_reg_836_pp0_iter2_reg = icmp_ln16_reg_836_pp0_iter1_reg.read();
        icmp_ln16_reg_836_pp0_iter3_reg = icmp_ln16_reg_836_pp0_iter2_reg.read();
        icmp_ln16_reg_836_pp0_iter4_reg = icmp_ln16_reg_836_pp0_iter3_reg.read();
        icmp_ln16_reg_836_pp0_iter5_reg = icmp_ln16_reg_836_pp0_iter4_reg.read();
        icmp_ln16_reg_836_pp0_iter6_reg = icmp_ln16_reg_836_pp0_iter5_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_reg_840 = i_fu_768_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln16_reg_836.read(), ap_const_lv1_0))) {
        p_r_M_imag_1_reg_943 = rxmat_M_imag_2_q1.read();
        p_r_M_imag_2_reg_955 = rxmat_M_imag_24_q0.read();
        p_r_M_imag_3_reg_967 = rxmat_M_imag_24_q1.read();
        p_r_M_imag_4_reg_979 = rxmat_M_imag_25_q0.read();
        p_r_M_imag_5_reg_991 = rxmat_M_imag_25_q1.read();
        p_r_M_imag_6_reg_1003 = rxmat_M_imag_26_q0.read();
        p_r_M_imag_7_reg_1015 = rxmat_M_imag_26_q1.read();
        p_r_M_imag_reg_931 = rxmat_M_imag_2_q0.read();
        p_r_M_real_1_reg_937 = rxmat_M_real_2_q1.read();
        p_r_M_real_2_reg_949 = rxmat_M_real_21_q0.read();
        p_r_M_real_3_reg_961 = rxmat_M_real_21_q1.read();
        p_r_M_real_4_reg_973 = rxmat_M_real_22_q0.read();
        p_r_M_real_5_reg_985 = rxmat_M_real_22_q1.read();
        p_r_M_real_6_reg_997 = rxmat_M_real_23_q0.read();
        p_r_M_real_7_reg_1009 = rxmat_M_real_23_q1.read();
        p_r_M_real_reg_925 = rxmat_M_real_2_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter2_reg.read(), ap_const_lv1_0))) {
        tmp_7_i_i1_reg_1066 = grp_fu_647_p2.read();
        tmp_7_i_i2_reg_1046 = grp_fu_627_p2.read();
        tmp_7_i_i3_reg_1086 = grp_fu_667_p2.read();
        tmp_7_i_i4_reg_1106 = grp_fu_687_p2.read();
        tmp_7_i_i5_reg_1126 = grp_fu_707_p2.read();
        tmp_7_i_i6_reg_1146 = grp_fu_727_p2.read();
        tmp_7_i_i7_reg_1166 = grp_fu_747_p2.read();
        tmp_7_i_i_reg_1026 = grp_fu_607_p2.read();
        tmp_9_i_i1_reg_1071 = grp_fu_652_p2.read();
        tmp_9_i_i2_reg_1091 = grp_fu_672_p2.read();
        tmp_9_i_i3_reg_1111 = grp_fu_692_p2.read();
        tmp_9_i_i4_reg_1051 = grp_fu_632_p2.read();
        tmp_9_i_i5_reg_1131 = grp_fu_712_p2.read();
        tmp_9_i_i6_reg_1151 = grp_fu_732_p2.read();
        tmp_9_i_i7_reg_1171 = grp_fu_752_p2.read();
        tmp_9_i_i_reg_1031 = grp_fu_612_p2.read();
        tmp_i_i1_39_reg_1076 = grp_fu_657_p2.read();
        tmp_i_i1_reg_1041 = grp_fu_622_p2.read();
        tmp_i_i2_40_reg_1096 = grp_fu_677_p2.read();
        tmp_i_i2_reg_1081 = grp_fu_662_p2.read();
        tmp_i_i3_41_reg_1116 = grp_fu_697_p2.read();
        tmp_i_i3_reg_1101 = grp_fu_682_p2.read();
        tmp_i_i4_42_reg_1136 = grp_fu_717_p2.read();
        tmp_i_i4_reg_1121 = grp_fu_702_p2.read();
        tmp_i_i5_43_reg_1141 = grp_fu_722_p2.read();
        tmp_i_i5_reg_1056 = grp_fu_637_p2.read();
        tmp_i_i6_44_reg_1161 = grp_fu_742_p2.read();
        tmp_i_i6_reg_1156 = grp_fu_737_p2.read();
        tmp_i_i7_reg_1176 = grp_fu_757_p2.read();
        tmp_i_i9_reg_1061 = grp_fu_642_p2.read();
        tmp_i_i_38_reg_1036 = grp_fu_617_p2.read();
        tmp_i_i_reg_1021 = grp_fu_602_p2.read();
    }
}

void DopplerDelay::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void DopplerDelay::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void DopplerDelay::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[2];
}

void DopplerDelay::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state8_pp0_stage0_iter6() {
    ap_block_state8_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_block_state9_pp0_stage0_iter7() {
    ap_block_state9_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void DopplerDelay::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln16_fu_762_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void DopplerDelay::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void DopplerDelay::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void DopplerDelay::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_ap_phi_mux_i_0_phi_fu_514_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_phi_fu_514_p4 = i_reg_840.read();
    } else {
        ap_phi_mux_i_0_phi_fu_514_p4 = i_0_reg_510.read();
    }
}

void DopplerDelay::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void DopplerDelay::thread_i_fu_768_p2() {
    i_fu_768_p2 = (!ap_phi_mux_i_0_phi_fu_514_p4.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_i_0_phi_fu_514_p4.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void DopplerDelay::thread_icmp_ln16_fu_762_p2() {
    icmp_ln16_fu_762_p2 = (!ap_phi_mux_i_0_phi_fu_514_p4.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_phi_fu_514_p4.read() == ap_const_lv5_10);
}

void DopplerDelay::thread_or_ln19_fu_794_p2() {
    or_ln19_fu_794_p2 = (tmp_8_fu_774_p3.read() | ap_const_lv6_1);
}

void DopplerDelay::thread_rxmat_M_imag_24_address0() {
    rxmat_M_imag_24_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_imag_24_address1() {
    rxmat_M_imag_24_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_imag_24_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_24_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_imag_24_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_24_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_24_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_imag_24_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_25_address0() {
    rxmat_M_imag_25_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_imag_25_address1() {
    rxmat_M_imag_25_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_imag_25_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_25_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_imag_25_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_25_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_25_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_imag_25_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_26_address0() {
    rxmat_M_imag_26_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_imag_26_address1() {
    rxmat_M_imag_26_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_imag_26_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_26_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_imag_26_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_26_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_26_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_imag_26_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_2_address0() {
    rxmat_M_imag_2_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_imag_2_address1() {
    rxmat_M_imag_2_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_imag_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_2_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_imag_2_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_imag_2_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_imag_2_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_imag_2_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_21_address0() {
    rxmat_M_real_21_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_real_21_address1() {
    rxmat_M_real_21_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_real_21_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_21_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_real_21_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_21_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_21_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_real_21_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_22_address0() {
    rxmat_M_real_22_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_real_22_address1() {
    rxmat_M_real_22_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_real_22_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_22_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_real_22_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_22_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_22_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_real_22_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_23_address0() {
    rxmat_M_real_23_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_real_23_address1() {
    rxmat_M_real_23_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_real_23_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_23_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_real_23_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_23_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_23_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_real_23_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_2_address0() {
    rxmat_M_real_2_address0 =  (sc_lv<5>) (zext_ln19_1_fu_782_p1.read());
}

void DopplerDelay::thread_rxmat_M_real_2_address1() {
    rxmat_M_real_2_address1 =  (sc_lv<5>) (tmp_9_fu_800_p3.read());
}

void DopplerDelay::thread_rxmat_M_real_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_2_ce0 = ap_const_logic_1;
    } else {
        rxmat_M_real_2_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_M_real_2_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        rxmat_M_real_2_ce1 = ap_const_logic_1;
    } else {
        rxmat_M_real_2_ce1 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_1_address0() {
    rxmat_delay_M_imag_1_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_1_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_1_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_1_d0() {
    rxmat_delay_M_imag_1_d0 = grp_fu_537_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_1_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_1_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_1_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_2_address0() {
    rxmat_delay_M_imag_2_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_2_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_2_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_2_d0() {
    rxmat_delay_M_imag_2_d0 = grp_fu_547_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_2_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_2_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_2_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_3_address0() {
    rxmat_delay_M_imag_3_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_3_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_3_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_3_d0() {
    rxmat_delay_M_imag_3_d0 = grp_fu_557_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_3_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_3_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_3_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_4_address0() {
    rxmat_delay_M_imag_4_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_4_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_4_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_4_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_4_d0() {
    rxmat_delay_M_imag_4_d0 = grp_fu_567_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_4_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_4_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_4_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_5_address0() {
    rxmat_delay_M_imag_5_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_5_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_5_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_5_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_5_d0() {
    rxmat_delay_M_imag_5_d0 = grp_fu_577_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_5_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_5_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_5_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_6_address0() {
    rxmat_delay_M_imag_6_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_6_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_6_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_6_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_6_d0() {
    rxmat_delay_M_imag_6_d0 = grp_fu_587_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_6_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_6_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_6_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_7_address0() {
    rxmat_delay_M_imag_7_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_7_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_7_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_7_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_7_d0() {
    rxmat_delay_M_imag_7_d0 = grp_fu_597_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_7_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_7_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_7_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_s_address0() {
    rxmat_delay_M_imag_s_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_imag_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_imag_s_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_s_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_imag_s_d0() {
    rxmat_delay_M_imag_s_d0 = grp_fu_527_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_imag_s_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_imag_s_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_imag_s_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_1_address0() {
    rxmat_delay_M_real_1_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_1_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_1_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_1_d0() {
    rxmat_delay_M_real_1_d0 = grp_fu_532_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_1_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_1_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_1_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_2_address0() {
    rxmat_delay_M_real_2_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_2_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_2_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_2_d0() {
    rxmat_delay_M_real_2_d0 = grp_fu_542_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_2_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_2_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_2_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_3_address0() {
    rxmat_delay_M_real_3_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_3_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_3_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_3_d0() {
    rxmat_delay_M_real_3_d0 = grp_fu_552_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_3_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_3_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_3_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_4_address0() {
    rxmat_delay_M_real_4_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_4_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_4_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_4_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_4_d0() {
    rxmat_delay_M_real_4_d0 = grp_fu_562_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_4_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_4_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_4_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_5_address0() {
    rxmat_delay_M_real_5_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_5_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_5_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_5_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_5_d0() {
    rxmat_delay_M_real_5_d0 = grp_fu_572_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_5_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_5_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_5_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_6_address0() {
    rxmat_delay_M_real_6_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_6_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_6_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_6_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_6_d0() {
    rxmat_delay_M_real_6_d0 = grp_fu_582_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_6_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_6_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_6_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_7_address0() {
    rxmat_delay_M_real_7_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_7_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_7_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_7_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_7_d0() {
    rxmat_delay_M_real_7_d0 = grp_fu_592_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_7_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_7_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_7_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_s_address0() {
    rxmat_delay_M_real_s_address0 =  (sc_lv<4>) (zext_ln19_fu_816_p1.read());
}

void DopplerDelay::thread_rxmat_delay_M_real_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        rxmat_delay_M_real_s_ce0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_s_ce0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_rxmat_delay_M_real_s_d0() {
    rxmat_delay_M_real_s_d0 = grp_fu_522_p2.read();
}

void DopplerDelay::thread_rxmat_delay_M_real_s_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(icmp_ln16_reg_836_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        rxmat_delay_M_real_s_we0 = ap_const_logic_1;
    } else {
        rxmat_delay_M_real_s_we0 = ap_const_logic_0;
    }
}

void DopplerDelay::thread_tmp_8_fu_774_p3() {
    tmp_8_fu_774_p3 = esl_concat<5,1>(ap_phi_mux_i_0_phi_fu_514_p4.read(), ap_const_lv1_0);
}

void DopplerDelay::thread_tmp_9_fu_800_p3() {
    tmp_9_fu_800_p3 = esl_concat<58,6>(ap_const_lv58_0, or_ln19_fu_794_p2.read());
}

void DopplerDelay::thread_zext_ln19_1_fu_782_p1() {
    zext_ln19_1_fu_782_p1 = esl_zext<64,6>(tmp_8_fu_774_p3.read());
}

void DopplerDelay::thread_zext_ln19_fu_816_p1() {
    zext_ln19_fu_816_p1 = esl_zext<64,5>(i_0_reg_510_pp0_iter6_reg.read());
}

void DopplerDelay::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter6.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln16_fu_762_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter6.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln16_fu_762_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

