{"VVP Message":"#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp\n:ivl_version \"11.0 (stable)\" \"(d3b0992)\";\n:ivl_delay_selection \"TYPICAL\";\n:vpi_time_precision + 0;\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\system.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_sys.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_textio.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\v2005_math.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\va_math.vpi\";\nS_000001f903493080 .scope module, \"width_8to16\" \"width_8to16\" 2 1;\n .timescale 0 0;\n    .port_info 0 /INPUT 1 \"clk\";\n    .port_info 1 /INPUT 1 \"rst_n\";\n    .port_info 2 /INPUT 1 \"valid_in\";\n    .port_info 3 /INPUT 8 \"data_in\";\n    .port_info 4 /OUTPUT 1 \"valid_out\";\n    .port_info 5 /OUTPUT 16 \"data_out\";\no000001f9035b7fd8 .functor BUFZ 1, C4<z>; HiZ drive\nv000001f903493740_0 .net \"clk\", 0 0, o000001f9035b7fd8;  0 drivers\no000001f9035b8008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive\nv000001f903493210_0 .net \"data_in\", 7 0, o000001f9035b8008;  0 drivers\nv000001f9034932b0_0 .var \"data_lock\", 7 0;\nv000001f903493350_0 .var \"data_out\", 15 0;\nv000001f9034933f0_0 .var \"flag\", 0 0;\no000001f9035b80c8 .functor BUFZ 1, C4<z>; HiZ drive\nv000001f903493490_0 .net \"rst_n\", 0 0, o000001f9035b80c8;  0 drivers\no000001f9035b80f8 .functor BUFZ 1, C4<z>; HiZ drive\nv000001f90349dc50_0 .net \"valid_in\", 0 0, o000001f9035b80f8;  0 drivers\nv000001f90349dcf0_0 .var \"valid_out\", 0 0;\nE_000001f9035b54d0/0 .event negedge, v000001f903493490_0;\nE_000001f9035b54d0/1 .event posedge, v000001f903493740_0;\nE_000001f9035b54d0 .event/or E_000001f9035b54d0/0, E_000001f9035b54d0/1;\n    .scope S_000001f903493080;\nT_0 ;\n    %wait E_000001f9035b54d0;\n    %load/vec4 v000001f903493490_0;\n    %nor/r;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.0, 8;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v000001f903493350_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v000001f90349dcf0_0, 0;\n    %pushi/vec4 0, 0, 8;\n    %assign/vec4 v000001f9034932b0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v000001f9034933f0_0, 0;\n    %jmp T_0.1;\nT_0.0 ;\n    %load/vec4 v000001f90349dc50_0;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.2, 8;\n    %load/vec4 v000001f9034933f0_0;\n    %nor/r;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.4, 8;\n    %load/vec4 v000001f903493210_0;\n    %assign/vec4 v000001f9034932b0_0, 0;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v000001f9034933f0_0, 0;\n    %jmp T_0.5;\nT_0.4 ;\n    %load/vec4 v000001f9034932b0_0;\n    %load/vec4 v000001f903493210_0;\n    %concat/vec4; draw_concat_vec4\n    %assign/vec4 v000001f903493350_0, 0;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v000001f90349dcf0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v000001f9034933f0_0, 0;\nT_0.5 ;\nT_0.2 ;\nT_0.1 ;\n    %jmp T_0;\n    .thread T_0;\n# The file index is used to find the file name in the following table.\n:file_names 3;\n    \"N/A\";\n    \"<interactive>\";\n    \"verilog_files/verilog_21h54m23s20240331_218.v\";\n"}
