m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time49/sim
vclkgen
!s110 1693825795
!i10b 1
!s100 8Qmh1BD>4XVXc>Hj@CHIE3
!s11b nbDi3mQCF59XZE[ZAAoY52
Ii4<:k7g;GGF?LY@kH^EzT1
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time50/sim
w1693825629
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time50/clkgen.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time50/clkgen.v
L0 2
OP;L;2019.2;69
r1
!s85 0
31
!s108 1693825795.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time50/clkgen.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time50/clkgen.v|
!i113 1
o-work work
tCvgOpt 0
