$date
	Sat Jun 16 20:09:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! FIFO_Data_Out [31:0] $end
$var wire 1 " FIFO_Empty $end
$var wire 1 # FIFO_Full $end
$var wire 1 $ FIFO_Last $end
$var reg 1 % Cen $end
$var reg 32 & Data_IN [31:0] $end
$var reg 1 ' FIFO_Read_Write $end
$var reg 1 ( clk $end
$var reg 5 ) i [4:0] $end
$var reg 1 * reset $end
$scope module fifo_queue $end
$var wire 1 + Cen $end
$var wire 32 , Data_IN [31:0] $end
$var wire 1 - FIFO_Read_Write $end
$var wire 1 . clk $end
$var wire 1 / reset $end
$var reg 32 0 FIFO_Data_Out [31:0] $end
$var reg 1 1 FIFO_Empty $end
$var reg 1 2 FIFO_Full $end
$var reg 1 3 FIFO_Last $end
$var reg 5 4 cntr [4:0] $end
$var reg 5 5 i [4:0] $end
$var reg 5 6 ptr_r [4:0] $end
$var reg 5 7 ptr_w [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 7
b0 6
b10000 5
b0 4
03
02
11
bx 0
0/
0.
x-
bx ,
1+
0*
b0 )
0(
x'
bx &
1%
0$
0#
1"
bx !
$end
#1
01
0"
b1 4
b1 7
0'
0-
b1 &
b1 ,
1(
1.
#2
b1 )
0(
0.
#3
b10 4
b10 7
b10 &
b10 ,
1(
1.
#4
b10 )
0(
0.
#5
b11 4
b11 7
b11 &
b11 ,
1(
1.
#6
b11 )
0(
0.
#7
b100 4
b100 7
b100 &
b100 ,
1(
1.
#8
b100 )
0(
0.
#9
b101 4
b101 7
b101 &
b101 ,
1(
1.
#10
b101 )
0(
0.
#11
b110 4
b110 7
b110 &
b110 ,
1(
1.
#12
b110 )
0(
0.
#13
b111 4
b111 7
b111 &
b111 ,
1(
1.
#14
b111 )
0(
0.
#15
b1000 4
b1000 7
b1000 &
b1000 ,
1(
1.
#16
b1000 )
0(
0.
#17
b1001 4
b1001 7
b1001 &
b1001 ,
1(
1.
#18
b1001 )
0(
0.
#19
b1010 4
b1010 7
b1010 &
b1010 ,
1(
1.
#20
b0 )
0(
0.
#21
b1001 4
b1 6
b1 0
b1 !
1'
1-
1(
1.
#22
b1 )
0(
0.
#23
b1000 4
b10 6
b10 0
b10 !
1(
1.
#24
b10 )
0(
0.
#25
b111 4
b11 6
b11 0
b11 !
1(
1.
#26
b11 )
0(
0.
#27
b110 4
b100 6
b100 0
b100 !
1(
1.
#28
b100 )
0(
0.
#29
b101 4
b101 6
b101 0
b101 !
1(
1.
#30
b101 )
0(
0.
#31
b100 4
b110 6
b110 0
b110 !
1(
1.
#32
b110 )
0(
0.
#33
b11 4
b111 6
b111 0
b111 !
1(
1.
#34
b111 )
0(
0.
#35
b10 4
b1000 6
b1000 0
b1000 !
1(
1.
#36
b1000 )
0(
0.
#37
b1 4
b1001 6
b1001 0
b1001 !
1(
1.
#38
b1001 )
0(
0.
#39
11
1"
b0 4
b1010 6
b1010 0
b1010 !
1(
1.
#40
b0 )
0(
0.
#41
01
0"
b1 4
b1011 7
bx 0
bx !
0'
0-
b1 &
b1 ,
1(
1.
#42
b1 )
0(
0.
#43
b10 4
b1100 7
b10 &
b10 ,
1(
1.
#44
b10 )
0(
0.
#45
b11 4
b1101 7
b11 &
b11 ,
1(
1.
#46
b11 )
0(
0.
#47
b100 4
b1110 7
b100 &
b100 ,
1(
1.
#48
b100 )
0(
0.
#49
b101 4
b1111 7
b101 &
b101 ,
1(
1.
#50
b101 )
0(
0.
#51
b110 4
b0 7
b110 &
b110 ,
1(
1.
#52
b110 )
0(
0.
#53
b111 4
b1 7
b111 &
b111 ,
1(
1.
#54
b111 )
0(
0.
#55
b1000 4
b10 7
b1000 &
b1000 ,
1(
1.
#56
b1000 )
0(
0.
#57
b1001 4
b11 7
b1001 &
b1001 ,
1(
1.
#58
b1001 )
0(
0.
#59
b1010 4
b100 7
b1010 &
b1010 ,
1(
1.
#60
b1010 )
0(
0.
#61
b1011 4
b101 7
b1011 &
b1011 ,
1(
1.
#62
b1011 )
0(
0.
#63
b1100 4
b110 7
b1100 &
b1100 ,
1(
1.
#64
b1100 )
0(
0.
#65
b1101 4
b111 7
b1101 &
b1101 ,
1(
1.
#66
b1101 )
0(
0.
#67
b1110 4
b1000 7
b1110 &
b1110 ,
1(
1.
#68
b1110 )
0(
0.
#69
b1111 4
b1001 7
13
1$
b1111 &
b1111 ,
1(
1.
#70
b1111 )
0(
0.
#71
12
1#
b10000 4
b1010 7
03
0$
b10000 &
b10000 ,
1(
1.
#72
b10000 )
0(
0.
#73
b10001 &
b10001 ,
1(
1.
#74
b0 )
0(
0.
#75
02
0#
b1111 4
b1011 6
b1 0
b1 !
1'
1-
1(
1.
#76
b1 )
0(
0.
#77
b1110 4
b1100 6
b10 0
b10 !
1(
1.
#78
b10 )
0(
0.
#79
b1101 4
b1101 6
b11 0
b11 !
1(
1.
#80
b11 )
0(
0.
#81
b1100 4
b1110 6
b100 0
b100 !
1(
1.
#82
b100 )
0(
0.
#83
b1011 4
b1111 6
b101 0
b101 !
1(
1.
#84
b101 )
0(
0.
#85
b1010 4
b0 6
b110 0
b110 !
1(
1.
#86
b110 )
0(
0.
#87
b1001 4
b1 6
b111 0
b111 !
1(
1.
#88
b111 )
0(
0.
#89
b1000 4
b10 6
b1000 0
b1000 !
1(
1.
#90
b1000 )
0(
0.
#91
b111 4
b11 6
b1001 0
b1001 !
1(
1.
#92
b1001 )
0(
0.
#93
b110 4
b100 6
b1010 0
b1010 !
1(
1.
#94
b1010 )
0(
0.
#95
b101 4
b101 6
b1011 0
b1011 !
1(
1.
#96
b1011 )
0(
0.
#97
b100 4
b110 6
b1100 0
b1100 !
1(
1.
#98
b1100 )
0(
0.
#99
b11 4
b111 6
b1101 0
b1101 !
1(
1.
#100
b1101 )
0(
0.
#101
b10 4
b1000 6
b1110 0
b1110 !
1(
1.
#102
b1110 )
0(
0.
#103
b1 4
b1001 6
b1111 0
b1111 !
1(
1.
#104
b1111 )
0(
0.
#105
11
1"
b0 4
b1010 6
b10000 0
b10000 !
1(
1.
#106
b10000 )
0(
0.
#107
1(
1.
#108
b10001 )
0(
0.
#109
