

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 30 12:33:25 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   90|   90|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_9_addr = getelementptr i64 %p_9, i64 0, i64 1" [dfg_199.c:14]   --->   Operation 91 'getelementptr' 'p_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%p_9_load = load i1 %p_9_addr" [dfg_199.c:14]   --->   Operation 92 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%p_9_load = load i1 %p_9_addr" [dfg_199.c:14]   --->   Operation 93 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_9_load, i32 52, i32 62"   --->   Operation 94 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %p_9_load"   --->   Operation 95 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.94>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_9, i1 0"   --->   Operation 96 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 97 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 98 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 99 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 100 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_8"   --->   Operation 101 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 102 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 103 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 104 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 105 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 106 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 107 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 108 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_7"   --->   Operation 109 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 110 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_6"   --->   Operation 111 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 112 [5/5] (6.97ns)   --->   "%mul_ln14 = mul i64 %val, i64 795442954" [dfg_199.c:14]   --->   Operation 112 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 113 [4/5] (6.97ns)   --->   "%mul_ln14 = mul i64 %val, i64 795442954" [dfg_199.c:14]   --->   Operation 113 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 114 [3/5] (6.97ns)   --->   "%mul_ln14 = mul i64 %val, i64 795442954" [dfg_199.c:14]   --->   Operation 114 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 115 [2/5] (6.97ns)   --->   "%mul_ln14 = mul i64 %val, i64 795442954" [dfg_199.c:14]   --->   Operation 115 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_7_addr_1 = getelementptr i8 %p_7, i64 0, i64 14" [dfg_199.c:14]   --->   Operation 116 'getelementptr' 'p_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (2.32ns)   --->   "%p_7_load_1 = load i7 %p_7_addr_1" [dfg_199.c:14]   --->   Operation 117 'load' 'p_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 75> <RAM>
ST_8 : Operation 118 [1/5] (6.97ns)   --->   "%mul_ln14 = mul i64 %val, i64 795442954" [dfg_199.c:14]   --->   Operation 118 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.52>
ST_9 : Operation 119 [1/2] (2.32ns)   --->   "%p_7_load_1 = load i7 %p_7_addr_1" [dfg_199.c:14]   --->   Operation 119 'load' 'p_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 75> <RAM>
ST_9 : Operation 120 [1/1] (3.52ns)   --->   "%add_ln14 = add i64 %mul_ln14, i64 173" [dfg_199.c:14]   --->   Operation 120 'add' 'add_ln14' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.06>
ST_10 : Operation 121 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i8 %p_7_load_1, i8 255" [dfg_199.c:14]   --->   Operation 121 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i8 %xor_ln14" [dfg_199.c:14]   --->   Operation 122 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [68/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 123 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 124 [67/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 124 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 125 [66/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 125 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 126 [65/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 126 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 127 [64/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 127 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 128 [63/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 128 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 129 [62/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 129 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 130 [61/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 130 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 131 [60/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 131 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 132 [59/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 132 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 133 [58/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 133 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 134 [57/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 134 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 135 [56/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 135 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 136 [55/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 136 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 137 [54/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 137 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 138 [53/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 138 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 139 [52/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 139 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 140 [51/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 140 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 141 [50/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 141 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 142 [49/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 142 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 143 [48/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 143 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 144 [47/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 144 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 145 [46/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 145 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 146 [45/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 146 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 147 [44/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 147 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 148 [43/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 148 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 149 [42/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 149 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 150 [41/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 150 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 151 [40/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 151 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 152 [39/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 152 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 153 [38/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 153 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 154 [37/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 154 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 155 [36/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 155 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 156 [35/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 156 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 157 [34/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 157 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 158 [33/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 158 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 159 [32/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 159 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 160 [31/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 160 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 161 [30/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 161 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 162 [29/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 162 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 163 [28/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 163 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 164 [27/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 164 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 165 [26/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 165 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 166 [25/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 166 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 167 [24/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 167 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 168 [23/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 168 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 169 [22/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 169 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 170 [21/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 170 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 171 [20/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 171 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 172 [19/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 172 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 173 [18/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 173 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 174 [17/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 174 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 175 [16/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 175 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 176 [15/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 176 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 177 [14/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 177 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 178 [13/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 178 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 179 [12/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 179 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 180 [11/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 180 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 181 [10/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 181 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 182 [9/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 182 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 183 [8/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 183 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 184 [7/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 184 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 185 [6/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 185 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 186 [5/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 186 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 187 [4/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 187 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 188 [3/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 188 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 189 [1/1] (0.00ns)   --->   "%p_7_addr = getelementptr i8 %p_7, i64 0, i64 49" [dfg_199.c:13]   --->   Operation 189 'getelementptr' 'p_7_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 190 [2/2] (2.32ns)   --->   "%p_7_load = load i7 %p_7_addr" [dfg_199.c:13]   --->   Operation 190 'load' 'p_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 75> <RAM>
ST_76 : Operation 191 [2/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 191 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.98>
ST_77 : Operation 192 [1/2] (2.32ns)   --->   "%p_7_load = load i7 %p_7_addr" [dfg_199.c:13]   --->   Operation 192 'load' 'p_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 75> <RAM>
ST_77 : Operation 193 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %p_7_load, i8 0" [dfg_199.c:13]   --->   Operation 193 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 47, i1 %icmp_ln13" [dfg_199.c:14]   --->   Operation 194 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %or_ln" [dfg_199.c:14]   --->   Operation 195 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 196 [1/68] (5.07ns)   --->   "%udiv_ln14 = udiv i64 %sext_ln14, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 196 'udiv' 'udiv_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i8 %udiv_ln14" [dfg_199.c:14]   --->   Operation 197 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 198 [1/1] (1.91ns)   --->   "%v = add i8 %trunc_ln14, i8 %zext_ln14" [dfg_199.c:14]   --->   Operation 198 'add' 'v' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.60>
ST_78 : Operation 199 [1/1] (0.99ns)   --->   "%xor_ln15 = xor i8 %v, i8 255" [dfg_199.c:15]   --->   Operation 199 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %xor_ln15" [dfg_199.c:15]   --->   Operation 200 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 201 [13/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 201 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.61>
ST_79 : Operation 202 [12/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 202 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.61>
ST_80 : Operation 203 [11/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 203 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.61>
ST_81 : Operation 204 [10/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 204 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.61>
ST_82 : Operation 205 [9/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 205 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.61>
ST_83 : Operation 206 [8/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 206 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.61>
ST_84 : Operation 207 [7/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 207 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.61>
ST_85 : Operation 208 [6/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 208 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.61>
ST_86 : Operation 209 [5/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 209 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.61>
ST_87 : Operation 210 [4/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 210 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.91>
ST_88 : Operation 211 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:13]   --->   Operation 211 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 212 [2/2] (6.91ns)   --->   "%mul_ln15 = mul i32 %p_read, i32 4294967223" [dfg_199.c:15]   --->   Operation 212 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 213 [3/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 213 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.91>
ST_89 : Operation 214 [1/2] (6.91ns)   --->   "%mul_ln15 = mul i32 %p_read, i32 4294967223" [dfg_199.c:15]   --->   Operation 214 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 215 [2/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 215 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.60>
ST_90 : Operation 216 [1/1] (0.00ns)   --->   "%p_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_5" [dfg_199.c:13]   --->   Operation 216 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 218 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 218 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_5"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp_eq  i32 %mul_ln15, i32 0" [dfg_199.c:15]   --->   Operation 227 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 228 [1/13] (3.61ns)   --->   "%srem_ln15 = srem i15 %sext_ln15, i15 13774" [dfg_199.c:15]   --->   Operation 228 'srem' 'srem_ln15' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 15> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln15 = trunc i15 %srem_ln15" [dfg_199.c:15]   --->   Operation 229 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%or_ln15 = or i1 %trunc_ln15, i1 %icmp_ln15" [dfg_199.c:15]   --->   Operation 230 'or' 'or_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %srem_ln15, i32 1, i32 14" [dfg_199.c:15]   --->   Operation 231 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %tmp, i1 %or_ln15" [dfg_199.c:15]   --->   Operation 232 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%sext_ln15_1 = sext i15 %tmp_1" [dfg_199.c:15]   --->   Operation 233 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 234 [1/1] (3.52ns)   --->   "%sub_ln16 = sub i64 103, i64 %p_5_read" [dfg_199.c:16]   --->   Operation 234 'sub' 'sub_ln16' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 235 [1/1] (0.99ns) (out node of the LUT)   --->   "%result = and i64 %sub_ln16, i64 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 235 'and' 'result' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 236 [1/1] (0.00ns)   --->   "%ret_ln17 = ret i64 %result" [dfg_199.c:17]   --->   Operation 236 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('p_9_addr', dfg_199.c:14) [26]  (0 ns)
	'load' operation ('p_9_load', dfg_199.c:14) on array 'p_9' [27]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('p_9_load', dfg_199.c:14) on array 'p_9' [27]  (2.32 ns)

 <State 3>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [33]  (1.64 ns)
	'select' operation ('ush') [37]  (0.697 ns)
	'lshr' operation ('r.V') [40]  (0 ns)
	'select' operation ('val') [45]  (4.61 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', dfg_199.c:14) [46]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', dfg_199.c:14) [46]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', dfg_199.c:14) [46]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', dfg_199.c:14) [46]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', dfg_199.c:14) [46]  (6.98 ns)

 <State 9>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln14', dfg_199.c:14) [47]  (3.52 ns)

 <State 10>: 6.06ns
The critical path consists of the following:
	'xor' operation ('xor_ln14', dfg_199.c:14) [24]  (0.99 ns)
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)

 <State 77>: 6.99ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln14', dfg_199.c:14) [48]  (5.07 ns)
	'add' operation ('v', dfg_199.c:14) [50]  (1.92 ns)

 <State 78>: 4.61ns
The critical path consists of the following:
	'xor' operation ('xor_ln15', dfg_199.c:15) [53]  (0.99 ns)
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 79>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 80>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 81>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 82>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 83>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 84>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 85>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 86>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 87>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)

 <State 88>: 6.91ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:13) [6]  (0 ns)
	'mul' operation ('mul_ln15', dfg_199.c:15) [51]  (6.91 ns)

 <State 89>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [51]  (6.91 ns)

 <State 90>: 4.61ns
The critical path consists of the following:
	'srem' operation ('srem_ln15', dfg_199.c:15) [55]  (3.62 ns)
	'or' operation ('or_ln15', dfg_199.c:15) [57]  (0 ns)
	'and' operation ('result', dfg_199.c:15) [62]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
