//   Ordt 190617.01 autogenerated file 
//   Input: tlx_ctrl.rdl
//   Parms: ./ordt/params.txt
//   Date: Thu May 07 11:38:21 PDT 2020
//

//
//---------- module AhaTlxCtrlAddrMap_pio
//
module AhaTlxCtrlAddrMap_pio
(
  clk,
  reset,
  h2l_LANE_INT_STATUS_REG_LANE0_w,
  h2l_LANE_INT_STATUS_REG_LANE1_w,
  h2l_LANE_INT_STATUS_REG_LANE2_w,
  h2l_LANE_INT_STATUS_REG_LANE3_w,
  h2l_LANE_INT_STATUS_REG_LANE4_w,
  h2l_LANE_INT_STATUS_REG_LANE5_w,
  h2l_LANE_INT_STATUS_REG_LANE6_w,
  h2l_LANE_INT_STATUS_REG_LANE7_w,
  h2l_LANE_INT_STATUS_REG_LANE8_w,
  h2l_LANE_INT_STATUS_REG_LANE9_w,
  h2l_LANE_STATUS_REG_LANE0_w,
  h2l_LANE_STATUS_REG_LANE1_w,
  h2l_LANE_STATUS_REG_LANE2_w,
  h2l_LANE_STATUS_REG_LANE3_w,
  h2l_LANE_STATUS_REG_LANE4_w,
  h2l_LANE_STATUS_REG_LANE5_w,
  h2l_LANE_STATUS_REG_LANE6_w,
  h2l_LANE_STATUS_REG_LANE7_w,
  h2l_LANE_STATUS_REG_LANE8_w,
  h2l_LANE_STATUS_REG_LANE9_w,
  h2l_LANE0_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE1_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE2_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE3_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE4_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE5_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE6_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE7_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE8_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2l_LANE9_MATCH_COUNT_REG_MATCH_COUNT_w,
  h2d_pio_dec_address,
  h2d_pio_dec_write_data,
  h2d_pio_dec_write_enable,
  h2d_pio_dec_write,
  h2d_pio_dec_read,

  l2h_LANE_ENABLE_REG_LANE0_r,
  l2h_LANE_ENABLE_REG_LANE1_r,
  l2h_LANE_ENABLE_REG_LANE2_r,
  l2h_LANE_ENABLE_REG_LANE3_r,
  l2h_LANE_ENABLE_REG_LANE4_r,
  l2h_LANE_ENABLE_REG_LANE5_r,
  l2h_LANE_ENABLE_REG_LANE6_r,
  l2h_LANE_ENABLE_REG_LANE7_r,
  l2h_LANE_ENABLE_REG_LANE8_r,
  l2h_LANE_ENABLE_REG_LANE9_r,
  l2h_LANE_IE_REG_LANE0_r,
  l2h_LANE_IE_REG_LANE1_r,
  l2h_LANE_IE_REG_LANE2_r,
  l2h_LANE_IE_REG_LANE3_r,
  l2h_LANE_IE_REG_LANE4_r,
  l2h_LANE_IE_REG_LANE5_r,
  l2h_LANE_IE_REG_LANE6_r,
  l2h_LANE_IE_REG_LANE7_r,
  l2h_LANE_IE_REG_LANE8_r,
  l2h_LANE_IE_REG_LANE9_r,
  l2h_LANE_START_REG_LANE0_r,
  l2h_LANE_START_REG_LANE1_r,
  l2h_LANE_START_REG_LANE2_r,
  l2h_LANE_START_REG_LANE3_r,
  l2h_LANE_START_REG_LANE4_r,
  l2h_LANE_START_REG_LANE5_r,
  l2h_LANE_START_REG_LANE6_r,
  l2h_LANE_START_REG_LANE7_r,
  l2h_LANE_START_REG_LANE8_r,
  l2h_LANE_START_REG_LANE9_r,
  l2h_LANE_CLEAR_REG_LANE0_r,
  l2h_LANE_CLEAR_REG_LANE1_r,
  l2h_LANE_CLEAR_REG_LANE2_r,
  l2h_LANE_CLEAR_REG_LANE3_r,
  l2h_LANE_CLEAR_REG_LANE4_r,
  l2h_LANE_CLEAR_REG_LANE5_r,
  l2h_LANE_CLEAR_REG_LANE6_r,
  l2h_LANE_CLEAR_REG_LANE7_r,
  l2h_LANE_CLEAR_REG_LANE8_r,
  l2h_LANE_CLEAR_REG_LANE9_r,
  l2h_LANE0_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE1_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE2_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE3_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE4_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE5_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE6_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE7_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE8_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE9_SEQUENCE_REG_SEQUENCE_r,
  l2h_LANE0_LENGTH_REG_LENGTH_r,
  l2h_LANE1_LENGTH_REG_LENGTH_r,
  l2h_LANE2_LENGTH_REG_LENGTH_r,
  l2h_LANE3_LENGTH_REG_LENGTH_r,
  l2h_LANE4_LENGTH_REG_LENGTH_r,
  l2h_LANE5_LENGTH_REG_LENGTH_r,
  l2h_LANE6_LENGTH_REG_LENGTH_r,
  l2h_LANE7_LENGTH_REG_LENGTH_r,
  l2h_LANE8_LENGTH_REG_LENGTH_r,
  l2h_LANE9_LENGTH_REG_LENGTH_r,
  d2h_dec_pio_read_data,
  d2h_dec_pio_ack,
  d2h_dec_pio_nack );

  //------- inputs
  input    clk;
  input    reset;
  input    h2l_LANE_INT_STATUS_REG_LANE0_w;
  input    h2l_LANE_INT_STATUS_REG_LANE1_w;
  input    h2l_LANE_INT_STATUS_REG_LANE2_w;
  input    h2l_LANE_INT_STATUS_REG_LANE3_w;
  input    h2l_LANE_INT_STATUS_REG_LANE4_w;
  input    h2l_LANE_INT_STATUS_REG_LANE5_w;
  input    h2l_LANE_INT_STATUS_REG_LANE6_w;
  input    h2l_LANE_INT_STATUS_REG_LANE7_w;
  input    h2l_LANE_INT_STATUS_REG_LANE8_w;
  input    h2l_LANE_INT_STATUS_REG_LANE9_w;
  input    h2l_LANE_STATUS_REG_LANE0_w;
  input    h2l_LANE_STATUS_REG_LANE1_w;
  input    h2l_LANE_STATUS_REG_LANE2_w;
  input    h2l_LANE_STATUS_REG_LANE3_w;
  input    h2l_LANE_STATUS_REG_LANE4_w;
  input    h2l_LANE_STATUS_REG_LANE5_w;
  input    h2l_LANE_STATUS_REG_LANE6_w;
  input    h2l_LANE_STATUS_REG_LANE7_w;
  input    h2l_LANE_STATUS_REG_LANE8_w;
  input    h2l_LANE_STATUS_REG_LANE9_w;
  input     [31:0] h2l_LANE0_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE1_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE2_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE3_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE4_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE5_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE6_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE7_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE8_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [31:0] h2l_LANE9_MATCH_COUNT_REG_MATCH_COUNT_w;
  input     [7:2] h2d_pio_dec_address;
  input     [31:0] h2d_pio_dec_write_data;
  input     [3:0] h2d_pio_dec_write_enable;
  input    h2d_pio_dec_write;
  input    h2d_pio_dec_read;

  //------- outputs
  output    l2h_LANE_ENABLE_REG_LANE0_r;
  output    l2h_LANE_ENABLE_REG_LANE1_r;
  output    l2h_LANE_ENABLE_REG_LANE2_r;
  output    l2h_LANE_ENABLE_REG_LANE3_r;
  output    l2h_LANE_ENABLE_REG_LANE4_r;
  output    l2h_LANE_ENABLE_REG_LANE5_r;
  output    l2h_LANE_ENABLE_REG_LANE6_r;
  output    l2h_LANE_ENABLE_REG_LANE7_r;
  output    l2h_LANE_ENABLE_REG_LANE8_r;
  output    l2h_LANE_ENABLE_REG_LANE9_r;
  output    l2h_LANE_IE_REG_LANE0_r;
  output    l2h_LANE_IE_REG_LANE1_r;
  output    l2h_LANE_IE_REG_LANE2_r;
  output    l2h_LANE_IE_REG_LANE3_r;
  output    l2h_LANE_IE_REG_LANE4_r;
  output    l2h_LANE_IE_REG_LANE5_r;
  output    l2h_LANE_IE_REG_LANE6_r;
  output    l2h_LANE_IE_REG_LANE7_r;
  output    l2h_LANE_IE_REG_LANE8_r;
  output    l2h_LANE_IE_REG_LANE9_r;
  output    l2h_LANE_START_REG_LANE0_r;
  output    l2h_LANE_START_REG_LANE1_r;
  output    l2h_LANE_START_REG_LANE2_r;
  output    l2h_LANE_START_REG_LANE3_r;
  output    l2h_LANE_START_REG_LANE4_r;
  output    l2h_LANE_START_REG_LANE5_r;
  output    l2h_LANE_START_REG_LANE6_r;
  output    l2h_LANE_START_REG_LANE7_r;
  output    l2h_LANE_START_REG_LANE8_r;
  output    l2h_LANE_START_REG_LANE9_r;
  output    l2h_LANE_CLEAR_REG_LANE0_r;
  output    l2h_LANE_CLEAR_REG_LANE1_r;
  output    l2h_LANE_CLEAR_REG_LANE2_r;
  output    l2h_LANE_CLEAR_REG_LANE3_r;
  output    l2h_LANE_CLEAR_REG_LANE4_r;
  output    l2h_LANE_CLEAR_REG_LANE5_r;
  output    l2h_LANE_CLEAR_REG_LANE6_r;
  output    l2h_LANE_CLEAR_REG_LANE7_r;
  output    l2h_LANE_CLEAR_REG_LANE8_r;
  output    l2h_LANE_CLEAR_REG_LANE9_r;
  output     [31:0] l2h_LANE0_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE1_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE2_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE3_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE4_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE5_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE6_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE7_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE8_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE9_SEQUENCE_REG_SEQUENCE_r;
  output     [31:0] l2h_LANE0_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE1_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE2_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE3_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE4_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE5_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE6_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE7_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE8_LENGTH_REG_LENGTH_r;
  output     [31:0] l2h_LANE9_LENGTH_REG_LENGTH_r;
  output     [31:0] d2h_dec_pio_read_data;
  output    d2h_dec_pio_ack;
  output    d2h_dec_pio_nack;


  //------- wire defines
  wire   [31:0] d2l_ID_REG_w;
  wire   [31:0] d2l_ID_REG_w_enable;
  wire  d2l_ID_REG_we;
  wire  d2l_ID_REG_re;
  wire   [31:0] d2l_LANE_ENABLE_REG_w;
  wire   [31:0] d2l_LANE_ENABLE_REG_w_enable;
  wire  d2l_LANE_ENABLE_REG_we;
  wire  d2l_LANE_ENABLE_REG_re;
  wire   [31:0] d2l_LANE_IE_REG_w;
  wire   [31:0] d2l_LANE_IE_REG_w_enable;
  wire  d2l_LANE_IE_REG_we;
  wire  d2l_LANE_IE_REG_re;
  wire   [31:0] d2l_LANE_START_REG_w;
  wire   [31:0] d2l_LANE_START_REG_w_enable;
  wire  d2l_LANE_START_REG_we;
  wire  d2l_LANE_START_REG_re;
  wire   [31:0] d2l_LANE_CLEAR_REG_w;
  wire   [31:0] d2l_LANE_CLEAR_REG_w_enable;
  wire  d2l_LANE_CLEAR_REG_we;
  wire  d2l_LANE_CLEAR_REG_re;
  wire   [31:0] d2l_LANE_INT_STATUS_REG_w;
  wire   [31:0] d2l_LANE_INT_STATUS_REG_w_enable;
  wire  d2l_LANE_INT_STATUS_REG_we;
  wire  d2l_LANE_INT_STATUS_REG_re;
  wire   [31:0] d2l_LANE_STATUS_REG_w;
  wire   [31:0] d2l_LANE_STATUS_REG_w_enable;
  wire  d2l_LANE_STATUS_REG_we;
  wire  d2l_LANE_STATUS_REG_re;
  wire   [31:0] d2l_LANE0_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE0_SEQUENCE_REG_w_enable;
  wire  d2l_LANE0_SEQUENCE_REG_we;
  wire  d2l_LANE0_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE1_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE1_SEQUENCE_REG_w_enable;
  wire  d2l_LANE1_SEQUENCE_REG_we;
  wire  d2l_LANE1_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE2_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE2_SEQUENCE_REG_w_enable;
  wire  d2l_LANE2_SEQUENCE_REG_we;
  wire  d2l_LANE2_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE3_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE3_SEQUENCE_REG_w_enable;
  wire  d2l_LANE3_SEQUENCE_REG_we;
  wire  d2l_LANE3_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE4_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE4_SEQUENCE_REG_w_enable;
  wire  d2l_LANE4_SEQUENCE_REG_we;
  wire  d2l_LANE4_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE5_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE5_SEQUENCE_REG_w_enable;
  wire  d2l_LANE5_SEQUENCE_REG_we;
  wire  d2l_LANE5_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE6_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE6_SEQUENCE_REG_w_enable;
  wire  d2l_LANE6_SEQUENCE_REG_we;
  wire  d2l_LANE6_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE7_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE7_SEQUENCE_REG_w_enable;
  wire  d2l_LANE7_SEQUENCE_REG_we;
  wire  d2l_LANE7_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE8_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE8_SEQUENCE_REG_w_enable;
  wire  d2l_LANE8_SEQUENCE_REG_we;
  wire  d2l_LANE8_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE9_SEQUENCE_REG_w;
  wire   [31:0] d2l_LANE9_SEQUENCE_REG_w_enable;
  wire  d2l_LANE9_SEQUENCE_REG_we;
  wire  d2l_LANE9_SEQUENCE_REG_re;
  wire   [31:0] d2l_LANE0_LENGTH_REG_w;
  wire   [31:0] d2l_LANE0_LENGTH_REG_w_enable;
  wire  d2l_LANE0_LENGTH_REG_we;
  wire  d2l_LANE0_LENGTH_REG_re;
  wire   [31:0] d2l_LANE1_LENGTH_REG_w;
  wire   [31:0] d2l_LANE1_LENGTH_REG_w_enable;
  wire  d2l_LANE1_LENGTH_REG_we;
  wire  d2l_LANE1_LENGTH_REG_re;
  wire   [31:0] d2l_LANE2_LENGTH_REG_w;
  wire   [31:0] d2l_LANE2_LENGTH_REG_w_enable;
  wire  d2l_LANE2_LENGTH_REG_we;
  wire  d2l_LANE2_LENGTH_REG_re;
  wire   [31:0] d2l_LANE3_LENGTH_REG_w;
  wire   [31:0] d2l_LANE3_LENGTH_REG_w_enable;
  wire  d2l_LANE3_LENGTH_REG_we;
  wire  d2l_LANE3_LENGTH_REG_re;
  wire   [31:0] d2l_LANE4_LENGTH_REG_w;
  wire   [31:0] d2l_LANE4_LENGTH_REG_w_enable;
  wire  d2l_LANE4_LENGTH_REG_we;
  wire  d2l_LANE4_LENGTH_REG_re;
  wire   [31:0] d2l_LANE5_LENGTH_REG_w;
  wire   [31:0] d2l_LANE5_LENGTH_REG_w_enable;
  wire  d2l_LANE5_LENGTH_REG_we;
  wire  d2l_LANE5_LENGTH_REG_re;
  wire   [31:0] d2l_LANE6_LENGTH_REG_w;
  wire   [31:0] d2l_LANE6_LENGTH_REG_w_enable;
  wire  d2l_LANE6_LENGTH_REG_we;
  wire  d2l_LANE6_LENGTH_REG_re;
  wire   [31:0] d2l_LANE7_LENGTH_REG_w;
  wire   [31:0] d2l_LANE7_LENGTH_REG_w_enable;
  wire  d2l_LANE7_LENGTH_REG_we;
  wire  d2l_LANE7_LENGTH_REG_re;
  wire   [31:0] d2l_LANE8_LENGTH_REG_w;
  wire   [31:0] d2l_LANE8_LENGTH_REG_w_enable;
  wire  d2l_LANE8_LENGTH_REG_we;
  wire  d2l_LANE8_LENGTH_REG_re;
  wire   [31:0] d2l_LANE9_LENGTH_REG_w;
  wire   [31:0] d2l_LANE9_LENGTH_REG_w_enable;
  wire  d2l_LANE9_LENGTH_REG_we;
  wire  d2l_LANE9_LENGTH_REG_re;
  wire   [31:0] d2l_LANE0_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE0_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE0_MATCH_COUNT_REG_we;
  wire  d2l_LANE0_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE1_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE1_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE1_MATCH_COUNT_REG_we;
  wire  d2l_LANE1_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE2_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE2_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE2_MATCH_COUNT_REG_we;
  wire  d2l_LANE2_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE3_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE3_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE3_MATCH_COUNT_REG_we;
  wire  d2l_LANE3_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE4_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE4_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE4_MATCH_COUNT_REG_we;
  wire  d2l_LANE4_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE5_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE5_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE5_MATCH_COUNT_REG_we;
  wire  d2l_LANE5_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE6_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE6_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE6_MATCH_COUNT_REG_we;
  wire  d2l_LANE6_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE7_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE7_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE7_MATCH_COUNT_REG_we;
  wire  d2l_LANE7_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE8_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE8_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE8_MATCH_COUNT_REG_we;
  wire  d2l_LANE8_MATCH_COUNT_REG_re;
  wire   [31:0] d2l_LANE9_MATCH_COUNT_REG_w;
  wire   [31:0] d2l_LANE9_MATCH_COUNT_REG_w_enable;
  wire  d2l_LANE9_MATCH_COUNT_REG_we;
  wire  d2l_LANE9_MATCH_COUNT_REG_re;
  wire   [31:0] l2d_ID_REG_r;
  wire   [31:0] l2d_LANE_ENABLE_REG_r;
  wire   [31:0] l2d_LANE_IE_REG_r;
  wire   [31:0] l2d_LANE_START_REG_r;
  wire   [31:0] l2d_LANE_CLEAR_REG_r;
  wire   [31:0] l2d_LANE_INT_STATUS_REG_r;
  wire   [31:0] l2d_LANE_STATUS_REG_r;
  wire   [31:0] l2d_LANE0_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE1_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE2_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE3_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE4_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE5_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE6_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE7_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE8_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE9_SEQUENCE_REG_r;
  wire   [31:0] l2d_LANE0_LENGTH_REG_r;
  wire   [31:0] l2d_LANE1_LENGTH_REG_r;
  wire   [31:0] l2d_LANE2_LENGTH_REG_r;
  wire   [31:0] l2d_LANE3_LENGTH_REG_r;
  wire   [31:0] l2d_LANE4_LENGTH_REG_r;
  wire   [31:0] l2d_LANE5_LENGTH_REG_r;
  wire   [31:0] l2d_LANE6_LENGTH_REG_r;
  wire   [31:0] l2d_LANE7_LENGTH_REG_r;
  wire   [31:0] l2d_LANE8_LENGTH_REG_r;
  wire   [31:0] l2d_LANE9_LENGTH_REG_r;
  wire   [31:0] l2d_LANE0_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE1_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE2_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE3_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE4_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE5_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE6_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE7_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE8_MATCH_COUNT_REG_r;
  wire   [31:0] l2d_LANE9_MATCH_COUNT_REG_r;
  
  
  AhaTlxCtrlAddrMap_jrdl_decode pio_decode (
    .clk(clk),
    .reset(reset),
    .h2d_pio_dec_address(h2d_pio_dec_address),
    .h2d_pio_dec_write_data(h2d_pio_dec_write_data),
    .h2d_pio_dec_write_enable(h2d_pio_dec_write_enable),
    .h2d_pio_dec_write(h2d_pio_dec_write),
    .h2d_pio_dec_read(h2d_pio_dec_read),
    .l2d_ID_REG_r(l2d_ID_REG_r),
    .l2d_LANE_ENABLE_REG_r(l2d_LANE_ENABLE_REG_r),
    .l2d_LANE_IE_REG_r(l2d_LANE_IE_REG_r),
    .l2d_LANE_START_REG_r(l2d_LANE_START_REG_r),
    .l2d_LANE_CLEAR_REG_r(l2d_LANE_CLEAR_REG_r),
    .l2d_LANE_INT_STATUS_REG_r(l2d_LANE_INT_STATUS_REG_r),
    .l2d_LANE_STATUS_REG_r(l2d_LANE_STATUS_REG_r),
    .l2d_LANE0_SEQUENCE_REG_r(l2d_LANE0_SEQUENCE_REG_r),
    .l2d_LANE1_SEQUENCE_REG_r(l2d_LANE1_SEQUENCE_REG_r),
    .l2d_LANE2_SEQUENCE_REG_r(l2d_LANE2_SEQUENCE_REG_r),
    .l2d_LANE3_SEQUENCE_REG_r(l2d_LANE3_SEQUENCE_REG_r),
    .l2d_LANE4_SEQUENCE_REG_r(l2d_LANE4_SEQUENCE_REG_r),
    .l2d_LANE5_SEQUENCE_REG_r(l2d_LANE5_SEQUENCE_REG_r),
    .l2d_LANE6_SEQUENCE_REG_r(l2d_LANE6_SEQUENCE_REG_r),
    .l2d_LANE7_SEQUENCE_REG_r(l2d_LANE7_SEQUENCE_REG_r),
    .l2d_LANE8_SEQUENCE_REG_r(l2d_LANE8_SEQUENCE_REG_r),
    .l2d_LANE9_SEQUENCE_REG_r(l2d_LANE9_SEQUENCE_REG_r),
    .l2d_LANE0_LENGTH_REG_r(l2d_LANE0_LENGTH_REG_r),
    .l2d_LANE1_LENGTH_REG_r(l2d_LANE1_LENGTH_REG_r),
    .l2d_LANE2_LENGTH_REG_r(l2d_LANE2_LENGTH_REG_r),
    .l2d_LANE3_LENGTH_REG_r(l2d_LANE3_LENGTH_REG_r),
    .l2d_LANE4_LENGTH_REG_r(l2d_LANE4_LENGTH_REG_r),
    .l2d_LANE5_LENGTH_REG_r(l2d_LANE5_LENGTH_REG_r),
    .l2d_LANE6_LENGTH_REG_r(l2d_LANE6_LENGTH_REG_r),
    .l2d_LANE7_LENGTH_REG_r(l2d_LANE7_LENGTH_REG_r),
    .l2d_LANE8_LENGTH_REG_r(l2d_LANE8_LENGTH_REG_r),
    .l2d_LANE9_LENGTH_REG_r(l2d_LANE9_LENGTH_REG_r),
    .l2d_LANE0_MATCH_COUNT_REG_r(l2d_LANE0_MATCH_COUNT_REG_r),
    .l2d_LANE1_MATCH_COUNT_REG_r(l2d_LANE1_MATCH_COUNT_REG_r),
    .l2d_LANE2_MATCH_COUNT_REG_r(l2d_LANE2_MATCH_COUNT_REG_r),
    .l2d_LANE3_MATCH_COUNT_REG_r(l2d_LANE3_MATCH_COUNT_REG_r),
    .l2d_LANE4_MATCH_COUNT_REG_r(l2d_LANE4_MATCH_COUNT_REG_r),
    .l2d_LANE5_MATCH_COUNT_REG_r(l2d_LANE5_MATCH_COUNT_REG_r),
    .l2d_LANE6_MATCH_COUNT_REG_r(l2d_LANE6_MATCH_COUNT_REG_r),
    .l2d_LANE7_MATCH_COUNT_REG_r(l2d_LANE7_MATCH_COUNT_REG_r),
    .l2d_LANE8_MATCH_COUNT_REG_r(l2d_LANE8_MATCH_COUNT_REG_r),
    .l2d_LANE9_MATCH_COUNT_REG_r(l2d_LANE9_MATCH_COUNT_REG_r),
    .d2h_dec_pio_read_data(d2h_dec_pio_read_data),
    .d2h_dec_pio_ack(d2h_dec_pio_ack),
    .d2h_dec_pio_nack(d2h_dec_pio_nack),
    .d2l_ID_REG_w(d2l_ID_REG_w),
    .d2l_ID_REG_w_enable(d2l_ID_REG_w_enable),
    .d2l_ID_REG_we(d2l_ID_REG_we),
    .d2l_ID_REG_re(d2l_ID_REG_re),
    .d2l_LANE_ENABLE_REG_w(d2l_LANE_ENABLE_REG_w),
    .d2l_LANE_ENABLE_REG_w_enable(d2l_LANE_ENABLE_REG_w_enable),
    .d2l_LANE_ENABLE_REG_we(d2l_LANE_ENABLE_REG_we),
    .d2l_LANE_ENABLE_REG_re(d2l_LANE_ENABLE_REG_re),
    .d2l_LANE_IE_REG_w(d2l_LANE_IE_REG_w),
    .d2l_LANE_IE_REG_w_enable(d2l_LANE_IE_REG_w_enable),
    .d2l_LANE_IE_REG_we(d2l_LANE_IE_REG_we),
    .d2l_LANE_IE_REG_re(d2l_LANE_IE_REG_re),
    .d2l_LANE_START_REG_w(d2l_LANE_START_REG_w),
    .d2l_LANE_START_REG_w_enable(d2l_LANE_START_REG_w_enable),
    .d2l_LANE_START_REG_we(d2l_LANE_START_REG_we),
    .d2l_LANE_START_REG_re(d2l_LANE_START_REG_re),
    .d2l_LANE_CLEAR_REG_w(d2l_LANE_CLEAR_REG_w),
    .d2l_LANE_CLEAR_REG_w_enable(d2l_LANE_CLEAR_REG_w_enable),
    .d2l_LANE_CLEAR_REG_we(d2l_LANE_CLEAR_REG_we),
    .d2l_LANE_CLEAR_REG_re(d2l_LANE_CLEAR_REG_re),
    .d2l_LANE_INT_STATUS_REG_w(d2l_LANE_INT_STATUS_REG_w),
    .d2l_LANE_INT_STATUS_REG_w_enable(d2l_LANE_INT_STATUS_REG_w_enable),
    .d2l_LANE_INT_STATUS_REG_we(d2l_LANE_INT_STATUS_REG_we),
    .d2l_LANE_INT_STATUS_REG_re(d2l_LANE_INT_STATUS_REG_re),
    .d2l_LANE_STATUS_REG_w(d2l_LANE_STATUS_REG_w),
    .d2l_LANE_STATUS_REG_w_enable(d2l_LANE_STATUS_REG_w_enable),
    .d2l_LANE_STATUS_REG_we(d2l_LANE_STATUS_REG_we),
    .d2l_LANE_STATUS_REG_re(d2l_LANE_STATUS_REG_re),
    .d2l_LANE0_SEQUENCE_REG_w(d2l_LANE0_SEQUENCE_REG_w),
    .d2l_LANE0_SEQUENCE_REG_w_enable(d2l_LANE0_SEQUENCE_REG_w_enable),
    .d2l_LANE0_SEQUENCE_REG_we(d2l_LANE0_SEQUENCE_REG_we),
    .d2l_LANE0_SEQUENCE_REG_re(d2l_LANE0_SEQUENCE_REG_re),
    .d2l_LANE1_SEQUENCE_REG_w(d2l_LANE1_SEQUENCE_REG_w),
    .d2l_LANE1_SEQUENCE_REG_w_enable(d2l_LANE1_SEQUENCE_REG_w_enable),
    .d2l_LANE1_SEQUENCE_REG_we(d2l_LANE1_SEQUENCE_REG_we),
    .d2l_LANE1_SEQUENCE_REG_re(d2l_LANE1_SEQUENCE_REG_re),
    .d2l_LANE2_SEQUENCE_REG_w(d2l_LANE2_SEQUENCE_REG_w),
    .d2l_LANE2_SEQUENCE_REG_w_enable(d2l_LANE2_SEQUENCE_REG_w_enable),
    .d2l_LANE2_SEQUENCE_REG_we(d2l_LANE2_SEQUENCE_REG_we),
    .d2l_LANE2_SEQUENCE_REG_re(d2l_LANE2_SEQUENCE_REG_re),
    .d2l_LANE3_SEQUENCE_REG_w(d2l_LANE3_SEQUENCE_REG_w),
    .d2l_LANE3_SEQUENCE_REG_w_enable(d2l_LANE3_SEQUENCE_REG_w_enable),
    .d2l_LANE3_SEQUENCE_REG_we(d2l_LANE3_SEQUENCE_REG_we),
    .d2l_LANE3_SEQUENCE_REG_re(d2l_LANE3_SEQUENCE_REG_re),
    .d2l_LANE4_SEQUENCE_REG_w(d2l_LANE4_SEQUENCE_REG_w),
    .d2l_LANE4_SEQUENCE_REG_w_enable(d2l_LANE4_SEQUENCE_REG_w_enable),
    .d2l_LANE4_SEQUENCE_REG_we(d2l_LANE4_SEQUENCE_REG_we),
    .d2l_LANE4_SEQUENCE_REG_re(d2l_LANE4_SEQUENCE_REG_re),
    .d2l_LANE5_SEQUENCE_REG_w(d2l_LANE5_SEQUENCE_REG_w),
    .d2l_LANE5_SEQUENCE_REG_w_enable(d2l_LANE5_SEQUENCE_REG_w_enable),
    .d2l_LANE5_SEQUENCE_REG_we(d2l_LANE5_SEQUENCE_REG_we),
    .d2l_LANE5_SEQUENCE_REG_re(d2l_LANE5_SEQUENCE_REG_re),
    .d2l_LANE6_SEQUENCE_REG_w(d2l_LANE6_SEQUENCE_REG_w),
    .d2l_LANE6_SEQUENCE_REG_w_enable(d2l_LANE6_SEQUENCE_REG_w_enable),
    .d2l_LANE6_SEQUENCE_REG_we(d2l_LANE6_SEQUENCE_REG_we),
    .d2l_LANE6_SEQUENCE_REG_re(d2l_LANE6_SEQUENCE_REG_re),
    .d2l_LANE7_SEQUENCE_REG_w(d2l_LANE7_SEQUENCE_REG_w),
    .d2l_LANE7_SEQUENCE_REG_w_enable(d2l_LANE7_SEQUENCE_REG_w_enable),
    .d2l_LANE7_SEQUENCE_REG_we(d2l_LANE7_SEQUENCE_REG_we),
    .d2l_LANE7_SEQUENCE_REG_re(d2l_LANE7_SEQUENCE_REG_re),
    .d2l_LANE8_SEQUENCE_REG_w(d2l_LANE8_SEQUENCE_REG_w),
    .d2l_LANE8_SEQUENCE_REG_w_enable(d2l_LANE8_SEQUENCE_REG_w_enable),
    .d2l_LANE8_SEQUENCE_REG_we(d2l_LANE8_SEQUENCE_REG_we),
    .d2l_LANE8_SEQUENCE_REG_re(d2l_LANE8_SEQUENCE_REG_re),
    .d2l_LANE9_SEQUENCE_REG_w(d2l_LANE9_SEQUENCE_REG_w),
    .d2l_LANE9_SEQUENCE_REG_w_enable(d2l_LANE9_SEQUENCE_REG_w_enable),
    .d2l_LANE9_SEQUENCE_REG_we(d2l_LANE9_SEQUENCE_REG_we),
    .d2l_LANE9_SEQUENCE_REG_re(d2l_LANE9_SEQUENCE_REG_re),
    .d2l_LANE0_LENGTH_REG_w(d2l_LANE0_LENGTH_REG_w),
    .d2l_LANE0_LENGTH_REG_w_enable(d2l_LANE0_LENGTH_REG_w_enable),
    .d2l_LANE0_LENGTH_REG_we(d2l_LANE0_LENGTH_REG_we),
    .d2l_LANE0_LENGTH_REG_re(d2l_LANE0_LENGTH_REG_re),
    .d2l_LANE1_LENGTH_REG_w(d2l_LANE1_LENGTH_REG_w),
    .d2l_LANE1_LENGTH_REG_w_enable(d2l_LANE1_LENGTH_REG_w_enable),
    .d2l_LANE1_LENGTH_REG_we(d2l_LANE1_LENGTH_REG_we),
    .d2l_LANE1_LENGTH_REG_re(d2l_LANE1_LENGTH_REG_re),
    .d2l_LANE2_LENGTH_REG_w(d2l_LANE2_LENGTH_REG_w),
    .d2l_LANE2_LENGTH_REG_w_enable(d2l_LANE2_LENGTH_REG_w_enable),
    .d2l_LANE2_LENGTH_REG_we(d2l_LANE2_LENGTH_REG_we),
    .d2l_LANE2_LENGTH_REG_re(d2l_LANE2_LENGTH_REG_re),
    .d2l_LANE3_LENGTH_REG_w(d2l_LANE3_LENGTH_REG_w),
    .d2l_LANE3_LENGTH_REG_w_enable(d2l_LANE3_LENGTH_REG_w_enable),
    .d2l_LANE3_LENGTH_REG_we(d2l_LANE3_LENGTH_REG_we),
    .d2l_LANE3_LENGTH_REG_re(d2l_LANE3_LENGTH_REG_re),
    .d2l_LANE4_LENGTH_REG_w(d2l_LANE4_LENGTH_REG_w),
    .d2l_LANE4_LENGTH_REG_w_enable(d2l_LANE4_LENGTH_REG_w_enable),
    .d2l_LANE4_LENGTH_REG_we(d2l_LANE4_LENGTH_REG_we),
    .d2l_LANE4_LENGTH_REG_re(d2l_LANE4_LENGTH_REG_re),
    .d2l_LANE5_LENGTH_REG_w(d2l_LANE5_LENGTH_REG_w),
    .d2l_LANE5_LENGTH_REG_w_enable(d2l_LANE5_LENGTH_REG_w_enable),
    .d2l_LANE5_LENGTH_REG_we(d2l_LANE5_LENGTH_REG_we),
    .d2l_LANE5_LENGTH_REG_re(d2l_LANE5_LENGTH_REG_re),
    .d2l_LANE6_LENGTH_REG_w(d2l_LANE6_LENGTH_REG_w),
    .d2l_LANE6_LENGTH_REG_w_enable(d2l_LANE6_LENGTH_REG_w_enable),
    .d2l_LANE6_LENGTH_REG_we(d2l_LANE6_LENGTH_REG_we),
    .d2l_LANE6_LENGTH_REG_re(d2l_LANE6_LENGTH_REG_re),
    .d2l_LANE7_LENGTH_REG_w(d2l_LANE7_LENGTH_REG_w),
    .d2l_LANE7_LENGTH_REG_w_enable(d2l_LANE7_LENGTH_REG_w_enable),
    .d2l_LANE7_LENGTH_REG_we(d2l_LANE7_LENGTH_REG_we),
    .d2l_LANE7_LENGTH_REG_re(d2l_LANE7_LENGTH_REG_re),
    .d2l_LANE8_LENGTH_REG_w(d2l_LANE8_LENGTH_REG_w),
    .d2l_LANE8_LENGTH_REG_w_enable(d2l_LANE8_LENGTH_REG_w_enable),
    .d2l_LANE8_LENGTH_REG_we(d2l_LANE8_LENGTH_REG_we),
    .d2l_LANE8_LENGTH_REG_re(d2l_LANE8_LENGTH_REG_re),
    .d2l_LANE9_LENGTH_REG_w(d2l_LANE9_LENGTH_REG_w),
    .d2l_LANE9_LENGTH_REG_w_enable(d2l_LANE9_LENGTH_REG_w_enable),
    .d2l_LANE9_LENGTH_REG_we(d2l_LANE9_LENGTH_REG_we),
    .d2l_LANE9_LENGTH_REG_re(d2l_LANE9_LENGTH_REG_re),
    .d2l_LANE0_MATCH_COUNT_REG_w(d2l_LANE0_MATCH_COUNT_REG_w),
    .d2l_LANE0_MATCH_COUNT_REG_w_enable(d2l_LANE0_MATCH_COUNT_REG_w_enable),
    .d2l_LANE0_MATCH_COUNT_REG_we(d2l_LANE0_MATCH_COUNT_REG_we),
    .d2l_LANE0_MATCH_COUNT_REG_re(d2l_LANE0_MATCH_COUNT_REG_re),
    .d2l_LANE1_MATCH_COUNT_REG_w(d2l_LANE1_MATCH_COUNT_REG_w),
    .d2l_LANE1_MATCH_COUNT_REG_w_enable(d2l_LANE1_MATCH_COUNT_REG_w_enable),
    .d2l_LANE1_MATCH_COUNT_REG_we(d2l_LANE1_MATCH_COUNT_REG_we),
    .d2l_LANE1_MATCH_COUNT_REG_re(d2l_LANE1_MATCH_COUNT_REG_re),
    .d2l_LANE2_MATCH_COUNT_REG_w(d2l_LANE2_MATCH_COUNT_REG_w),
    .d2l_LANE2_MATCH_COUNT_REG_w_enable(d2l_LANE2_MATCH_COUNT_REG_w_enable),
    .d2l_LANE2_MATCH_COUNT_REG_we(d2l_LANE2_MATCH_COUNT_REG_we),
    .d2l_LANE2_MATCH_COUNT_REG_re(d2l_LANE2_MATCH_COUNT_REG_re),
    .d2l_LANE3_MATCH_COUNT_REG_w(d2l_LANE3_MATCH_COUNT_REG_w),
    .d2l_LANE3_MATCH_COUNT_REG_w_enable(d2l_LANE3_MATCH_COUNT_REG_w_enable),
    .d2l_LANE3_MATCH_COUNT_REG_we(d2l_LANE3_MATCH_COUNT_REG_we),
    .d2l_LANE3_MATCH_COUNT_REG_re(d2l_LANE3_MATCH_COUNT_REG_re),
    .d2l_LANE4_MATCH_COUNT_REG_w(d2l_LANE4_MATCH_COUNT_REG_w),
    .d2l_LANE4_MATCH_COUNT_REG_w_enable(d2l_LANE4_MATCH_COUNT_REG_w_enable),
    .d2l_LANE4_MATCH_COUNT_REG_we(d2l_LANE4_MATCH_COUNT_REG_we),
    .d2l_LANE4_MATCH_COUNT_REG_re(d2l_LANE4_MATCH_COUNT_REG_re),
    .d2l_LANE5_MATCH_COUNT_REG_w(d2l_LANE5_MATCH_COUNT_REG_w),
    .d2l_LANE5_MATCH_COUNT_REG_w_enable(d2l_LANE5_MATCH_COUNT_REG_w_enable),
    .d2l_LANE5_MATCH_COUNT_REG_we(d2l_LANE5_MATCH_COUNT_REG_we),
    .d2l_LANE5_MATCH_COUNT_REG_re(d2l_LANE5_MATCH_COUNT_REG_re),
    .d2l_LANE6_MATCH_COUNT_REG_w(d2l_LANE6_MATCH_COUNT_REG_w),
    .d2l_LANE6_MATCH_COUNT_REG_w_enable(d2l_LANE6_MATCH_COUNT_REG_w_enable),
    .d2l_LANE6_MATCH_COUNT_REG_we(d2l_LANE6_MATCH_COUNT_REG_we),
    .d2l_LANE6_MATCH_COUNT_REG_re(d2l_LANE6_MATCH_COUNT_REG_re),
    .d2l_LANE7_MATCH_COUNT_REG_w(d2l_LANE7_MATCH_COUNT_REG_w),
    .d2l_LANE7_MATCH_COUNT_REG_w_enable(d2l_LANE7_MATCH_COUNT_REG_w_enable),
    .d2l_LANE7_MATCH_COUNT_REG_we(d2l_LANE7_MATCH_COUNT_REG_we),
    .d2l_LANE7_MATCH_COUNT_REG_re(d2l_LANE7_MATCH_COUNT_REG_re),
    .d2l_LANE8_MATCH_COUNT_REG_w(d2l_LANE8_MATCH_COUNT_REG_w),
    .d2l_LANE8_MATCH_COUNT_REG_w_enable(d2l_LANE8_MATCH_COUNT_REG_w_enable),
    .d2l_LANE8_MATCH_COUNT_REG_we(d2l_LANE8_MATCH_COUNT_REG_we),
    .d2l_LANE8_MATCH_COUNT_REG_re(d2l_LANE8_MATCH_COUNT_REG_re),
    .d2l_LANE9_MATCH_COUNT_REG_w(d2l_LANE9_MATCH_COUNT_REG_w),
    .d2l_LANE9_MATCH_COUNT_REG_w_enable(d2l_LANE9_MATCH_COUNT_REG_w_enable),
    .d2l_LANE9_MATCH_COUNT_REG_we(d2l_LANE9_MATCH_COUNT_REG_we),
    .d2l_LANE9_MATCH_COUNT_REG_re(d2l_LANE9_MATCH_COUNT_REG_re) );
    
  AhaTlxCtrlAddrMap_jrdl_logic pio_logic (
    .clk(clk),
    .reset(reset),
    .d2l_ID_REG_w(d2l_ID_REG_w),
    .d2l_ID_REG_w_enable(d2l_ID_REG_w_enable),
    .d2l_ID_REG_we(d2l_ID_REG_we),
    .d2l_ID_REG_re(d2l_ID_REG_re),
    .d2l_LANE_ENABLE_REG_w(d2l_LANE_ENABLE_REG_w),
    .d2l_LANE_ENABLE_REG_w_enable(d2l_LANE_ENABLE_REG_w_enable),
    .d2l_LANE_ENABLE_REG_we(d2l_LANE_ENABLE_REG_we),
    .d2l_LANE_ENABLE_REG_re(d2l_LANE_ENABLE_REG_re),
    .d2l_LANE_IE_REG_w(d2l_LANE_IE_REG_w),
    .d2l_LANE_IE_REG_w_enable(d2l_LANE_IE_REG_w_enable),
    .d2l_LANE_IE_REG_we(d2l_LANE_IE_REG_we),
    .d2l_LANE_IE_REG_re(d2l_LANE_IE_REG_re),
    .d2l_LANE_START_REG_w(d2l_LANE_START_REG_w),
    .d2l_LANE_START_REG_w_enable(d2l_LANE_START_REG_w_enable),
    .d2l_LANE_START_REG_we(d2l_LANE_START_REG_we),
    .d2l_LANE_START_REG_re(d2l_LANE_START_REG_re),
    .d2l_LANE_CLEAR_REG_w(d2l_LANE_CLEAR_REG_w),
    .d2l_LANE_CLEAR_REG_w_enable(d2l_LANE_CLEAR_REG_w_enable),
    .d2l_LANE_CLEAR_REG_we(d2l_LANE_CLEAR_REG_we),
    .d2l_LANE_CLEAR_REG_re(d2l_LANE_CLEAR_REG_re),
    .d2l_LANE_INT_STATUS_REG_w(d2l_LANE_INT_STATUS_REG_w),
    .d2l_LANE_INT_STATUS_REG_w_enable(d2l_LANE_INT_STATUS_REG_w_enable),
    .d2l_LANE_INT_STATUS_REG_we(d2l_LANE_INT_STATUS_REG_we),
    .d2l_LANE_INT_STATUS_REG_re(d2l_LANE_INT_STATUS_REG_re),
    .d2l_LANE_STATUS_REG_w(d2l_LANE_STATUS_REG_w),
    .d2l_LANE_STATUS_REG_w_enable(d2l_LANE_STATUS_REG_w_enable),
    .d2l_LANE_STATUS_REG_we(d2l_LANE_STATUS_REG_we),
    .d2l_LANE_STATUS_REG_re(d2l_LANE_STATUS_REG_re),
    .d2l_LANE0_SEQUENCE_REG_w(d2l_LANE0_SEQUENCE_REG_w),
    .d2l_LANE0_SEQUENCE_REG_w_enable(d2l_LANE0_SEQUENCE_REG_w_enable),
    .d2l_LANE0_SEQUENCE_REG_we(d2l_LANE0_SEQUENCE_REG_we),
    .d2l_LANE0_SEQUENCE_REG_re(d2l_LANE0_SEQUENCE_REG_re),
    .d2l_LANE1_SEQUENCE_REG_w(d2l_LANE1_SEQUENCE_REG_w),
    .d2l_LANE1_SEQUENCE_REG_w_enable(d2l_LANE1_SEQUENCE_REG_w_enable),
    .d2l_LANE1_SEQUENCE_REG_we(d2l_LANE1_SEQUENCE_REG_we),
    .d2l_LANE1_SEQUENCE_REG_re(d2l_LANE1_SEQUENCE_REG_re),
    .d2l_LANE2_SEQUENCE_REG_w(d2l_LANE2_SEQUENCE_REG_w),
    .d2l_LANE2_SEQUENCE_REG_w_enable(d2l_LANE2_SEQUENCE_REG_w_enable),
    .d2l_LANE2_SEQUENCE_REG_we(d2l_LANE2_SEQUENCE_REG_we),
    .d2l_LANE2_SEQUENCE_REG_re(d2l_LANE2_SEQUENCE_REG_re),
    .d2l_LANE3_SEQUENCE_REG_w(d2l_LANE3_SEQUENCE_REG_w),
    .d2l_LANE3_SEQUENCE_REG_w_enable(d2l_LANE3_SEQUENCE_REG_w_enable),
    .d2l_LANE3_SEQUENCE_REG_we(d2l_LANE3_SEQUENCE_REG_we),
    .d2l_LANE3_SEQUENCE_REG_re(d2l_LANE3_SEQUENCE_REG_re),
    .d2l_LANE4_SEQUENCE_REG_w(d2l_LANE4_SEQUENCE_REG_w),
    .d2l_LANE4_SEQUENCE_REG_w_enable(d2l_LANE4_SEQUENCE_REG_w_enable),
    .d2l_LANE4_SEQUENCE_REG_we(d2l_LANE4_SEQUENCE_REG_we),
    .d2l_LANE4_SEQUENCE_REG_re(d2l_LANE4_SEQUENCE_REG_re),
    .d2l_LANE5_SEQUENCE_REG_w(d2l_LANE5_SEQUENCE_REG_w),
    .d2l_LANE5_SEQUENCE_REG_w_enable(d2l_LANE5_SEQUENCE_REG_w_enable),
    .d2l_LANE5_SEQUENCE_REG_we(d2l_LANE5_SEQUENCE_REG_we),
    .d2l_LANE5_SEQUENCE_REG_re(d2l_LANE5_SEQUENCE_REG_re),
    .d2l_LANE6_SEQUENCE_REG_w(d2l_LANE6_SEQUENCE_REG_w),
    .d2l_LANE6_SEQUENCE_REG_w_enable(d2l_LANE6_SEQUENCE_REG_w_enable),
    .d2l_LANE6_SEQUENCE_REG_we(d2l_LANE6_SEQUENCE_REG_we),
    .d2l_LANE6_SEQUENCE_REG_re(d2l_LANE6_SEQUENCE_REG_re),
    .d2l_LANE7_SEQUENCE_REG_w(d2l_LANE7_SEQUENCE_REG_w),
    .d2l_LANE7_SEQUENCE_REG_w_enable(d2l_LANE7_SEQUENCE_REG_w_enable),
    .d2l_LANE7_SEQUENCE_REG_we(d2l_LANE7_SEQUENCE_REG_we),
    .d2l_LANE7_SEQUENCE_REG_re(d2l_LANE7_SEQUENCE_REG_re),
    .d2l_LANE8_SEQUENCE_REG_w(d2l_LANE8_SEQUENCE_REG_w),
    .d2l_LANE8_SEQUENCE_REG_w_enable(d2l_LANE8_SEQUENCE_REG_w_enable),
    .d2l_LANE8_SEQUENCE_REG_we(d2l_LANE8_SEQUENCE_REG_we),
    .d2l_LANE8_SEQUENCE_REG_re(d2l_LANE8_SEQUENCE_REG_re),
    .d2l_LANE9_SEQUENCE_REG_w(d2l_LANE9_SEQUENCE_REG_w),
    .d2l_LANE9_SEQUENCE_REG_w_enable(d2l_LANE9_SEQUENCE_REG_w_enable),
    .d2l_LANE9_SEQUENCE_REG_we(d2l_LANE9_SEQUENCE_REG_we),
    .d2l_LANE9_SEQUENCE_REG_re(d2l_LANE9_SEQUENCE_REG_re),
    .d2l_LANE0_LENGTH_REG_w(d2l_LANE0_LENGTH_REG_w),
    .d2l_LANE0_LENGTH_REG_w_enable(d2l_LANE0_LENGTH_REG_w_enable),
    .d2l_LANE0_LENGTH_REG_we(d2l_LANE0_LENGTH_REG_we),
    .d2l_LANE0_LENGTH_REG_re(d2l_LANE0_LENGTH_REG_re),
    .d2l_LANE1_LENGTH_REG_w(d2l_LANE1_LENGTH_REG_w),
    .d2l_LANE1_LENGTH_REG_w_enable(d2l_LANE1_LENGTH_REG_w_enable),
    .d2l_LANE1_LENGTH_REG_we(d2l_LANE1_LENGTH_REG_we),
    .d2l_LANE1_LENGTH_REG_re(d2l_LANE1_LENGTH_REG_re),
    .d2l_LANE2_LENGTH_REG_w(d2l_LANE2_LENGTH_REG_w),
    .d2l_LANE2_LENGTH_REG_w_enable(d2l_LANE2_LENGTH_REG_w_enable),
    .d2l_LANE2_LENGTH_REG_we(d2l_LANE2_LENGTH_REG_we),
    .d2l_LANE2_LENGTH_REG_re(d2l_LANE2_LENGTH_REG_re),
    .d2l_LANE3_LENGTH_REG_w(d2l_LANE3_LENGTH_REG_w),
    .d2l_LANE3_LENGTH_REG_w_enable(d2l_LANE3_LENGTH_REG_w_enable),
    .d2l_LANE3_LENGTH_REG_we(d2l_LANE3_LENGTH_REG_we),
    .d2l_LANE3_LENGTH_REG_re(d2l_LANE3_LENGTH_REG_re),
    .d2l_LANE4_LENGTH_REG_w(d2l_LANE4_LENGTH_REG_w),
    .d2l_LANE4_LENGTH_REG_w_enable(d2l_LANE4_LENGTH_REG_w_enable),
    .d2l_LANE4_LENGTH_REG_we(d2l_LANE4_LENGTH_REG_we),
    .d2l_LANE4_LENGTH_REG_re(d2l_LANE4_LENGTH_REG_re),
    .d2l_LANE5_LENGTH_REG_w(d2l_LANE5_LENGTH_REG_w),
    .d2l_LANE5_LENGTH_REG_w_enable(d2l_LANE5_LENGTH_REG_w_enable),
    .d2l_LANE5_LENGTH_REG_we(d2l_LANE5_LENGTH_REG_we),
    .d2l_LANE5_LENGTH_REG_re(d2l_LANE5_LENGTH_REG_re),
    .d2l_LANE6_LENGTH_REG_w(d2l_LANE6_LENGTH_REG_w),
    .d2l_LANE6_LENGTH_REG_w_enable(d2l_LANE6_LENGTH_REG_w_enable),
    .d2l_LANE6_LENGTH_REG_we(d2l_LANE6_LENGTH_REG_we),
    .d2l_LANE6_LENGTH_REG_re(d2l_LANE6_LENGTH_REG_re),
    .d2l_LANE7_LENGTH_REG_w(d2l_LANE7_LENGTH_REG_w),
    .d2l_LANE7_LENGTH_REG_w_enable(d2l_LANE7_LENGTH_REG_w_enable),
    .d2l_LANE7_LENGTH_REG_we(d2l_LANE7_LENGTH_REG_we),
    .d2l_LANE7_LENGTH_REG_re(d2l_LANE7_LENGTH_REG_re),
    .d2l_LANE8_LENGTH_REG_w(d2l_LANE8_LENGTH_REG_w),
    .d2l_LANE8_LENGTH_REG_w_enable(d2l_LANE8_LENGTH_REG_w_enable),
    .d2l_LANE8_LENGTH_REG_we(d2l_LANE8_LENGTH_REG_we),
    .d2l_LANE8_LENGTH_REG_re(d2l_LANE8_LENGTH_REG_re),
    .d2l_LANE9_LENGTH_REG_w(d2l_LANE9_LENGTH_REG_w),
    .d2l_LANE9_LENGTH_REG_w_enable(d2l_LANE9_LENGTH_REG_w_enable),
    .d2l_LANE9_LENGTH_REG_we(d2l_LANE9_LENGTH_REG_we),
    .d2l_LANE9_LENGTH_REG_re(d2l_LANE9_LENGTH_REG_re),
    .d2l_LANE0_MATCH_COUNT_REG_w(d2l_LANE0_MATCH_COUNT_REG_w),
    .d2l_LANE0_MATCH_COUNT_REG_w_enable(d2l_LANE0_MATCH_COUNT_REG_w_enable),
    .d2l_LANE0_MATCH_COUNT_REG_we(d2l_LANE0_MATCH_COUNT_REG_we),
    .d2l_LANE0_MATCH_COUNT_REG_re(d2l_LANE0_MATCH_COUNT_REG_re),
    .d2l_LANE1_MATCH_COUNT_REG_w(d2l_LANE1_MATCH_COUNT_REG_w),
    .d2l_LANE1_MATCH_COUNT_REG_w_enable(d2l_LANE1_MATCH_COUNT_REG_w_enable),
    .d2l_LANE1_MATCH_COUNT_REG_we(d2l_LANE1_MATCH_COUNT_REG_we),
    .d2l_LANE1_MATCH_COUNT_REG_re(d2l_LANE1_MATCH_COUNT_REG_re),
    .d2l_LANE2_MATCH_COUNT_REG_w(d2l_LANE2_MATCH_COUNT_REG_w),
    .d2l_LANE2_MATCH_COUNT_REG_w_enable(d2l_LANE2_MATCH_COUNT_REG_w_enable),
    .d2l_LANE2_MATCH_COUNT_REG_we(d2l_LANE2_MATCH_COUNT_REG_we),
    .d2l_LANE2_MATCH_COUNT_REG_re(d2l_LANE2_MATCH_COUNT_REG_re),
    .d2l_LANE3_MATCH_COUNT_REG_w(d2l_LANE3_MATCH_COUNT_REG_w),
    .d2l_LANE3_MATCH_COUNT_REG_w_enable(d2l_LANE3_MATCH_COUNT_REG_w_enable),
    .d2l_LANE3_MATCH_COUNT_REG_we(d2l_LANE3_MATCH_COUNT_REG_we),
    .d2l_LANE3_MATCH_COUNT_REG_re(d2l_LANE3_MATCH_COUNT_REG_re),
    .d2l_LANE4_MATCH_COUNT_REG_w(d2l_LANE4_MATCH_COUNT_REG_w),
    .d2l_LANE4_MATCH_COUNT_REG_w_enable(d2l_LANE4_MATCH_COUNT_REG_w_enable),
    .d2l_LANE4_MATCH_COUNT_REG_we(d2l_LANE4_MATCH_COUNT_REG_we),
    .d2l_LANE4_MATCH_COUNT_REG_re(d2l_LANE4_MATCH_COUNT_REG_re),
    .d2l_LANE5_MATCH_COUNT_REG_w(d2l_LANE5_MATCH_COUNT_REG_w),
    .d2l_LANE5_MATCH_COUNT_REG_w_enable(d2l_LANE5_MATCH_COUNT_REG_w_enable),
    .d2l_LANE5_MATCH_COUNT_REG_we(d2l_LANE5_MATCH_COUNT_REG_we),
    .d2l_LANE5_MATCH_COUNT_REG_re(d2l_LANE5_MATCH_COUNT_REG_re),
    .d2l_LANE6_MATCH_COUNT_REG_w(d2l_LANE6_MATCH_COUNT_REG_w),
    .d2l_LANE6_MATCH_COUNT_REG_w_enable(d2l_LANE6_MATCH_COUNT_REG_w_enable),
    .d2l_LANE6_MATCH_COUNT_REG_we(d2l_LANE6_MATCH_COUNT_REG_we),
    .d2l_LANE6_MATCH_COUNT_REG_re(d2l_LANE6_MATCH_COUNT_REG_re),
    .d2l_LANE7_MATCH_COUNT_REG_w(d2l_LANE7_MATCH_COUNT_REG_w),
    .d2l_LANE7_MATCH_COUNT_REG_w_enable(d2l_LANE7_MATCH_COUNT_REG_w_enable),
    .d2l_LANE7_MATCH_COUNT_REG_we(d2l_LANE7_MATCH_COUNT_REG_we),
    .d2l_LANE7_MATCH_COUNT_REG_re(d2l_LANE7_MATCH_COUNT_REG_re),
    .d2l_LANE8_MATCH_COUNT_REG_w(d2l_LANE8_MATCH_COUNT_REG_w),
    .d2l_LANE8_MATCH_COUNT_REG_w_enable(d2l_LANE8_MATCH_COUNT_REG_w_enable),
    .d2l_LANE8_MATCH_COUNT_REG_we(d2l_LANE8_MATCH_COUNT_REG_we),
    .d2l_LANE8_MATCH_COUNT_REG_re(d2l_LANE8_MATCH_COUNT_REG_re),
    .d2l_LANE9_MATCH_COUNT_REG_w(d2l_LANE9_MATCH_COUNT_REG_w),
    .d2l_LANE9_MATCH_COUNT_REG_w_enable(d2l_LANE9_MATCH_COUNT_REG_w_enable),
    .d2l_LANE9_MATCH_COUNT_REG_we(d2l_LANE9_MATCH_COUNT_REG_we),
    .d2l_LANE9_MATCH_COUNT_REG_re(d2l_LANE9_MATCH_COUNT_REG_re),
    .h2l_LANE_INT_STATUS_REG_LANE0_w(h2l_LANE_INT_STATUS_REG_LANE0_w),
    .h2l_LANE_INT_STATUS_REG_LANE1_w(h2l_LANE_INT_STATUS_REG_LANE1_w),
    .h2l_LANE_INT_STATUS_REG_LANE2_w(h2l_LANE_INT_STATUS_REG_LANE2_w),
    .h2l_LANE_INT_STATUS_REG_LANE3_w(h2l_LANE_INT_STATUS_REG_LANE3_w),
    .h2l_LANE_INT_STATUS_REG_LANE4_w(h2l_LANE_INT_STATUS_REG_LANE4_w),
    .h2l_LANE_INT_STATUS_REG_LANE5_w(h2l_LANE_INT_STATUS_REG_LANE5_w),
    .h2l_LANE_INT_STATUS_REG_LANE6_w(h2l_LANE_INT_STATUS_REG_LANE6_w),
    .h2l_LANE_INT_STATUS_REG_LANE7_w(h2l_LANE_INT_STATUS_REG_LANE7_w),
    .h2l_LANE_INT_STATUS_REG_LANE8_w(h2l_LANE_INT_STATUS_REG_LANE8_w),
    .h2l_LANE_INT_STATUS_REG_LANE9_w(h2l_LANE_INT_STATUS_REG_LANE9_w),
    .h2l_LANE_STATUS_REG_LANE0_w(h2l_LANE_STATUS_REG_LANE0_w),
    .h2l_LANE_STATUS_REG_LANE1_w(h2l_LANE_STATUS_REG_LANE1_w),
    .h2l_LANE_STATUS_REG_LANE2_w(h2l_LANE_STATUS_REG_LANE2_w),
    .h2l_LANE_STATUS_REG_LANE3_w(h2l_LANE_STATUS_REG_LANE3_w),
    .h2l_LANE_STATUS_REG_LANE4_w(h2l_LANE_STATUS_REG_LANE4_w),
    .h2l_LANE_STATUS_REG_LANE5_w(h2l_LANE_STATUS_REG_LANE5_w),
    .h2l_LANE_STATUS_REG_LANE6_w(h2l_LANE_STATUS_REG_LANE6_w),
    .h2l_LANE_STATUS_REG_LANE7_w(h2l_LANE_STATUS_REG_LANE7_w),
    .h2l_LANE_STATUS_REG_LANE8_w(h2l_LANE_STATUS_REG_LANE8_w),
    .h2l_LANE_STATUS_REG_LANE9_w(h2l_LANE_STATUS_REG_LANE9_w),
    .h2l_LANE0_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE0_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE1_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE1_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE2_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE2_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE3_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE3_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE4_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE4_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE5_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE5_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE6_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE6_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE7_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE7_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE8_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE8_MATCH_COUNT_REG_MATCH_COUNT_w),
    .h2l_LANE9_MATCH_COUNT_REG_MATCH_COUNT_w(h2l_LANE9_MATCH_COUNT_REG_MATCH_COUNT_w),
    .l2d_ID_REG_r(l2d_ID_REG_r),
    .l2d_LANE_ENABLE_REG_r(l2d_LANE_ENABLE_REG_r),
    .l2d_LANE_IE_REG_r(l2d_LANE_IE_REG_r),
    .l2d_LANE_START_REG_r(l2d_LANE_START_REG_r),
    .l2d_LANE_CLEAR_REG_r(l2d_LANE_CLEAR_REG_r),
    .l2d_LANE_INT_STATUS_REG_r(l2d_LANE_INT_STATUS_REG_r),
    .l2d_LANE_STATUS_REG_r(l2d_LANE_STATUS_REG_r),
    .l2d_LANE0_SEQUENCE_REG_r(l2d_LANE0_SEQUENCE_REG_r),
    .l2d_LANE1_SEQUENCE_REG_r(l2d_LANE1_SEQUENCE_REG_r),
    .l2d_LANE2_SEQUENCE_REG_r(l2d_LANE2_SEQUENCE_REG_r),
    .l2d_LANE3_SEQUENCE_REG_r(l2d_LANE3_SEQUENCE_REG_r),
    .l2d_LANE4_SEQUENCE_REG_r(l2d_LANE4_SEQUENCE_REG_r),
    .l2d_LANE5_SEQUENCE_REG_r(l2d_LANE5_SEQUENCE_REG_r),
    .l2d_LANE6_SEQUENCE_REG_r(l2d_LANE6_SEQUENCE_REG_r),
    .l2d_LANE7_SEQUENCE_REG_r(l2d_LANE7_SEQUENCE_REG_r),
    .l2d_LANE8_SEQUENCE_REG_r(l2d_LANE8_SEQUENCE_REG_r),
    .l2d_LANE9_SEQUENCE_REG_r(l2d_LANE9_SEQUENCE_REG_r),
    .l2d_LANE0_LENGTH_REG_r(l2d_LANE0_LENGTH_REG_r),
    .l2d_LANE1_LENGTH_REG_r(l2d_LANE1_LENGTH_REG_r),
    .l2d_LANE2_LENGTH_REG_r(l2d_LANE2_LENGTH_REG_r),
    .l2d_LANE3_LENGTH_REG_r(l2d_LANE3_LENGTH_REG_r),
    .l2d_LANE4_LENGTH_REG_r(l2d_LANE4_LENGTH_REG_r),
    .l2d_LANE5_LENGTH_REG_r(l2d_LANE5_LENGTH_REG_r),
    .l2d_LANE6_LENGTH_REG_r(l2d_LANE6_LENGTH_REG_r),
    .l2d_LANE7_LENGTH_REG_r(l2d_LANE7_LENGTH_REG_r),
    .l2d_LANE8_LENGTH_REG_r(l2d_LANE8_LENGTH_REG_r),
    .l2d_LANE9_LENGTH_REG_r(l2d_LANE9_LENGTH_REG_r),
    .l2d_LANE0_MATCH_COUNT_REG_r(l2d_LANE0_MATCH_COUNT_REG_r),
    .l2d_LANE1_MATCH_COUNT_REG_r(l2d_LANE1_MATCH_COUNT_REG_r),
    .l2d_LANE2_MATCH_COUNT_REG_r(l2d_LANE2_MATCH_COUNT_REG_r),
    .l2d_LANE3_MATCH_COUNT_REG_r(l2d_LANE3_MATCH_COUNT_REG_r),
    .l2d_LANE4_MATCH_COUNT_REG_r(l2d_LANE4_MATCH_COUNT_REG_r),
    .l2d_LANE5_MATCH_COUNT_REG_r(l2d_LANE5_MATCH_COUNT_REG_r),
    .l2d_LANE6_MATCH_COUNT_REG_r(l2d_LANE6_MATCH_COUNT_REG_r),
    .l2d_LANE7_MATCH_COUNT_REG_r(l2d_LANE7_MATCH_COUNT_REG_r),
    .l2d_LANE8_MATCH_COUNT_REG_r(l2d_LANE8_MATCH_COUNT_REG_r),
    .l2d_LANE9_MATCH_COUNT_REG_r(l2d_LANE9_MATCH_COUNT_REG_r),
    .l2h_LANE_ENABLE_REG_LANE0_r(l2h_LANE_ENABLE_REG_LANE0_r),
    .l2h_LANE_ENABLE_REG_LANE1_r(l2h_LANE_ENABLE_REG_LANE1_r),
    .l2h_LANE_ENABLE_REG_LANE2_r(l2h_LANE_ENABLE_REG_LANE2_r),
    .l2h_LANE_ENABLE_REG_LANE3_r(l2h_LANE_ENABLE_REG_LANE3_r),
    .l2h_LANE_ENABLE_REG_LANE4_r(l2h_LANE_ENABLE_REG_LANE4_r),
    .l2h_LANE_ENABLE_REG_LANE5_r(l2h_LANE_ENABLE_REG_LANE5_r),
    .l2h_LANE_ENABLE_REG_LANE6_r(l2h_LANE_ENABLE_REG_LANE6_r),
    .l2h_LANE_ENABLE_REG_LANE7_r(l2h_LANE_ENABLE_REG_LANE7_r),
    .l2h_LANE_ENABLE_REG_LANE8_r(l2h_LANE_ENABLE_REG_LANE8_r),
    .l2h_LANE_ENABLE_REG_LANE9_r(l2h_LANE_ENABLE_REG_LANE9_r),
    .l2h_LANE_IE_REG_LANE0_r(l2h_LANE_IE_REG_LANE0_r),
    .l2h_LANE_IE_REG_LANE1_r(l2h_LANE_IE_REG_LANE1_r),
    .l2h_LANE_IE_REG_LANE2_r(l2h_LANE_IE_REG_LANE2_r),
    .l2h_LANE_IE_REG_LANE3_r(l2h_LANE_IE_REG_LANE3_r),
    .l2h_LANE_IE_REG_LANE4_r(l2h_LANE_IE_REG_LANE4_r),
    .l2h_LANE_IE_REG_LANE5_r(l2h_LANE_IE_REG_LANE5_r),
    .l2h_LANE_IE_REG_LANE6_r(l2h_LANE_IE_REG_LANE6_r),
    .l2h_LANE_IE_REG_LANE7_r(l2h_LANE_IE_REG_LANE7_r),
    .l2h_LANE_IE_REG_LANE8_r(l2h_LANE_IE_REG_LANE8_r),
    .l2h_LANE_IE_REG_LANE9_r(l2h_LANE_IE_REG_LANE9_r),
    .l2h_LANE_START_REG_LANE0_r(l2h_LANE_START_REG_LANE0_r),
    .l2h_LANE_START_REG_LANE1_r(l2h_LANE_START_REG_LANE1_r),
    .l2h_LANE_START_REG_LANE2_r(l2h_LANE_START_REG_LANE2_r),
    .l2h_LANE_START_REG_LANE3_r(l2h_LANE_START_REG_LANE3_r),
    .l2h_LANE_START_REG_LANE4_r(l2h_LANE_START_REG_LANE4_r),
    .l2h_LANE_START_REG_LANE5_r(l2h_LANE_START_REG_LANE5_r),
    .l2h_LANE_START_REG_LANE6_r(l2h_LANE_START_REG_LANE6_r),
    .l2h_LANE_START_REG_LANE7_r(l2h_LANE_START_REG_LANE7_r),
    .l2h_LANE_START_REG_LANE8_r(l2h_LANE_START_REG_LANE8_r),
    .l2h_LANE_START_REG_LANE9_r(l2h_LANE_START_REG_LANE9_r),
    .l2h_LANE_CLEAR_REG_LANE0_r(l2h_LANE_CLEAR_REG_LANE0_r),
    .l2h_LANE_CLEAR_REG_LANE1_r(l2h_LANE_CLEAR_REG_LANE1_r),
    .l2h_LANE_CLEAR_REG_LANE2_r(l2h_LANE_CLEAR_REG_LANE2_r),
    .l2h_LANE_CLEAR_REG_LANE3_r(l2h_LANE_CLEAR_REG_LANE3_r),
    .l2h_LANE_CLEAR_REG_LANE4_r(l2h_LANE_CLEAR_REG_LANE4_r),
    .l2h_LANE_CLEAR_REG_LANE5_r(l2h_LANE_CLEAR_REG_LANE5_r),
    .l2h_LANE_CLEAR_REG_LANE6_r(l2h_LANE_CLEAR_REG_LANE6_r),
    .l2h_LANE_CLEAR_REG_LANE7_r(l2h_LANE_CLEAR_REG_LANE7_r),
    .l2h_LANE_CLEAR_REG_LANE8_r(l2h_LANE_CLEAR_REG_LANE8_r),
    .l2h_LANE_CLEAR_REG_LANE9_r(l2h_LANE_CLEAR_REG_LANE9_r),
    .l2h_LANE0_SEQUENCE_REG_SEQUENCE_r(l2h_LANE0_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE1_SEQUENCE_REG_SEQUENCE_r(l2h_LANE1_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE2_SEQUENCE_REG_SEQUENCE_r(l2h_LANE2_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE3_SEQUENCE_REG_SEQUENCE_r(l2h_LANE3_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE4_SEQUENCE_REG_SEQUENCE_r(l2h_LANE4_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE5_SEQUENCE_REG_SEQUENCE_r(l2h_LANE5_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE6_SEQUENCE_REG_SEQUENCE_r(l2h_LANE6_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE7_SEQUENCE_REG_SEQUENCE_r(l2h_LANE7_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE8_SEQUENCE_REG_SEQUENCE_r(l2h_LANE8_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE9_SEQUENCE_REG_SEQUENCE_r(l2h_LANE9_SEQUENCE_REG_SEQUENCE_r),
    .l2h_LANE0_LENGTH_REG_LENGTH_r(l2h_LANE0_LENGTH_REG_LENGTH_r),
    .l2h_LANE1_LENGTH_REG_LENGTH_r(l2h_LANE1_LENGTH_REG_LENGTH_r),
    .l2h_LANE2_LENGTH_REG_LENGTH_r(l2h_LANE2_LENGTH_REG_LENGTH_r),
    .l2h_LANE3_LENGTH_REG_LENGTH_r(l2h_LANE3_LENGTH_REG_LENGTH_r),
    .l2h_LANE4_LENGTH_REG_LENGTH_r(l2h_LANE4_LENGTH_REG_LENGTH_r),
    .l2h_LANE5_LENGTH_REG_LENGTH_r(l2h_LANE5_LENGTH_REG_LENGTH_r),
    .l2h_LANE6_LENGTH_REG_LENGTH_r(l2h_LANE6_LENGTH_REG_LENGTH_r),
    .l2h_LANE7_LENGTH_REG_LENGTH_r(l2h_LANE7_LENGTH_REG_LENGTH_r),
    .l2h_LANE8_LENGTH_REG_LENGTH_r(l2h_LANE8_LENGTH_REG_LENGTH_r),
    .l2h_LANE9_LENGTH_REG_LENGTH_r(l2h_LANE9_LENGTH_REG_LENGTH_r) );
    
endmodule

