

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sun Mar 12 16:50:54 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        matrixmul
    * Solution:       solution6 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ matrixmul  |    II|  7.48|       10|  133.300|         -|        5|     -|       yes|     -|  18 (~0%)|  632 (~0%)|  581 (~0%)|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| a_address0   | 2        |
| a_address1   | 2        |
| a_q0         | 24       |
| a_q1         | 24       |
| b_0_address0 | 2        |
| b_0_address1 | 2        |
| b_0_q0       | 8        |
| b_0_q1       | 8        |
| b_1_address0 | 2        |
| b_1_address1 | 2        |
| b_1_q0       | 8        |
| b_1_q1       | 8        |
| b_2_address0 | 2        |
| b_2_address1 | 2        |
| b_2_q0       | 8        |
| b_2_q1       | 8        |
| res_address0 | 4        |
| res_address1 | 4        |
| res_d0       | 16       |
| res_d1       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| a        | a_address1   | port    | offset   |
| a        | a_ce1        | port    |          |
| a        | a_q1         | port    |          |
| b        | b_0_address0 | port    | offset   |
| b        | b_0_ce0      | port    |          |
| b        | b_0_q0       | port    |          |
| b        | b_0_address1 | port    | offset   |
| b        | b_0_ce1      | port    |          |
| b        | b_0_q1       | port    |          |
| b        | b_1_address0 | port    | offset   |
| b        | b_1_ce0      | port    |          |
| b        | b_1_q0       | port    |          |
| b        | b_1_address1 | port    | offset   |
| b        | b_1_ce1      | port    |          |
| b        | b_1_q1       | port    |          |
| b        | b_2_address0 | port    | offset   |
| b        | b_2_ce0      | port    |          |
| b        | b_2_q0       | port    |          |
| b        | b_2_address1 | port    | offset   |
| b        | b_2_ce1      | port    |          |
| b        | b_2_q1       | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
| res      | res_address1 | port    | offset   |
| res      | res_ce1      | port    |          |
| res      | res_we1      | port    |          |
| res      | res_d1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-------------+-----+-------+---------+
| Name                               | DSP | Pragma | Variable    | Op  | Impl  | Latency |
+------------------------------------+-----+--------+-------------+-----+-------+---------+
| + matrixmul                        | 18  |        |             |     |       |         |
|   mul_8s_8s_16_1_1_U1              | -   |        | mul_ln60    | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U18 | 1   |        | mul_ln60_1  | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U10  | 1   |        | mul_ln60_2  | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U10  | 1   |        | add_ln60    | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U18 | 1   |        | add_ln60_1  | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U2              | -   |        | mul_ln60_3  | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U19 | 1   |        | mul_ln60_4  | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U11  | 1   |        | mul_ln60_5  | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U11  | 1   |        | add_ln60_2  | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U19 | 1   |        | add_ln60_3  | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U3              | -   |        | mul_ln60_6  | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U20 | 1   |        | mul_ln60_7  | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U14  | 1   |        | mul_ln60_8  | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U14  | 1   |        | add_ln60_4  | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U20 | 1   |        | add_ln60_5  | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U4              | -   |        | mul_ln60_9  | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U22 | 1   |        | mul_ln60_10 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U12  | 1   |        | mul_ln60_11 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U12  | 1   |        | add_ln60_6  | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U22 | 1   |        | add_ln60_7  | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U5              | -   |        | mul_ln60_12 | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U23 | 1   |        | mul_ln60_13 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U13  | 1   |        | mul_ln60_14 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U13  | 1   |        | add_ln60_8  | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U23 | 1   |        | add_ln60_9  | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U6              | -   |        | mul_ln60_15 | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U24 | 1   |        | mul_ln60_16 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U15  | 1   |        | mul_ln60_17 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U15  | 1   |        | add_ln60_10 | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U24 | 1   |        | add_ln60_11 | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U7              | -   |        | mul_ln60_18 | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U25 | 1   |        | mul_ln60_19 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U16  | 1   |        | mul_ln60_20 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U16  | 1   |        | add_ln60_12 | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U25 | 1   |        | add_ln60_13 | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U8              | -   |        | mul_ln60_21 | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U26 | 1   |        | mul_ln60_22 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U17  | 1   |        | mul_ln60_23 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U17  | 1   |        | add_ln60_14 | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U26 | 1   |        | add_ln60_15 | add | dsp48 | 3       |
|   mul_8s_8s_16_1_1_U9              | -   |        | mul_ln60_24 | mul | auto  | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U27 | 1   |        | mul_ln60_25 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U21  | 1   |        | mul_ln60_26 | mul | dsp48 | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U21  | 1   |        | add_ln60_16 | add | dsp48 | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U27 | 1   |        | add_ln60_17 | add | dsp48 | 3       |
+------------------------------------+-----+--------+-------------+-----+-------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+------------------------------------------------------+
| Type            | Options                   | Location                                             |
+-----------------+---------------------------+------------------------------------------------------+
| array_partition | variable=b complete dim=1 | matrixmul/solution6/directives.tcl:9 in matrixmul, b |
| array_reshape   | variable=a complete dim=2 | matrixmul/solution6/directives.tcl:6 in matrixmul, a |
| pipeline        |                           | matrixmul/solution6/directives.tcl:7 in matrixmul    |
+-----------------+---------------------------+------------------------------------------------------+


