#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun Apr 14 00:09:12 2024
# Process ID: 21428
# Current directory: C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6208 C:\Users\USER\Documents\vivado projects\Nano processor\Multiplexers\Multiplexers.xpr
# Log file: C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/vivado.log
# Journal file: C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun Apr 14 00:10:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.runs/synth_1/runme.log
[Sun Apr 14 00:10:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1150.695 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1150.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1262.715 ; gain = 380.258
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_2_way_3_bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1758.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.srcs/sources_1/new/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (1#1) [C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.srcs/sources_1/new/MUX_2_way_3_bit.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1758.316 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1758.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1758.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1826.598 ; gain = 68.281
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close [ open {C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.srcs/sources_1/new/MUX_8_way_4_bit.vhd} w ]
add_files {{C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.srcs/sources_1/new/MUX_8_way_4_bit.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.srcs/sources_1/new/MUX_8_way_4_bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/USER/Documents/vivado projects/Nano processor/Multiplexers/Multiplexers.srcs/sources_1/new/MUX_8_way_4_bit.vhd}}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 01:10:20 2024...
