David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Matthew D. Allen , Srinath Sridharan , Gurindar S. Sohi, Serialization sets: a dynamic dependence-based parallel execution model, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA[doi>10.1145/1504176.1504190]
Awasthi, M., Sudan, K., Balasubramonian, R., and Carter, J. 2009. Dynamic hardware- assisted software-controlled page placement to manage capacity allocation and sharing within large caches. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA'09). 250--261.
Reza Azimi , Livio Soares , Michael Stumm , Thomas Walsh , Angela Demke Brown, Path: page access tracking to improve memory management, Proceedings of the 6th international symposium on Memory management, October 21-22, 2007, Montreal, Quebec, Canada[doi>10.1145/1296907.1296914]
Reza Azimi , David K. Tam , Livio Soares , Michael Stumm, Enhancing operating system support for multicore processors by using hardware performance monitoring, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531803]
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Mohammad Banikazemi , Dan Poff , Bulent Abali, PAM: a novel performance/power aware meta-scheduler for multi-core systems, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
Andrew Baumann , Paul Barham , Pierre-Evariste Dagand , Tim Harris , Rebecca Isaacs , Simon Peter , Timothy Roscoe , Adrian Schüpbach , Akhilesh Singhania, The multikernel: a new OS architecture for scalable multicore systems, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629579]
E. Berg , E. Hagersten, StatCache: a probabilistic approach to efficient and accurate data locality analysis, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.20-27, March 10-12, 2004
Micah J. Best , Shane Mottishaw , Craig Mustard , Mark Roth , Alexandra Fedorova , Andrew Brownsword, Synchronization via scheduling: techniques for efficiently managing shared state, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993573]
Ramazan Bitirgen , Engin Ipek , Jose F. Martinez, Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.318-329, November 08-12, 2008[doi>10.1109/MICRO.2008.4771801]
Blagodurov, S. and Fedorova, A. 2011. User-level scheduling on NUMA multicore systems under Linux. In Proceedings of the 13th Annual Linux Symposium.
Sergey Blagodurov , Sergey Zhuravlev , Mohammad Dashti , Alexandra Fedorova, A case for NUMA-aware contention management on multicore systems, Proceedings of the 2011 USENIX conference on USENIX annual technical conference, p.1-1, June 15-17, 2011, Portland, OR
Robert D. Blumofe , Christopher F. Joerg , Bradley C. Kuszmaul , Charles E. Leiserson , Keith H. Randall , Yuli Zhou, Cilk: an efficient multithreaded runtime system, Journal of Parallel and Distributed Computing, v.37 n.1, p.55-69, Aug. 25, 1996[doi>10.1006/jpdc.1996.0107]
Silas Boyd-Wickizer , Haibo Chen , Rong Chen , Yandong Mao , Frans Kaashoek , Robert Morris , Aleksey Pesterev , Lex Stein , Ming Wu , Yuehua Dai , Yang Zhang , Zheng Zhang, Corey: an operating system for many cores, Proceedings of the 8th USENIX conference on Operating systems design and implementation, p.43-57, December 08-10, 2008, San Diego, California
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232983]
Calin Cascaval , Luiz De Rose , David A. Padua , Daniel A. Reed, Compile-Time Based Performance Prediction, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.365-379, August 04-06, 1999
Dhruba Chandra , Fei Guo , Seongbeom Kim , Yan Solihin, Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.340-351, February 12-16, 2005[doi>10.1109/HPCA.2005.27]
Robit Chandra , Leonardo Dagum , Dave Kohr , Dror Maydan , Jeff McDonald , Ramesh Menon, Parallel programming in OpenMP, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Jichuan Chang , Gurindar S. Sohi, Cooperative cache partitioning for chip multiprocessors, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington[doi>10.1145/1274971.1275005]
Chaudhuri, M. 2009. PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture, 2009 (HPCA 2009). 227--238.
Rong Chen , Haibo Chen , Binyu Zang, Tiled-MapReduce: optimizing resource usages of data-parallel applications on multicore with tiling, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854337]
Chew, J. 2006. Memory placement optimization (MPO) (http://opensolaris.org/os/community/&percnt; linebreak{0}performance/numa/mpo update.pdf).
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Optimizing Replication, Communication, and Capacity Allocation in CMPs, Proceedings of the 32nd annual international symposium on Computer Architecture, p.357-368, June 04-08, 2005[doi>10.1109/ISCA.2005.39]
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
Colmenares, J. A., Bird, S., Cook, H., Pearce, P., Zhu, D., Shalf, J., Hofmeyr, S., Asanovic', K., and Kubiatowicz, J. 2010. Resource management in the tessellation manycore OS. In Poster session at 2nd USENIX Workshop on Hot Topics in Parallelism.
V. Delaluz , A. Sivasubramaniam , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Scheduler-based DRAM energy management, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514095]
Peter J. Denning, The working set model for program behavior, Communications of the ACM, v.11 n.5, p.323-333, May 1968[doi>10.1145/363095.363141]
Haakon Dybdahl , Per Stenstrom, An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.2-12, February 10-14, 2007[doi>10.1109/HPCA.2007.346180]
Alexandra Fedorova , Margo Seltzer , Michael D. Smith, Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.25-38, September 15-19, 2007[doi>10.1109/PACT.2007.40]
Ann Gordon-Ross , Pablo Viana , Frank Vahid , Walid Najjar , Edna Barros, A one-shot configurable-cache tuner for improved energy and performance, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Fei Guo , Hari Kannan , Li Zhao , Ramesh Illikkal , Ravi Iyer , Don Newell , Yan Solihin , Christos Kozyrakis, From chaos to QoS: case studies in CMP resource management, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241608]
Fei Guo , Yan Solihin, An analytical model for cache replacement policy performance, Proceedings of the joint international conference on Measurement and modeling of computer systems, June 26-30, 2006, Saint Malo, France[doi>10.1145/1140277.1140304]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
Steven Hofmeyr , Costin Iancu , Filip Blagojević, Load balancing on speed, Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, January 09-14, 2010, Bangalore, India[doi>10.1145/1693453.1693475]
Kenneth Hoste , Lieven Eeckhout, Microarchitecture-Independent Workload Characterization, IEEE Micro, v.27 n.3, p.63-72, May 2007[doi>10.1109/MM.2007.56]
Lisa R. Hsu , Steven K. Reinhardt , Ravishankar Iyer , Srihari Makineni, Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152161]
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.343-354, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.4]
Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.39-50, June 21-25, 2008[doi>10.1109/ISCA.2008.21]
Michael Isard , Mihai Budiu , Yuan Yu , Andrew Birrell , Dennis Fetterly, Dryad: distributed data-parallel programs from sequential building blocks, Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007, March 21-23, 2007, Lisbon, Portugal[doi>10.1145/1272996.1273005]
Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006246]
Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 12-16, 2007, San Diego, California, USA[doi>10.1145/1254882.1254886]
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
Xiaowei Jiang , Asit Mishra , Li Zhao , Ravishankar Iyer , Zhen Fang , Sadagopan Srinivasan , Srihari Makineni , Paul Brett , Chita R. Das, ACCESS: Smart scheduling for asymmetric cache CMPs, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.527-538, February 12-16, 2011
Yunlian Jiang , Xipeng Shen , Jie Chen , Rahul Tripathi, Analysis and approximation of optimal co-scheduling on chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454146]
Kamali, A. 2010. Sharing aware scheduling on multicore systems. M.S. dissertation, Simon Fraser University, Burnaby, BC, Canada.
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010. ATLAS: A scalable and high- performance scheduling algorithm for multiple memory controllers. In Proceedings of the IEEE 16<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'10). 1--12.
Klues, K., Rhoden, B., Waterman, A., Zhu, D., and Brewer, E. 2010. Processes and resource management in a scalable many-core OS. In Poster session at 2nd USENIX Workshop on Hot Topics in Parallelism.
Rob Knauerhase , Paul Brett , Barbara Hohlt , Tong Li , Scott Hahn, Using OS Observations to Improve Performance in Multicore Systems, IEEE Micro, v.28 n.3, p.54-66, May 2008[doi>10.1109/MM.2008.48]
Kathleen Knobe, Ease of use with concurrent collections (CnC), Proceedings of the First USENIX conference on Hot topics in parallelism, p.17-17, March 30-31, 2009, Berkeley, California
Masaaki Kondo , Hiroshi Sasaki , Hiroshi Nakamura, Improving fairness, throughput and energy-efficiency on a chip multiprocessor through DVFS, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241609]
Isao Kotera , Ryusuke Egawa , Hiroyuki Takizawa , Hiroaki Kobayashi, A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.113-120, September 16-16, 2007, Brasov, Romania[doi>10.1145/1327171.1327185]
Isao Kotera , Ryusuke Egawa , Hiroyuki Takizawa , Hiroaki Kobayashi, Modeling of cache access behavior based on Zipf's law, Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture, p.9-15, October 26-26, 2008, Toronto, Canada[doi>10.1145/1509084.1509086]
Evangelos Koukis , Nectarios Koziris, Memory Bandwidth Aware Scheduling for SMP Cluster Nodes, Proceedings of the 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing, p.187-196, February 09-12, 2005[doi>10.1109/EMPDP.2005.26]
Milind Kulkarni , Keshav Pingali , Bruce Walter , Ganesh Ramanarayanan , Kavita Bala , L. Paul Chew, Optimistic parallelism requires abstractions, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250759]
Kishore Kumar Pusukuri , David Vengerov , Alexandra Fedorova , Vana Kalogeraki, FACT: a framework for adaptive contention-aware thread migrations, Proceedings of the 8th ACM International Conference on Computing Frontiers, May 03-05, 2011, Ischia, Italy[doi>10.1145/2016604.2016647]
Rubao Lee , Xiaoning Ding , Feng Chen , Qingda Lu , Xiaodong Zhang, MCC-DB: minimizing cache conflicts in multi-core processors for databases, Proceedings of the VLDB Endowment, v.2 n.1, August 2009
Leonard, T. 2007. Dragged kicking and screaming: Source multicore. In Proceedings of the Game Developers Conference.
Tong Li , Dan Baumberger , David A. Koufaty , Scott Hahn, Efficient operating system scheduling for performance-asymmetric multi-core architectures, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362694]
Yun Liang , Tulika Mitra, Cache modeling in probabilistic execution time analysis, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391551]
Yun Liang , Tulika Mitra, Static analysis for fast and accurate design space exploration of caches, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450159]
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., and Sadayappan, P. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'08). 367--378.
Jiang Lin , Qingda Lu , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , P. Sadayappan, Enabling software management for multicore caches with a lightweight hardware support, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654074]
Chun Liu , Anand Sivasubramaniam , Mahmut Kandemir, Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.176, February 14-18, 2004[doi>10.1109/HPCA.2004.10017]
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Robert L. McGregor , Christos D. Antonopoulos , Dimitrios S. Nikolopoulos, Scheduling Algorithms for Effective Thread Pairing on Hybrid Multiprocessors, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers, p.28.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.390]
Andreas Merkel , Jan Stoess , Frank Bellosa, Resource-conscious scheduling for energy efficiency on multicore processors, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755930]
Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Rizos Sakellariou , Mateo Valero, FlexDCP: a QoS framework for CMP architectures, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531806]
Thomas Moscibroda , Onur Mutlu, Memory performance attacks: denial of memory service in multi-core systems, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-18, August 06-10, 2007, Boston, MA
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Kyle J. Nesbit , James Laudon , James E. Smith, Virtual private caches, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250671]
Aleksey Pesterev , Nickolai Zeldovich , Robert T. Morris, Locating cache performance bottlenecks using data profiling, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755947]
Simon Peter , Adrian Schüpbach , Paul Barham , Andrew Baumann , Rebecca Isaacs , Tim Harris , Timothy Roscoe, Design principles for end-to-end multicore schedulers, Proceedings of the 2nd USENIX conference on Hot topics in parallelism, p.10-10, June 14-15, 2010, Berkeley, CA
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Nauman Rafique , Won-Taek Lim , Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152160]
Rakesh Reddy , Peter Petrov, Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289917]
Reinders, J. 2007. Intel Threading Building Blocks: Outfitting C&plus;&plus; for Multi-Core Processor Parallelism. O'Reilly. (ASPLOS'10, EUROPAR'09.)
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Xudong Shi , Feiqi Su , Jih-kwon Peir , Ye Xia , Zhen Yang, CMP cache performance projection: accessibility vs. capacity, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241607]
Allan Snavely , Dean M. Tullsen , Geoff Voelker, Symbiotic jobscheduling with priorities for a simultaneous multithreading processor, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511343]
Livio Soares , David Tam , Michael Stumm, Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.258-269, November 08-12, 2008[doi>10.1109/MICRO.2008.4771796]
Shekhar Srikantaiah , Reetuparna Das , Asit K. Mishra , Chita R. Das , Mahmut Kandemir, A case for integrated processor-cache partitioning in chip multiprocessors, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654066]
Shekhar Srikantaiah , Mahmut Kandemir , Mary Jane Irwin, Adaptive set pinning: managing shared caches in chip multiprocessors, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346299]
Harold S. Stone , John Turek , Joel L. Wolf, Optimal Partitioning of Cache Memory, IEEE Transactions on Computers, v.41 n.9, p.1054-1068, September 1992[doi>10.1109/12.165388]
G. Edward Suh , Srinivas Devadas , Larry Rudolph, A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.117, February 02-06, 2002
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
David Tam , Reza Azimi , Michael Stumm, Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors, Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007, March 21-23, 2007, Lisbon, Portugal[doi>10.1145/1272996.1273004]
David K. Tam , Reza Azimi , Livio B. Soares , Michael Stumm, RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508259]
R. Thekkath , S. J. Eggers, Impact of sharing-based thread placement on multithreaded architectures, Proceedings of the 21st annual international symposium on Computer architecture, p.176-186, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192027]
Kai Tian , Yunlian Jiang , Xipeng Shen, A study on optimally co-scheduling jobs of different lengths on chip multiprocessors, Proceedings of the 6th ACM conference on Computing frontiers, May 18-20, 2009, Ischia, Italy[doi>10.1145/1531743.1531752]
Pablo Viana , Ann Gordon-Ross , Edna Barros , Frank Vahid, A table-based method for single-pass cache optimization, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366129]
Shuo Wang , Lei Wang, Thread-associative memory for multicore and multithreaded computing, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165606]
Jonathan Weinberg , Allan Edward Snavely, Accurate memory signatures and synthetic address traces for HPC applications, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece[doi>10.1145/1375527.1375536]
Xie, Y. and Loh, G. 2008. Dynamic classification of program memory behaviors in CMPs. In Proceedings of CMP-MSI, held in conjunction with ISCA-35.
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555778]
Eddy Z. Zhang , Yunlian Jiang , Xipeng Shen, Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs?, Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, January 09-14, 2010, Bangalore, India[doi>10.1145/1693453.1693482]
Xiao Zhang , Sandhya Dwarkadas , Kai Shen, Towards practical page coloring-based multicore cache management, Proceedings of the 4th ACM European conference on Computer systems, April 01-03, 2009, Nuremberg, Germany[doi>10.1145/1519065.1519076]
Li Zhao , Ravi Iyer , Ramesh Illikkal , Jaideep Moses , Srihari Makineni , Don Newell, CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.339-352, September 15-19, 2007[doi>10.1109/PACT.2007.19]
Yutao Zhong , Xipeng Shen , Chen Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.6, p.1-39, August 2009[doi>10.1145/1552309.1552310]
Pin Zhou , Vivek Pandey , Jagadeesan Sundaresan , Anand Raghuraman , Yuanyuan Zhou , Sanjeev Kumar, Dynamic tracking of page miss ratio curve for memory management, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024415]
Sergey Zhuravlev , Sergey Blagodurov , Alexandra Fedorova, Addressing shared resource contention in multicore processors via scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736036]
