============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:45:27 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         396 12479.262 732002.864 744482.126 
  TOP                        396 12479.262 706325.681 718804.943 
    stoch2bin                144  5667.098 283020.346 288687.443 
      inc_add_23_27_1         28  1329.401  17545.317  18874.718 
    genblk1[3].genblk1.sng    63  1706.152  94034.188  95740.340 
      ctr                     38  1501.257  80705.046  82206.302 
    genblk1[0].genblk1.sng    62  1686.398 105158.832 106845.230 
      ctr                     37  1481.503  92313.325  93794.828 
    genblk1[1].genblk1.sng    62  1686.398 106766.870 108453.268 
      ctr                     37  1481.503  93302.832  94784.335 
    genblk1[2].genblk1.sng    62  1686.398 107366.125 109052.523 
      ctr                     37  1481.503  93594.901  95076.404 

