<stg><name>compute_not_concat</name>


<trans_list>

<trans id="312" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32">
<![CDATA[
:0 %fout = alloca i32 1

]]></Node>
<StgValue><ssdm name="fout"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32">
<![CDATA[
:1 %nd = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_V_0_0, i28 %out_nodes_features_V_0_1, i28 %out_nodes_features_V_0_2, i28 %out_nodes_features_V_0_3, i28 %out_nodes_features_V_0_4, i28 %out_nodes_features_V_0_5, i28 %out_nodes_features_V_0_6, i28 %out_nodes_features_V_0_7, i28 %out_nodes_features_V_0_8, i28 %out_nodes_features_V_0_9, i28 %out_nodes_features_V_0_10, i28 %out_nodes_features_V_0_11, i28 %out_nodes_features_V_0_12, i28 %out_nodes_features_V_0_13, i28 %out_nodes_features_V_0_14, i28 %out_nodes_features_V_0_15, i28 %out_nodes_features_V_1_0, i28 %out_nodes_features_V_1_1, i28 %out_nodes_features_V_1_2, i28 %out_nodes_features_V_1_3, i28 %out_nodes_features_V_1_4, i28 %out_nodes_features_V_1_5, i28 %out_nodes_features_V_1_6, i28 %out_nodes_features_V_1_7, i28 %out_nodes_features_V_1_8, i28 %out_nodes_features_V_1_9, i28 %out_nodes_features_V_1_10, i28 %out_nodes_features_V_1_11, i28 %out_nodes_features_V_1_12, i28 %out_nodes_features_V_1_13, i28 %out_nodes_features_V_1_14, i28 %out_nodes_features_V_1_15, i28 %out_nodes_features_V_2_0, i28 %out_nodes_features_V_2_1, i28 %out_nodes_features_V_2_2, i28 %out_nodes_features_V_2_3, i28 %out_nodes_features_V_2_4, i28 %out_nodes_features_V_2_5, i28 %out_nodes_features_V_2_6, i28 %out_nodes_features_V_2_7, i28 %out_nodes_features_V_2_8, i28 %out_nodes_features_V_2_9, i28 %out_nodes_features_V_2_10, i28 %out_nodes_features_V_2_11, i28 %out_nodes_features_V_2_12, i28 %out_nodes_features_V_2_13, i28 %out_nodes_features_V_2_14, i28 %out_nodes_features_V_2_15, i28 %out_nodes_features_V_3_0, i28 %out_nodes_features_V_3_1, i28 %out_nodes_features_V_3_2, i28 %out_nodes_features_V_3_3, i28 %out_nodes_features_V_3_4, i28 %out_nodes_features_V_3_5, i28 %out_nodes_features_V_3_6, i28 %out_nodes_features_V_3_7, i28 %out_nodes_features_V_3_8, i28 %out_nodes_features_V_3_9, i28 %out_nodes_features_V_3_10, i28 %out_nodes_features_V_3_11, i28 %out_nodes_features_V_3_12, i28 %out_nodes_features_V_3_13, i28 %out_nodes_features_V_3_14, i28 %out_nodes_features_V_3_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %store_ln185 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %store_ln185 = store i5 0, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7 %store_ln185 = store i5 0, i5 %fout

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln185 = br void

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %icmp_ln185 = icmp_eq  i9 %indvar_flatten_load, i9 304

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln185_1 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln185_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln185 = br i1 %icmp_ln185, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split3:0 %fout_load = load i5 %fout

]]></Node>
<StgValue><ssdm name="fout_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split3:1 %nd_load = load i5 %nd

]]></Node>
<StgValue><ssdm name="nd_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:2 %add_ln185 = add i5 %nd_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:5 %icmp_ln186 = icmp_eq  i5 %fout_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:6 %select_ln185 = select i1 %icmp_ln186, i5 0, i5 %fout_load

]]></Node>
<StgValue><ssdm name="select_ln185"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:7 %select_ln185_2 = select i1 %icmp_ln186, i5 %add_ln185, i5 %nd_load

]]></Node>
<StgValue><ssdm name="select_ln185_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="5">
<![CDATA[
.split3:8 %zext_ln185 = zext i5 %select_ln185_2

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:41 %out_nodes_features_V_1_0_addr = getelementptr i28 %out_nodes_features_V_1_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="7">
<![CDATA[
.split3:42 %out_nodes_features_V_1_0_load = load i7 %out_nodes_features_V_1_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_0_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:43 %out_nodes_features_V_1_1_addr = getelementptr i28 %out_nodes_features_V_1_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="28" op_0_bw="7">
<![CDATA[
.split3:44 %out_nodes_features_V_1_1_load = load i7 %out_nodes_features_V_1_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:45 %out_nodes_features_V_1_2_addr = getelementptr i28 %out_nodes_features_V_1_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="28" op_0_bw="7">
<![CDATA[
.split3:46 %out_nodes_features_V_1_2_load = load i7 %out_nodes_features_V_1_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_2_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:47 %out_nodes_features_V_1_3_addr = getelementptr i28 %out_nodes_features_V_1_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="7">
<![CDATA[
.split3:48 %out_nodes_features_V_1_3_load = load i7 %out_nodes_features_V_1_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_3_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:49 %out_nodes_features_V_1_4_addr = getelementptr i28 %out_nodes_features_V_1_4, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_4_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="28" op_0_bw="7">
<![CDATA[
.split3:50 %out_nodes_features_V_1_4_load = load i7 %out_nodes_features_V_1_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_4_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:51 %out_nodes_features_V_1_5_addr = getelementptr i28 %out_nodes_features_V_1_5, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_5_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="7">
<![CDATA[
.split3:52 %out_nodes_features_V_1_5_load = load i7 %out_nodes_features_V_1_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_5_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:53 %out_nodes_features_V_1_6_addr = getelementptr i28 %out_nodes_features_V_1_6, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_6_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="7">
<![CDATA[
.split3:54 %out_nodes_features_V_1_6_load = load i7 %out_nodes_features_V_1_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_6_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:55 %out_nodes_features_V_1_7_addr = getelementptr i28 %out_nodes_features_V_1_7, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_7_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="7">
<![CDATA[
.split3:56 %out_nodes_features_V_1_7_load = load i7 %out_nodes_features_V_1_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_7_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:57 %out_nodes_features_V_1_8_addr = getelementptr i28 %out_nodes_features_V_1_8, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_8_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="7">
<![CDATA[
.split3:58 %out_nodes_features_V_1_8_load = load i7 %out_nodes_features_V_1_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_8_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:59 %out_nodes_features_V_1_9_addr = getelementptr i28 %out_nodes_features_V_1_9, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_9_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="7">
<![CDATA[
.split3:60 %out_nodes_features_V_1_9_load = load i7 %out_nodes_features_V_1_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_9_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:61 %out_nodes_features_V_1_10_addr = getelementptr i28 %out_nodes_features_V_1_10, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_10_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="7">
<![CDATA[
.split3:62 %out_nodes_features_V_1_10_load = load i7 %out_nodes_features_V_1_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_10_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:63 %out_nodes_features_V_1_11_addr = getelementptr i28 %out_nodes_features_V_1_11, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_11_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="7">
<![CDATA[
.split3:64 %out_nodes_features_V_1_11_load = load i7 %out_nodes_features_V_1_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_11_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:65 %out_nodes_features_V_1_12_addr = getelementptr i28 %out_nodes_features_V_1_12, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_12_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="7">
<![CDATA[
.split3:66 %out_nodes_features_V_1_12_load = load i7 %out_nodes_features_V_1_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_12_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:67 %out_nodes_features_V_1_13_addr = getelementptr i28 %out_nodes_features_V_1_13, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_13_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="7">
<![CDATA[
.split3:68 %out_nodes_features_V_1_13_load = load i7 %out_nodes_features_V_1_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_13_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:69 %out_nodes_features_V_1_14_addr = getelementptr i28 %out_nodes_features_V_1_14, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_14_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="7">
<![CDATA[
.split3:70 %out_nodes_features_V_1_14_load = load i7 %out_nodes_features_V_1_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_14_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:71 %out_nodes_features_V_1_15_addr = getelementptr i28 %out_nodes_features_V_1_15, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_15_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="7">
<![CDATA[
.split3:72 %out_nodes_features_V_1_15_load = load i7 %out_nodes_features_V_1_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_15_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:105 %out_nodes_features_V_3_0_addr = getelementptr i28 %out_nodes_features_V_3_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="7">
<![CDATA[
.split3:106 %out_nodes_features_V_3_0_load = load i7 %out_nodes_features_V_3_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_0_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:107 %out_nodes_features_V_3_1_addr = getelementptr i28 %out_nodes_features_V_3_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="7">
<![CDATA[
.split3:108 %out_nodes_features_V_3_1_load = load i7 %out_nodes_features_V_3_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_1_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:109 %out_nodes_features_V_3_2_addr = getelementptr i28 %out_nodes_features_V_3_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_2_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="28" op_0_bw="7">
<![CDATA[
.split3:110 %out_nodes_features_V_3_2_load = load i7 %out_nodes_features_V_3_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_2_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:111 %out_nodes_features_V_3_3_addr = getelementptr i28 %out_nodes_features_V_3_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="7">
<![CDATA[
.split3:112 %out_nodes_features_V_3_3_load = load i7 %out_nodes_features_V_3_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_3_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:113 %out_nodes_features_V_3_4_addr = getelementptr i28 %out_nodes_features_V_3_4, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_4_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="7">
<![CDATA[
.split3:114 %out_nodes_features_V_3_4_load = load i7 %out_nodes_features_V_3_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_4_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:115 %out_nodes_features_V_3_5_addr = getelementptr i28 %out_nodes_features_V_3_5, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_5_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="7">
<![CDATA[
.split3:116 %out_nodes_features_V_3_5_load = load i7 %out_nodes_features_V_3_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_5_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:117 %out_nodes_features_V_3_6_addr = getelementptr i28 %out_nodes_features_V_3_6, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_6_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="7">
<![CDATA[
.split3:118 %out_nodes_features_V_3_6_load = load i7 %out_nodes_features_V_3_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_6_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:119 %out_nodes_features_V_3_7_addr = getelementptr i28 %out_nodes_features_V_3_7, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_7_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="7">
<![CDATA[
.split3:120 %out_nodes_features_V_3_7_load = load i7 %out_nodes_features_V_3_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_7_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:121 %out_nodes_features_V_3_8_addr = getelementptr i28 %out_nodes_features_V_3_8, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_8_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="7">
<![CDATA[
.split3:122 %out_nodes_features_V_3_8_load = load i7 %out_nodes_features_V_3_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_8_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:123 %out_nodes_features_V_3_9_addr = getelementptr i28 %out_nodes_features_V_3_9, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_9_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="28" op_0_bw="7">
<![CDATA[
.split3:124 %out_nodes_features_V_3_9_load = load i7 %out_nodes_features_V_3_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_9_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:125 %out_nodes_features_V_3_10_addr = getelementptr i28 %out_nodes_features_V_3_10, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_10_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="7">
<![CDATA[
.split3:126 %out_nodes_features_V_3_10_load = load i7 %out_nodes_features_V_3_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_10_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:127 %out_nodes_features_V_3_11_addr = getelementptr i28 %out_nodes_features_V_3_11, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_11_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="7">
<![CDATA[
.split3:128 %out_nodes_features_V_3_11_load = load i7 %out_nodes_features_V_3_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_11_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:129 %out_nodes_features_V_3_12_addr = getelementptr i28 %out_nodes_features_V_3_12, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_12_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="7">
<![CDATA[
.split3:130 %out_nodes_features_V_3_12_load = load i7 %out_nodes_features_V_3_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_12_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:131 %out_nodes_features_V_3_13_addr = getelementptr i28 %out_nodes_features_V_3_13, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_13_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="7">
<![CDATA[
.split3:132 %out_nodes_features_V_3_13_load = load i7 %out_nodes_features_V_3_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_13_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:133 %out_nodes_features_V_3_14_addr = getelementptr i28 %out_nodes_features_V_3_14, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_14_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="7">
<![CDATA[
.split3:134 %out_nodes_features_V_3_14_load = load i7 %out_nodes_features_V_3_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_14_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:135 %out_nodes_features_V_3_15_addr = getelementptr i28 %out_nodes_features_V_3_15, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_15_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="7">
<![CDATA[
.split3:136 %out_nodes_features_V_3_15_load = load i7 %out_nodes_features_V_3_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_15_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="5">
<![CDATA[
.split3:139 %trunc_ln712 = trunc i5 %select_ln185

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split3:157 %switch_ln191 = switch i4 %trunc_ln712, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln191"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split84:0 %add_ln186 = add i5 %select_ln185, i5 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split84:1 %store_ln185 = store i9 %add_ln185_1, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split84:2 %store_ln185 = store i5 %select_ln185_2, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split84:3 %store_ln186 = store i5 %add_ln186, i5 %fout

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
.split84:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:9 %out_nodes_features_V_0_0_addr = getelementptr i28 %out_nodes_features_V_0_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="7">
<![CDATA[
.split3:10 %out_nodes_features_V_0_0_load = load i7 %out_nodes_features_V_0_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_0_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:11 %out_nodes_features_V_0_1_addr = getelementptr i28 %out_nodes_features_V_0_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="7">
<![CDATA[
.split3:12 %out_nodes_features_V_0_1_load = load i7 %out_nodes_features_V_0_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_1_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:13 %out_nodes_features_V_0_2_addr = getelementptr i28 %out_nodes_features_V_0_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="7">
<![CDATA[
.split3:14 %out_nodes_features_V_0_2_load = load i7 %out_nodes_features_V_0_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_2_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:15 %out_nodes_features_V_0_3_addr = getelementptr i28 %out_nodes_features_V_0_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_3_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="7">
<![CDATA[
.split3:16 %out_nodes_features_V_0_3_load = load i7 %out_nodes_features_V_0_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_3_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:17 %out_nodes_features_V_0_4_addr = getelementptr i28 %out_nodes_features_V_0_4, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_4_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="7">
<![CDATA[
.split3:18 %out_nodes_features_V_0_4_load = load i7 %out_nodes_features_V_0_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_4_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:19 %out_nodes_features_V_0_5_addr = getelementptr i28 %out_nodes_features_V_0_5, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_5_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="7">
<![CDATA[
.split3:20 %out_nodes_features_V_0_5_load = load i7 %out_nodes_features_V_0_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_5_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %out_nodes_features_V_0_6_addr = getelementptr i28 %out_nodes_features_V_0_6, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_6_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="7">
<![CDATA[
.split3:22 %out_nodes_features_V_0_6_load = load i7 %out_nodes_features_V_0_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_6_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %out_nodes_features_V_0_7_addr = getelementptr i28 %out_nodes_features_V_0_7, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_7_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="7">
<![CDATA[
.split3:24 %out_nodes_features_V_0_7_load = load i7 %out_nodes_features_V_0_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_7_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:25 %out_nodes_features_V_0_8_addr = getelementptr i28 %out_nodes_features_V_0_8, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_8_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="7">
<![CDATA[
.split3:26 %out_nodes_features_V_0_8_load = load i7 %out_nodes_features_V_0_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_8_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %out_nodes_features_V_0_9_addr = getelementptr i28 %out_nodes_features_V_0_9, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_9_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="7">
<![CDATA[
.split3:28 %out_nodes_features_V_0_9_load = load i7 %out_nodes_features_V_0_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_9_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:29 %out_nodes_features_V_0_10_addr = getelementptr i28 %out_nodes_features_V_0_10, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_10_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="7">
<![CDATA[
.split3:30 %out_nodes_features_V_0_10_load = load i7 %out_nodes_features_V_0_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_10_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:31 %out_nodes_features_V_0_11_addr = getelementptr i28 %out_nodes_features_V_0_11, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_11_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="7">
<![CDATA[
.split3:32 %out_nodes_features_V_0_11_load = load i7 %out_nodes_features_V_0_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_11_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:33 %out_nodes_features_V_0_12_addr = getelementptr i28 %out_nodes_features_V_0_12, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_12_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="7">
<![CDATA[
.split3:34 %out_nodes_features_V_0_12_load = load i7 %out_nodes_features_V_0_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_12_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:35 %out_nodes_features_V_0_13_addr = getelementptr i28 %out_nodes_features_V_0_13, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_13_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="7">
<![CDATA[
.split3:36 %out_nodes_features_V_0_13_load = load i7 %out_nodes_features_V_0_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_13_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:37 %out_nodes_features_V_0_14_addr = getelementptr i28 %out_nodes_features_V_0_14, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_14_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="7">
<![CDATA[
.split3:38 %out_nodes_features_V_0_14_load = load i7 %out_nodes_features_V_0_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_14_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %out_nodes_features_V_0_15_addr = getelementptr i28 %out_nodes_features_V_0_15, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_15_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="7">
<![CDATA[
.split3:40 %out_nodes_features_V_0_15_load = load i7 %out_nodes_features_V_0_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_15_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="7">
<![CDATA[
.split3:42 %out_nodes_features_V_1_0_load = load i7 %out_nodes_features_V_1_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_0_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="28" op_0_bw="7">
<![CDATA[
.split3:44 %out_nodes_features_V_1_1_load = load i7 %out_nodes_features_V_1_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_1_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="28" op_0_bw="7">
<![CDATA[
.split3:46 %out_nodes_features_V_1_2_load = load i7 %out_nodes_features_V_1_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_2_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="7">
<![CDATA[
.split3:48 %out_nodes_features_V_1_3_load = load i7 %out_nodes_features_V_1_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_3_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="28" op_0_bw="7">
<![CDATA[
.split3:50 %out_nodes_features_V_1_4_load = load i7 %out_nodes_features_V_1_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_4_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="7">
<![CDATA[
.split3:52 %out_nodes_features_V_1_5_load = load i7 %out_nodes_features_V_1_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_5_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="7">
<![CDATA[
.split3:54 %out_nodes_features_V_1_6_load = load i7 %out_nodes_features_V_1_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_6_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="7">
<![CDATA[
.split3:56 %out_nodes_features_V_1_7_load = load i7 %out_nodes_features_V_1_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_7_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="7">
<![CDATA[
.split3:58 %out_nodes_features_V_1_8_load = load i7 %out_nodes_features_V_1_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_8_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="7">
<![CDATA[
.split3:60 %out_nodes_features_V_1_9_load = load i7 %out_nodes_features_V_1_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_9_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="7">
<![CDATA[
.split3:62 %out_nodes_features_V_1_10_load = load i7 %out_nodes_features_V_1_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_10_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="7">
<![CDATA[
.split3:64 %out_nodes_features_V_1_11_load = load i7 %out_nodes_features_V_1_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_11_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="7">
<![CDATA[
.split3:66 %out_nodes_features_V_1_12_load = load i7 %out_nodes_features_V_1_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_12_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="7">
<![CDATA[
.split3:68 %out_nodes_features_V_1_13_load = load i7 %out_nodes_features_V_1_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_13_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="7">
<![CDATA[
.split3:70 %out_nodes_features_V_1_14_load = load i7 %out_nodes_features_V_1_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_14_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="7">
<![CDATA[
.split3:72 %out_nodes_features_V_1_15_load = load i7 %out_nodes_features_V_1_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_15_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:73 %out_nodes_features_V_2_0_addr = getelementptr i28 %out_nodes_features_V_2_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="7">
<![CDATA[
.split3:74 %out_nodes_features_V_2_0_load = load i7 %out_nodes_features_V_2_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_0_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:75 %out_nodes_features_V_2_1_addr = getelementptr i28 %out_nodes_features_V_2_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="7">
<![CDATA[
.split3:76 %out_nodes_features_V_2_1_load = load i7 %out_nodes_features_V_2_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_1_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:77 %out_nodes_features_V_2_2_addr = getelementptr i28 %out_nodes_features_V_2_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="7">
<![CDATA[
.split3:78 %out_nodes_features_V_2_2_load = load i7 %out_nodes_features_V_2_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_2_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:79 %out_nodes_features_V_2_3_addr = getelementptr i28 %out_nodes_features_V_2_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_3_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="7">
<![CDATA[
.split3:80 %out_nodes_features_V_2_3_load = load i7 %out_nodes_features_V_2_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_3_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:81 %out_nodes_features_V_2_4_addr = getelementptr i28 %out_nodes_features_V_2_4, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_4_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="7">
<![CDATA[
.split3:82 %out_nodes_features_V_2_4_load = load i7 %out_nodes_features_V_2_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_4_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:83 %out_nodes_features_V_2_5_addr = getelementptr i28 %out_nodes_features_V_2_5, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_5_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="7">
<![CDATA[
.split3:84 %out_nodes_features_V_2_5_load = load i7 %out_nodes_features_V_2_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_5_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:85 %out_nodes_features_V_2_6_addr = getelementptr i28 %out_nodes_features_V_2_6, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_6_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="7">
<![CDATA[
.split3:86 %out_nodes_features_V_2_6_load = load i7 %out_nodes_features_V_2_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_6_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:87 %out_nodes_features_V_2_7_addr = getelementptr i28 %out_nodes_features_V_2_7, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_7_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="7">
<![CDATA[
.split3:88 %out_nodes_features_V_2_7_load = load i7 %out_nodes_features_V_2_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_7_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:89 %out_nodes_features_V_2_8_addr = getelementptr i28 %out_nodes_features_V_2_8, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_8_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="7">
<![CDATA[
.split3:90 %out_nodes_features_V_2_8_load = load i7 %out_nodes_features_V_2_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_8_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:91 %out_nodes_features_V_2_9_addr = getelementptr i28 %out_nodes_features_V_2_9, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_9_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="7">
<![CDATA[
.split3:92 %out_nodes_features_V_2_9_load = load i7 %out_nodes_features_V_2_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_9_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:93 %out_nodes_features_V_2_10_addr = getelementptr i28 %out_nodes_features_V_2_10, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_10_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="7">
<![CDATA[
.split3:94 %out_nodes_features_V_2_10_load = load i7 %out_nodes_features_V_2_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_10_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:95 %out_nodes_features_V_2_11_addr = getelementptr i28 %out_nodes_features_V_2_11, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_11_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="7">
<![CDATA[
.split3:96 %out_nodes_features_V_2_11_load = load i7 %out_nodes_features_V_2_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_11_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:97 %out_nodes_features_V_2_12_addr = getelementptr i28 %out_nodes_features_V_2_12, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_12_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="7">
<![CDATA[
.split3:98 %out_nodes_features_V_2_12_load = load i7 %out_nodes_features_V_2_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_12_load"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:99 %out_nodes_features_V_2_13_addr = getelementptr i28 %out_nodes_features_V_2_13, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_13_addr"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="7">
<![CDATA[
.split3:100 %out_nodes_features_V_2_13_load = load i7 %out_nodes_features_V_2_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_13_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:101 %out_nodes_features_V_2_14_addr = getelementptr i28 %out_nodes_features_V_2_14, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_14_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="7">
<![CDATA[
.split3:102 %out_nodes_features_V_2_14_load = load i7 %out_nodes_features_V_2_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_14_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:103 %out_nodes_features_V_2_15_addr = getelementptr i28 %out_nodes_features_V_2_15, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_15_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="28" op_0_bw="7">
<![CDATA[
.split3:104 %out_nodes_features_V_2_15_load = load i7 %out_nodes_features_V_2_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_15_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="7">
<![CDATA[
.split3:106 %out_nodes_features_V_3_0_load = load i7 %out_nodes_features_V_3_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_0_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="7">
<![CDATA[
.split3:108 %out_nodes_features_V_3_1_load = load i7 %out_nodes_features_V_3_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_1_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="28" op_0_bw="7">
<![CDATA[
.split3:110 %out_nodes_features_V_3_2_load = load i7 %out_nodes_features_V_3_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_2_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="7">
<![CDATA[
.split3:112 %out_nodes_features_V_3_3_load = load i7 %out_nodes_features_V_3_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_3_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="7">
<![CDATA[
.split3:114 %out_nodes_features_V_3_4_load = load i7 %out_nodes_features_V_3_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_4_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="7">
<![CDATA[
.split3:116 %out_nodes_features_V_3_5_load = load i7 %out_nodes_features_V_3_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_5_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="7">
<![CDATA[
.split3:118 %out_nodes_features_V_3_6_load = load i7 %out_nodes_features_V_3_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_6_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="7">
<![CDATA[
.split3:120 %out_nodes_features_V_3_7_load = load i7 %out_nodes_features_V_3_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_7_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="7">
<![CDATA[
.split3:122 %out_nodes_features_V_3_8_load = load i7 %out_nodes_features_V_3_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_8_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="28" op_0_bw="7">
<![CDATA[
.split3:124 %out_nodes_features_V_3_9_load = load i7 %out_nodes_features_V_3_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_9_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="7">
<![CDATA[
.split3:126 %out_nodes_features_V_3_10_load = load i7 %out_nodes_features_V_3_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_10_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="7">
<![CDATA[
.split3:128 %out_nodes_features_V_3_11_load = load i7 %out_nodes_features_V_3_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_11_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="7">
<![CDATA[
.split3:130 %out_nodes_features_V_3_12_load = load i7 %out_nodes_features_V_3_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_12_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="7">
<![CDATA[
.split3:132 %out_nodes_features_V_3_13_load = load i7 %out_nodes_features_V_3_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_13_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="7">
<![CDATA[
.split3:134 %out_nodes_features_V_3_14_load = load i7 %out_nodes_features_V_3_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_14_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="7">
<![CDATA[
.split3:136 %out_nodes_features_V_3_15_load = load i7 %out_nodes_features_V_3_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_15_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="4">
<![CDATA[
.split3:141 %tmp_s = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_1_0_load, i28 %out_nodes_features_V_1_1_load, i28 %out_nodes_features_V_1_2_load, i28 %out_nodes_features_V_1_3_load, i28 %out_nodes_features_V_1_4_load, i28 %out_nodes_features_V_1_5_load, i28 %out_nodes_features_V_1_6_load, i28 %out_nodes_features_V_1_7_load, i28 %out_nodes_features_V_1_8_load, i28 %out_nodes_features_V_1_9_load, i28 %out_nodes_features_V_1_10_load, i28 %out_nodes_features_V_1_11_load, i28 %out_nodes_features_V_1_12_load, i28 %out_nodes_features_V_1_13_load, i28 %out_nodes_features_V_1_14_load, i28 %out_nodes_features_V_1_15_load, i4 %trunc_ln712

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="4">
<![CDATA[
.split3:143 %tmp_19 = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_3_0_load, i28 %out_nodes_features_V_3_1_load, i28 %out_nodes_features_V_3_2_load, i28 %out_nodes_features_V_3_3_load, i28 %out_nodes_features_V_3_4_load, i28 %out_nodes_features_V_3_5_load, i28 %out_nodes_features_V_3_6_load, i28 %out_nodes_features_V_3_7_load, i28 %out_nodes_features_V_3_8_load, i28 %out_nodes_features_V_3_9_load, i28 %out_nodes_features_V_3_10_load, i28 %out_nodes_features_V_3_11_load, i28 %out_nodes_features_V_3_12_load, i28 %out_nodes_features_V_3_13_load, i28 %out_nodes_features_V_3_14_load, i28 %out_nodes_features_V_3_15_load, i4 %trunc_ln712

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="7">
<![CDATA[
.split3:10 %out_nodes_features_V_0_0_load = load i7 %out_nodes_features_V_0_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_0_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="7">
<![CDATA[
.split3:12 %out_nodes_features_V_0_1_load = load i7 %out_nodes_features_V_0_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_1_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="7">
<![CDATA[
.split3:14 %out_nodes_features_V_0_2_load = load i7 %out_nodes_features_V_0_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_2_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="7">
<![CDATA[
.split3:16 %out_nodes_features_V_0_3_load = load i7 %out_nodes_features_V_0_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_3_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="7">
<![CDATA[
.split3:18 %out_nodes_features_V_0_4_load = load i7 %out_nodes_features_V_0_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_4_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="7">
<![CDATA[
.split3:20 %out_nodes_features_V_0_5_load = load i7 %out_nodes_features_V_0_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_5_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="7">
<![CDATA[
.split3:22 %out_nodes_features_V_0_6_load = load i7 %out_nodes_features_V_0_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_6_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="7">
<![CDATA[
.split3:24 %out_nodes_features_V_0_7_load = load i7 %out_nodes_features_V_0_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_7_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="7">
<![CDATA[
.split3:26 %out_nodes_features_V_0_8_load = load i7 %out_nodes_features_V_0_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_8_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="7">
<![CDATA[
.split3:28 %out_nodes_features_V_0_9_load = load i7 %out_nodes_features_V_0_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_9_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="7">
<![CDATA[
.split3:30 %out_nodes_features_V_0_10_load = load i7 %out_nodes_features_V_0_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_10_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="7">
<![CDATA[
.split3:32 %out_nodes_features_V_0_11_load = load i7 %out_nodes_features_V_0_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_11_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="7">
<![CDATA[
.split3:34 %out_nodes_features_V_0_12_load = load i7 %out_nodes_features_V_0_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_12_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="7">
<![CDATA[
.split3:36 %out_nodes_features_V_0_13_load = load i7 %out_nodes_features_V_0_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_13_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="7">
<![CDATA[
.split3:38 %out_nodes_features_V_0_14_load = load i7 %out_nodes_features_V_0_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_14_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="7">
<![CDATA[
.split3:40 %out_nodes_features_V_0_15_load = load i7 %out_nodes_features_V_0_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_15_load"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="7">
<![CDATA[
.split3:74 %out_nodes_features_V_2_0_load = load i7 %out_nodes_features_V_2_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_0_load"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="7">
<![CDATA[
.split3:76 %out_nodes_features_V_2_1_load = load i7 %out_nodes_features_V_2_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_1_load"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="7">
<![CDATA[
.split3:78 %out_nodes_features_V_2_2_load = load i7 %out_nodes_features_V_2_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_2_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="7">
<![CDATA[
.split3:80 %out_nodes_features_V_2_3_load = load i7 %out_nodes_features_V_2_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_3_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="7">
<![CDATA[
.split3:82 %out_nodes_features_V_2_4_load = load i7 %out_nodes_features_V_2_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_4_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="7">
<![CDATA[
.split3:84 %out_nodes_features_V_2_5_load = load i7 %out_nodes_features_V_2_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_5_load"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="7">
<![CDATA[
.split3:86 %out_nodes_features_V_2_6_load = load i7 %out_nodes_features_V_2_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_6_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="7">
<![CDATA[
.split3:88 %out_nodes_features_V_2_7_load = load i7 %out_nodes_features_V_2_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_7_load"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="7">
<![CDATA[
.split3:90 %out_nodes_features_V_2_8_load = load i7 %out_nodes_features_V_2_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_8_load"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="7">
<![CDATA[
.split3:92 %out_nodes_features_V_2_9_load = load i7 %out_nodes_features_V_2_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_9_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="7">
<![CDATA[
.split3:94 %out_nodes_features_V_2_10_load = load i7 %out_nodes_features_V_2_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_10_load"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="7">
<![CDATA[
.split3:96 %out_nodes_features_V_2_11_load = load i7 %out_nodes_features_V_2_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_11_load"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="7">
<![CDATA[
.split3:98 %out_nodes_features_V_2_12_load = load i7 %out_nodes_features_V_2_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_12_load"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="7">
<![CDATA[
.split3:100 %out_nodes_features_V_2_13_load = load i7 %out_nodes_features_V_2_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_13_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="7">
<![CDATA[
.split3:102 %out_nodes_features_V_2_14_load = load i7 %out_nodes_features_V_2_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_14_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="28" op_0_bw="7">
<![CDATA[
.split3:104 %out_nodes_features_V_2_15_load = load i7 %out_nodes_features_V_2_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_15_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="4">
<![CDATA[
.split3:140 %tmp = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_0_0_load, i28 %out_nodes_features_V_0_1_load, i28 %out_nodes_features_V_0_2_load, i28 %out_nodes_features_V_0_3_load, i28 %out_nodes_features_V_0_4_load, i28 %out_nodes_features_V_0_5_load, i28 %out_nodes_features_V_0_6_load, i28 %out_nodes_features_V_0_7_load, i28 %out_nodes_features_V_0_8_load, i28 %out_nodes_features_V_0_9_load, i28 %out_nodes_features_V_0_10_load, i28 %out_nodes_features_V_0_11_load, i28 %out_nodes_features_V_0_12_load, i28 %out_nodes_features_V_0_13_load, i28 %out_nodes_features_V_0_14_load, i28 %out_nodes_features_V_0_15_load, i4 %trunc_ln712

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="4">
<![CDATA[
.split3:142 %tmp_18 = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_2_0_load, i28 %out_nodes_features_V_2_1_load, i28 %out_nodes_features_V_2_2_load, i28 %out_nodes_features_V_2_3_load, i28 %out_nodes_features_V_2_4_load, i28 %out_nodes_features_V_2_5_load, i28 %out_nodes_features_V_2_6_load, i28 %out_nodes_features_V_2_7_load, i28 %out_nodes_features_V_2_8_load, i28 %out_nodes_features_V_2_9_load, i28 %out_nodes_features_V_2_10_load, i28 %out_nodes_features_V_2_11_load, i28 %out_nodes_features_V_2_12_load, i28 %out_nodes_features_V_2_13_load, i28 %out_nodes_features_V_2_14_load, i28 %out_nodes_features_V_2_15_load, i4 %trunc_ln712

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:144 %add_ln712 = add i28 %tmp, i28 %tmp_18

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:145 %add_ln712_20 = add i28 %tmp_s, i28 %tmp_19

]]></Node>
<StgValue><ssdm name="add_ln712_20"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:146 %add_ln712_19 = add i28 %add_ln712_20, i28 %add_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_19"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:148 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_19, i32 27

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="26" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:152 %trunc_ln1201_2 = partselect i26 @_ssdm_op_PartSelect.i26.i28.i32.i32, i28 %add_ln712_19, i32 2, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln1201_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:147 %t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %add_ln712_19, i18 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:149 %sub_ln1201 = sub i46 0, i46 %t

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="26" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:150 %tmp_47 = partselect i26 @_ssdm_op_PartSelect.i26.i46.i32.i32, i46 %sub_ln1201, i32 20, i32 45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="27" op_0_bw="26">
<![CDATA[
.split3:151 %zext_ln1201_1 = zext i26 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln1201_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="27" op_0_bw="26">
<![CDATA[
.split3:153 %zext_ln1201 = zext i26 %trunc_ln1201_2

]]></Node>
<StgValue><ssdm name="zext_ln1201"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:154 %sub_ln1201_1 = sub i27 0, i27 %zext_ln1201_1

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:155 %select_ln1201 = select i1 %tmp_20, i27 %sub_ln1201_1, i27 %zext_ln1201

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0">
<![CDATA[
:0 %ret_ln194 = ret

]]></Node>
<StgValue><ssdm name="ret_ln194"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_1_VITIS_LOOP_186_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 304, i64 304, i64 304

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:137 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:138 %specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="27">
<![CDATA[
.split3:156 %sext_ln191 = sext i27 %select_ln1201

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0 %out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_addr"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch14:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0 %out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_addr"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch13:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch13:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0 %out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_addr"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch12:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch12:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0 %out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_addr"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch11:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0 %out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_addr"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch10:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch10:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0 %out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_addr"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch9:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch9:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0 %out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_addr"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch8:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0 %out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_addr"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch7:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0 %out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_addr"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch6:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0 %out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_addr"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch5:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch5:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0 %out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_addr"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch4:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch4:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0 %out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_addr"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch3:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0 %out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_addr"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch2:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0 %out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_addr"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch1:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0 %out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_addr"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch0:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0 %out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_addr"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch15:1 %store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln712" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln191 = br void %.split84

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
