/*
 * ==========================================================================
 *               Texas Instruments OMAP(TM) Platform Firmware
 * (c) Copyright 2009, Texas Instruments Incorporated.  All Rights Reserved.
 *
 *  Use of this firmware is controlled by the terms and conditions found
 *  in the license agreement under which this firmware has been supplied.
 * ==========================================================================
 */

#ifndef _ABE_CM_ADDR_H_
#define _ABE_CM_ADDR_H_

#define init_CM_ADDR						0
#define init_CM_ADDR_END					304
#define init_CM_sizeof						305

#define C_Data_LSB_2_ADDR					305
#define C_Data_LSB_2_ADDR_END					305
#define C_Data_LSB_2_sizeof					1

#define C_1_Alpha_ADDR						306
#define C_1_Alpha_ADDR_END					323
#define C_1_Alpha_sizeof					18

#define C_Alpha_ADDR						324
#define C_Alpha_ADDR_END					341
#define C_Alpha_sizeof						18

#define C_GainsWRamp_ADDR					342
#define C_GainsWRamp_ADDR_END					355
#define C_GainsWRamp_sizeof					14

#define C_Gains_DL1M_ADDR					356
#define C_Gains_DL1M_ADDR_END					359
#define C_Gains_DL1M_sizeof					4

#define C_Gains_DL2M_ADDR					360
#define C_Gains_DL2M_ADDR_END					363
#define C_Gains_DL2M_sizeof					4

#define C_Gains_EchoM_ADDR					364
#define C_Gains_EchoM_ADDR_END					365
#define C_Gains_EchoM_sizeof					2

#define C_Gains_SDTM_ADDR					366
#define C_Gains_SDTM_ADDR_END					367
#define C_Gains_SDTM_sizeof					2

#define C_Gains_VxRecM_ADDR					368
#define C_Gains_VxRecM_ADDR_END					371
#define C_Gains_VxRecM_sizeof					4

#define C_Gains_ULM_ADDR					372
#define C_Gains_ULM_ADDR_END					375
#define C_Gains_ULM_sizeof					4

#define C_Gains_unused_ADDR					376
#define C_Gains_unused_ADDR_END					377
#define C_Gains_unused_sizeof					2

#define C_SDT_Coefs_ADDR					378
#define C_SDT_Coefs_ADDR_END					386
#define C_SDT_Coefs_sizeof					9

#define C_CoefASRC1_VX_ADDR					387
#define C_CoefASRC1_VX_ADDR_END					405
#define C_CoefASRC1_VX_sizeof					19

#define C_CoefASRC2_VX_ADDR					406
#define C_CoefASRC2_VX_ADDR_END					424
#define C_CoefASRC2_VX_sizeof					19

#define C_CoefASRC3_VX_ADDR					425
#define C_CoefASRC3_VX_ADDR_END					443
#define C_CoefASRC3_VX_sizeof					19

#define C_CoefASRC4_VX_ADDR					444
#define C_CoefASRC4_VX_ADDR_END					462
#define C_CoefASRC4_VX_sizeof					19

#define C_CoefASRC5_VX_ADDR					463
#define C_CoefASRC5_VX_ADDR_END					481
#define C_CoefASRC5_VX_sizeof					19

#define C_CoefASRC6_VX_ADDR					482
#define C_CoefASRC6_VX_ADDR_END					500
#define C_CoefASRC6_VX_sizeof					19

#define C_CoefASRC7_VX_ADDR					501
#define C_CoefASRC7_VX_ADDR_END					519
#define C_CoefASRC7_VX_sizeof					19

#define C_CoefASRC8_VX_ADDR					520
#define C_CoefASRC8_VX_ADDR_END					538
#define C_CoefASRC8_VX_sizeof					19

#define C_CoefASRC9_VX_ADDR					539
#define C_CoefASRC9_VX_ADDR_END					557
#define C_CoefASRC9_VX_sizeof					19

#define C_CoefASRC10_VX_ADDR					558
#define C_CoefASRC10_VX_ADDR_END				576
#define C_CoefASRC10_VX_sizeof					19

#define C_CoefASRC11_VX_ADDR					577
#define C_CoefASRC11_VX_ADDR_END				595
#define C_CoefASRC11_VX_sizeof					19

#define C_CoefASRC12_VX_ADDR					596
#define C_CoefASRC12_VX_ADDR_END				614
#define C_CoefASRC12_VX_sizeof					19

#define C_CoefASRC13_VX_ADDR					615
#define C_CoefASRC13_VX_ADDR_END				633
#define C_CoefASRC13_VX_sizeof					19

#define C_CoefASRC14_VX_ADDR					634
#define C_CoefASRC14_VX_ADDR_END				652
#define C_CoefASRC14_VX_sizeof					19

#define C_CoefASRC15_VX_ADDR					653
#define C_CoefASRC15_VX_ADDR_END				671
#define C_CoefASRC15_VX_sizeof					19

#define C_CoefASRC16_VX_ADDR					672
#define C_CoefASRC16_VX_ADDR_END				690
#define C_CoefASRC16_VX_sizeof					19

#define C_AlphaCurrent_UL_VX_ADDR				691
#define C_AlphaCurrent_UL_VX_ADDR_END				691
#define C_AlphaCurrent_UL_VX_sizeof				1

#define C_BetaCurrent_UL_VX_ADDR				692
#define C_BetaCurrent_UL_VX_ADDR_END				692
#define C_BetaCurrent_UL_VX_sizeof				1

#define C_AlphaCurrent_DL_VX_ADDR				693
#define C_AlphaCurrent_DL_VX_ADDR_END				693
#define C_AlphaCurrent_DL_VX_sizeof				1

#define C_BetaCurrent_DL_VX_ADDR				694
#define C_BetaCurrent_DL_VX_ADDR_END				694
#define C_BetaCurrent_DL_VX_sizeof				1

#define C_CoefASRC1_DL_MM_ADDR					695
#define C_CoefASRC1_DL_MM_ADDR_END				712
#define C_CoefASRC1_DL_MM_sizeof				18

#define C_CoefASRC2_DL_MM_ADDR					713
#define C_CoefASRC2_DL_MM_ADDR_END				730
#define C_CoefASRC2_DL_MM_sizeof				18

#define C_CoefASRC3_DL_MM_ADDR					731
#define C_CoefASRC3_DL_MM_ADDR_END				748
#define C_CoefASRC3_DL_MM_sizeof				18

#define C_CoefASRC4_DL_MM_ADDR					749
#define C_CoefASRC4_DL_MM_ADDR_END				766
#define C_CoefASRC4_DL_MM_sizeof				18

#define C_CoefASRC5_DL_MM_ADDR					767
#define C_CoefASRC5_DL_MM_ADDR_END				784
#define C_CoefASRC5_DL_MM_sizeof				18

#define C_CoefASRC6_DL_MM_ADDR					785
#define C_CoefASRC6_DL_MM_ADDR_END				802
#define C_CoefASRC6_DL_MM_sizeof				18

#define C_CoefASRC7_DL_MM_ADDR					803
#define C_CoefASRC7_DL_MM_ADDR_END				820
#define C_CoefASRC7_DL_MM_sizeof				18

#define C_CoefASRC8_DL_MM_ADDR					821
#define C_CoefASRC8_DL_MM_ADDR_END				838
#define C_CoefASRC8_DL_MM_sizeof				18

#define C_CoefASRC9_DL_MM_ADDR					839
#define C_CoefASRC9_DL_MM_ADDR_END				856
#define C_CoefASRC9_DL_MM_sizeof				18

#define C_CoefASRC10_DL_MM_ADDR					857
#define C_CoefASRC10_DL_MM_ADDR_END				874
#define C_CoefASRC10_DL_MM_sizeof				18

#define C_CoefASRC11_DL_MM_ADDR					875
#define C_CoefASRC11_DL_MM_ADDR_END				892
#define C_CoefASRC11_DL_MM_sizeof				18

#define C_CoefASRC12_DL_MM_ADDR					893
#define C_CoefASRC12_DL_MM_ADDR_END				910
#define C_CoefASRC12_DL_MM_sizeof				18

#define C_CoefASRC13_DL_MM_ADDR					911
#define C_CoefASRC13_DL_MM_ADDR_END				928
#define C_CoefASRC13_DL_MM_sizeof				18

#define C_CoefASRC14_DL_MM_ADDR					929
#define C_CoefASRC14_DL_MM_ADDR_END				946
#define C_CoefASRC14_DL_MM_sizeof				18

#define C_CoefASRC15_DL_MM_ADDR					947
#define C_CoefASRC15_DL_MM_ADDR_END				964
#define C_CoefASRC15_DL_MM_sizeof				18

#define C_CoefASRC16_DL_MM_ADDR					965
#define C_CoefASRC16_DL_MM_ADDR_END				982
#define C_CoefASRC16_DL_MM_sizeof				18

#define C_AlphaCurrent_DL_MM_ADDR				983
#define C_AlphaCurrent_DL_MM_ADDR_END				983
#define C_AlphaCurrent_DL_MM_sizeof				1

#define C_BetaCurrent_DL_MM_ADDR				984
#define C_BetaCurrent_DL_MM_ADDR_END				984
#define C_BetaCurrent_DL_MM_sizeof				1

#define C_DL2_L_Coefs_ADDR					985
#define C_DL2_L_Coefs_ADDR_END					1009
#define C_DL2_L_Coefs_sizeof					25

#define C_DL2_R_Coefs_ADDR					1010
#define C_DL2_R_Coefs_ADDR_END					1034
#define C_DL2_R_Coefs_sizeof					25

#define C_DL1_Coefs_ADDR					1035
#define C_DL1_Coefs_ADDR_END					1059
#define C_DL1_Coefs_sizeof					25

#define C_SRC_3_LP_Coefs_ADDR					1060
#define C_SRC_3_LP_Coefs_ADDR_END				1070
#define C_SRC_3_LP_Coefs_sizeof					11

#define C_SRC_3_LP_GAIN_Coefs_ADDR				1071
#define C_SRC_3_LP_GAIN_Coefs_ADDR_END				1081
#define C_SRC_3_LP_GAIN_Coefs_sizeof				11

#define C_SRC_3_HP_Coefs_ADDR					1082
#define C_SRC_3_HP_Coefs_ADDR_END				1086
#define C_SRC_3_HP_Coefs_sizeof					5

#define C_SRC_6_LP_Coefs_ADDR					1087
#define C_SRC_6_LP_Coefs_ADDR_END				1097
#define C_SRC_6_LP_Coefs_sizeof					11

#define C_SRC_6_LP_GAIN_Coefs_ADDR				1098
#define C_SRC_6_LP_GAIN_Coefs_ADDR_END				1108
#define C_SRC_6_LP_GAIN_Coefs_sizeof				11

#define C_SRC_6_HP_Coefs_ADDR					1109
#define C_SRC_6_HP_Coefs_ADDR_END				1115
#define C_SRC_6_HP_Coefs_sizeof					7

#define C_EANC_WarpCoeffs_ADDR					1116
#define C_EANC_WarpCoeffs_ADDR_END				1117
#define C_EANC_WarpCoeffs_sizeof				2

#define C_EANC_FIRcoeffs_ADDR					1118
#define C_EANC_FIRcoeffs_ADDR_END				1138
#define C_EANC_FIRcoeffs_sizeof					21

#define C_EANC_IIRcoeffs_ADDR					1139
#define C_EANC_IIRcoeffs_ADDR_END				1155
#define C_EANC_IIRcoeffs_sizeof					17

#define C_EANC_FIRcoeffs_2nd_ADDR				1156
#define C_EANC_FIRcoeffs_2nd_ADDR_END				1176
#define C_EANC_FIRcoeffs_2nd_sizeof				21

#define C_EANC_IIRcoeffs_2nd_ADDR				1177
#define C_EANC_IIRcoeffs_2nd_ADDR_END				1193
#define C_EANC_IIRcoeffs_2nd_sizeof				17

#define C_APS_DL1_coeffs1_ADDR					1194
#define C_APS_DL1_coeffs1_ADDR_END				1202
#define C_APS_DL1_coeffs1_sizeof				9

#define C_APS_DL1_M_coeffs2_ADDR				1203
#define C_APS_DL1_M_coeffs2_ADDR_END				1205
#define C_APS_DL1_M_coeffs2_sizeof				3

#define C_APS_DL1_C_coeffs2_ADDR				1206
#define C_APS_DL1_C_coeffs2_ADDR_END				1208
#define C_APS_DL1_C_coeffs2_sizeof				3

#define C_APS_DL2_L_coeffs1_ADDR				1209
#define C_APS_DL2_L_coeffs1_ADDR_END				1217
#define C_APS_DL2_L_coeffs1_sizeof				9

#define C_APS_DL2_R_coeffs1_ADDR				1218
#define C_APS_DL2_R_coeffs1_ADDR_END				1226
#define C_APS_DL2_R_coeffs1_sizeof				9

#define C_APS_DL2_L_M_coeffs2_ADDR				1227
#define C_APS_DL2_L_M_coeffs2_ADDR_END				1229
#define C_APS_DL2_L_M_coeffs2_sizeof				3

#define C_APS_DL2_R_M_coeffs2_ADDR				1230
#define C_APS_DL2_R_M_coeffs2_ADDR_END				1232
#define C_APS_DL2_R_M_coeffs2_sizeof				3

#define C_APS_DL2_L_C_coeffs2_ADDR				1233
#define C_APS_DL2_L_C_coeffs2_ADDR_END				1235
#define C_APS_DL2_L_C_coeffs2_sizeof				3

#define C_APS_DL2_R_C_coeffs2_ADDR				1236
#define C_APS_DL2_R_C_coeffs2_ADDR_END				1238
#define C_APS_DL2_R_C_coeffs2_sizeof				3

#define C_AlphaCurrent_ECHO_REF_ADDR				1239
#define C_AlphaCurrent_ECHO_REF_ADDR_END			1239
#define C_AlphaCurrent_ECHO_REF_sizeof				1

#define C_BetaCurrent_ECHO_REF_ADDR				1240
#define C_BetaCurrent_ECHO_REF_ADDR_END				1240
#define C_BetaCurrent_ECHO_REF_sizeof				1

#define C_APS_DL1_EQ_ADDR					1241
#define C_APS_DL1_EQ_ADDR_END					1249
#define C_APS_DL1_EQ_sizeof					9

#define C_APS_DL2_L_EQ_ADDR					1250
#define C_APS_DL2_L_EQ_ADDR_END					1258
#define C_APS_DL2_L_EQ_sizeof					9

#define C_APS_DL2_R_EQ_ADDR					1259
#define C_APS_DL2_R_EQ_ADDR_END					1267
#define C_APS_DL2_R_EQ_sizeof					9

#define C_Vibra2_consts_ADDR					1268
#define C_Vibra2_consts_ADDR_END				1271
#define C_Vibra2_consts_sizeof					4

#define C_Vibra1_coeffs_ADDR					1272
#define C_Vibra1_coeffs_ADDR_END				1282
#define C_Vibra1_coeffs_sizeof					11

#define C_48_96_LP_Coefs_ADDR					1283
#define C_48_96_LP_Coefs_ADDR_END				1297
#define C_48_96_LP_Coefs_sizeof					15

#define C_98_48_LP_Coefs_ADDR					1298
#define C_98_48_LP_Coefs_ADDR_END				1316
#define C_98_48_LP_Coefs_sizeof					19

#define C_INPUT_SCALE_ADDR					1317
#define C_INPUT_SCALE_ADDR_END					1317
#define C_INPUT_SCALE_sizeof					1

#define C_OUTPUT_SCALE_ADDR					1318
#define C_OUTPUT_SCALE_ADDR_END					1318
#define C_OUTPUT_SCALE_sizeof					1

#endif /* _ABECM_ADDR_H_ */
