
*** Running vivado
    with args -log design_1_axi_zscore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_zscore_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axi_zscore_0_0.tcl -notrace
Command: synth_design -top design_1_axi_zscore_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 391.426 ; gain = 100.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_zscore_0_0' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_axi_zscore_0_0/synth/design_1_axi_zscore_0_0.vhd:82]
	Parameter MAX_DATA_PTS_EXP bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter SIMPLE_DIVISION bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'axi_zscore' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:46' bound to instance 'U0' of component 'axi_zscore' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_axi_zscore_0_0/synth/design_1_axi_zscore_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'axi_zscore' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:87]
	Parameter MAX_DATA_PTS_EXP bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter SIMPLE_DIVISION bound to: 1 - type: bool 
	Parameter MAX_DATA_PTS_EXP bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'mm_zscore' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:46' bound to instance 'MM_i' of component 'mm_zscore' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:222]
INFO: [Synth 8-638] synthesizing module 'mm_zscore' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:81]
	Parameter MAX_DATA_PTS_EXP bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_out_reg[2] was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element slv_out_reg[0] was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element slv_write_reg was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element slv_read_reg was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mm_zscore' (1#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/mm_zscore.vhd:81]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_adder' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:5' bound to instance 'ADDRX' of component 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:275]
INFO: [Synth 8-638] synthesizing module 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_adder' (2#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_adder' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:5' bound to instance 'ADDRX' of component 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:275]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_adder' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:5' bound to instance 'ADDRX' of component 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:275]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_sub' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_sub.vhd:5' bound to instance 'SUBX' of component 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:303]
INFO: [Synth 8-638] synthesizing module 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_sub.vhd:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_sub' (3#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_sub.vhd:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_sub' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_sub.vhd:5' bound to instance 'SUBX' of component 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:303]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_sub' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_sub.vhd:5' bound to instance 'SUBX' of component 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:303]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_sub' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_sub.vhd:5' bound to instance 'SUBX' of component 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:303]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_adder' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:5' bound to instance 'STD_ADDRX' of component 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:316]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_adder' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:5' bound to instance 'STD_ADDRX' of component 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:316]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_adder' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/simple_adder.vhd:5' bound to instance 'STD_ADDRX' of component 'simple_adder' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:316]
INFO: [Synth 8-226] default block is never used [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'axi_zscore' (4#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/f44c/src/axi_zscore.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_zscore_0_0' (5#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_axi_zscore_0_0/synth/design_1_axi_zscore_0_0.vhd:82]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 446.656 ; gain = 155.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 446.656 ; gain = 155.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 446.656 ; gain = 155.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 791.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.148 ; gain = 500.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.148 ; gain = 500.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.148 ; gain = 500.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axi_zscore'
INFO: [Synth 8-5544] ROM "axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    addr |                              001 |                               00
                    data |                              010 |                               01
                    resp |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'one-hot' in module 'axi_zscore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.148 ; gain = 500.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mm_zscore 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module simple_sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module simple_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module axi_zscore 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_zscore has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 791.148 ; gain = 500.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 798.699 ; gain = 507.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 799.145 ; gain = 508.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   128|
|2     |LUT1   |   137|
|3     |LUT2   |   380|
|4     |LUT3   |    61|
|5     |LUT4   |    39|
|6     |LUT5   |     7|
|7     |LUT6   |   132|
|8     |FDRE   |   192|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------+---------------+------+
|      |Instance                                          |Module         |Cells |
+------+--------------------------------------------------+---------------+------+
|1     |top                                               |               |  1076|
|2     |  U0                                              |axi_zscore     |  1076|
|3     |    \GEN_SUBS[0].SUBX                             |simple_sub     |    25|
|4     |    \GEN_SUBS[1].SUBX                             |simple_sub_0   |    21|
|5     |    \GEN_SUBS[2].SUBX                             |simple_sub_1   |    25|
|6     |    \GEN_SUBS[3].SUBX                             |simple_sub_2   |    21|
|7     |    MM_i                                          |mm_zscore      |   825|
|8     |    \OUTER_GEN[0].GEN_ADDRS[0].ADDRX              |simple_adder   |     8|
|9     |    \OUTER_GEN[1].GEN_ADDRS[0].ADDRX              |simple_adder_3 |    39|
|10    |    \OUTER_GEN[1].GEN_ADDRS[1].ADDRX              |simple_adder_4 |     8|
|11    |    \OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX  |simple_adder_5 |     8|
|12    |    \OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX  |simple_adder_6 |    39|
|13    |    \OUTER_GEN_STD[1].GEN_STD_ADDRS[1].STD_ADDRX  |simple_adder_7 |     8|
+------+--------------------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.793 ; gain = 528.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 819.793 ; gain = 184.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 819.793 ; gain = 528.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 822.906 ; gain = 543.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_zscore_0_0_synth_1/design_1_axi_zscore_0_0.dcp' has been generated.
