<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: VariableClockDividerPorts.VariableClockDivider Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classVariableClockDividerPorts_1_1VariableClockDivider.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">VariableClockDividerPorts.VariableClockDivider Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for VariableClockDividerPorts.VariableClockDivider:</div>
<div class="dyncontent">
<div class="center"><img src="classVariableClockDividerPorts_1_1VariableClockDivider__coll__graph.png" border="0" usemap="#aVariableClockDividerPorts_8VariableClockDivider_coll__map" alt="Collaboration graph"/></div>
<map name="aVariableClockDividerPorts_8VariableClockDivider_coll__map" id="aVariableClockDividerPorts_8VariableClockDivider_coll__map">
<area shape="rect" title=" " alt="" coords="267,91,461,131"/>
<area shape="rect" title=" " alt="" coords="5,5,171,60"/>
<area shape="poly" title=" " alt="" coords="185,57,294,89,292,94,183,62"/>
<area shape="rect" title=" " alt="" coords="8,84,168,139"/>
<area shape="poly" title=" " alt="" coords="182,109,267,109,267,114,182,114"/>
<area shape="rect" title=" " alt="" coords="48,163,128,188"/>
<area shape="poly" title=" " alt="" coords="141,160,276,129,277,134,142,166"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<b>Architecture &gt;&gt; </b><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html">VariableClockDividerPorts::VariableClockDivider</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a51f1177f3b0a6eec6ecf15ff13b05f9c" id="r_a51f1177f3b0a6eec6ecf15ff13b05f9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a51f1177f3b0a6eec6ecf15ff13b05f9c">PROCESS_43</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a1c5686a31f4cf9e4b30d5c179e2fb701" id="r_a1c5686a31f4cf9e4b30d5c179e2fb701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1c5686a31f4cf9e4b30d5c179e2fb701">PROCESS_44</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a1dc7ec834788270b7fcfba6cf8dc1b40" id="r_a1dc7ec834788270b7fcfba6cf8dc1b40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ed2cb3f6a66bf29ca3b2246614b7c35" id="r_a3ed2cb3f6a66bf29ca3b2246614b7c35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a339b82be5cc6a24c22da142e3a843512" id="r_a339b82be5cc6a24c22da142e3a843512"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a339b82be5cc6a24c22da142e3a843512">ClkDiv</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00045">45</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="a51f1177f3b0a6eec6ecf15ff13b05f9c" name="a51f1177f3b0a6eec6ecf15ff13b05f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f1177f3b0a6eec6ecf15ff13b05f9c">&#9670;&#160;</a></span>PROCESS_43()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_43</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00054">54</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="a1c5686a31f4cf9e4b30d5c179e2fb701" name="a1c5686a31f4cf9e4b30d5c179e2fb701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c5686a31f4cf9e4b30d5c179e2fb701">&#9670;&#160;</a></span>PROCESS_44()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_44</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider2X_8vhd_source.html#l00054">54</a> of file <a class="el" href="VariableClockDivider2X_8vhd_source.html">VariableClockDivider2X.vhd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a1dc7ec834788270b7fcfba6cf8dc1b40" name="a1dc7ec834788270b7fcfba6cf8dc1b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc7ec834788270b7fcfba6cf8dc1b40">&#9670;&#160;</a></span>ClkDiv <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00047">47</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="a339b82be5cc6a24c22da142e3a843512" name="a339b82be5cc6a24c22da142e3a843512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339b82be5cc6a24c22da142e3a843512">&#9670;&#160;</a></span>ClkDiv <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a339b82be5cc6a24c22da142e3a843512">ClkDiv</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider2X_8vhd_source.html#l00047">47</a> of file <a class="el" href="VariableClockDivider2X_8vhd_source.html">VariableClockDivider2X.vhd</a>.</p>

</div>
</div>
<a id="a3ed2cb3f6a66bf29ca3b2246614b7c35" name="a3ed2cb3f6a66bf29ca3b2246614b7c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed2cb3f6a66bf29ca3b2246614b7c35">&#9670;&#160;</a></span>clko_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00048">48</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li><a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a></li>
<li><a class="el" href="VariableClockDivider2X_8vhd_source.html">VariableClockDivider2X.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></li><li class="navelem"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html">VariableClockDivider</a></li>
    <li class="footer">Generated on Thu Jul 3 2025 21:38:55 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
