{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736411071710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736411071710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 10:24:31 2025 " "Processing started: Thu Jan 09 10:24:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736411071710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736411071710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_Project -c TLC_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_Project -c TLC_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736411071710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1736411072045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_split.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_split.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_split " "Found entity 1: counter_split" {  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/altera/13.1/TLC_Project/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Project " "Found entity 1: TLC_Project" {  } { { "top.v" "" { Text "C:/altera/13.1/TLC_Project/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_divider " "Found entity 1: counter_divider" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1hz " "Found entity 1: clock_divider_1hz" {  } { { "clock_divider_1hz.v" "" { Text "C:/altera/13.1/TLC_Project/clock_divider_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(39) " "Verilog HDL Instantiation warning at top.v(39): instance has no name" {  } { { "top.v" "" { Text "C:/altera/13.1/TLC_Project/top.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1736411072113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_Project " "Elaborating entity \"TLC_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736411072143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_divider counter_divider:div " "Elaborating entity \"counter_divider\" for hierarchy \"counter_divider:div\"" {  } { { "top.v" "div" { Text "C:/altera/13.1/TLC_Project/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter_divider.v(13) " "Verilog HDL assignment warning at counter_divider.v(13): truncated value with size 32 to match size of target (6)" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736411072146 "|TLC_Project|counter_divider:div"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "counter_divider.v(14) " "Verilog HDL warning at counter_divider.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1736411072146 "|TLC_Project|counter_divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1hz clock_divider_1hz:comb_3 " "Elaborating entity \"clock_divider_1hz\" for hierarchy \"clock_divider_1hz:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/altera/13.1/TLC_Project/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_divider_1hz.v(18) " "Verilog HDL assignment warning at clock_divider_1hz.v(18): truncated value with size 32 to match size of target (26)" {  } { { "clock_divider_1hz.v" "" { Text "C:/altera/13.1/TLC_Project/clock_divider_1hz.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736411072146 "|TLC_Project|clock_divider_1hz:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:controller " "Elaborating entity \"Control\" for hierarchy \"Control:controller\"" {  } { { "top.v" "controller" { Text "C:/altera/13.1/TLC_Project/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Control.v(29) " "Verilog HDL assignment warning at Control.v(29): truncated value with size 32 to match size of target (5)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_next Control.v(28) " "Verilog HDL Always Construct warning at Control.v(28): inferring latch(es) for variable \"counter_next\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(139) " "Verilog HDL Case Statement warning at Control.v(139): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NorthRed Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"NorthRed\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NorthYellow Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"NorthYellow\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NorthGreen Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"NorthGreen\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EastRed Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"EastRed\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EastYellow Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"EastYellow\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EastGreen Control.v(139) " "Verilog HDL Always Construct warning at Control.v(139): inferring latch(es) for variable \"EastGreen\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EastGreen Control.v(139) " "Inferred latch for \"EastGreen\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EastYellow Control.v(139) " "Inferred latch for \"EastYellow\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EastRed Control.v(139) " "Inferred latch for \"EastRed\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NorthGreen Control.v(139) " "Inferred latch for \"NorthGreen\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NorthYellow Control.v(139) " "Inferred latch for \"NorthYellow\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NorthRed Control.v(139) " "Inferred latch for \"NorthRed\" at Control.v(139)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[0\] Control.v(28) " "Inferred latch for \"counter_next\[0\]\" at Control.v(28)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[1\] Control.v(28) " "Inferred latch for \"counter_next\[1\]\" at Control.v(28)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[2\] Control.v(28) " "Inferred latch for \"counter_next\[2\]\" at Control.v(28)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072158 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[3\] Control.v(28) " "Inferred latch for \"counter_next\[3\]\" at Control.v(28)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072163 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[4\] Control.v(28) " "Inferred latch for \"counter_next\[4\]\" at Control.v(28)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072163 "|TLC_Project|Control:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_split counter_split:north_split " "Elaborating entity \"counter_split\" for hierarchy \"counter_split:north_split\"" {  } { { "top.v" "north_split" { Text "C:/altera/13.1/TLC_Project/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_split.v(8) " "Verilog HDL assignment warning at counter_split.v(8): truncated value with size 32 to match size of target (4)" {  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736411072166 "|TLC_Project|counter_split:north_split"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_split.v(9) " "Verilog HDL assignment warning at counter_split.v(9): truncated value with size 32 to match size of target (4)" {  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736411072166 "|TLC_Project|counter_split:north_split"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:ssd0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:ssd0\"" {  } { { "top.v" "ssd0" { Text "C:/altera/13.1/TLC_Project/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072166 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segment_decoder.v(6) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(6): incomplete case statement has no default case item" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1736411072166 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD seven_segment_decoder.v(6) " "Verilog HDL Always Construct warning at seven_segment_decoder.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[0\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[1\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[2\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[3\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[4\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[5\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] seven_segment_decoder.v(6) " "Inferred latch for \"SSD\[6\]\" at seven_segment_decoder.v(6)" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736411072171 "|TLC_Project|seven_segment_decoder:ssd0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter_split:north_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter_split:north_split\|Mod0\"" {  } { { "counter_split.v" "Mod0" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736411072375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter_split:north_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter_split:north_split\|Div0\"" {  } { { "counter_split.v" "Div0" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736411072375 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1736411072375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_split:north_split\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"counter_split:north_split\|lpm_divide:Mod0\"" {  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736411072407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter_split:north_split\|lpm_divide:Mod0 " "Instantiated megafunction \"counter_split:north_split\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072407 ""}  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1736411072407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a8m " "Found entity 1: lpm_divide_a8m" {  } { { "db/lpm_divide_a8m.tdf" "" { Text "C:/altera/13.1/TLC_Project/db/lpm_divide_a8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/altera/13.1/TLC_Project/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "C:/altera/13.1/TLC_Project/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.1/TLC_Project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.1/TLC_Project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_split:north_split\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counter_split:north_split\|lpm_divide:Div0\"" {  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736411072588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter_split:north_split\|lpm_divide:Div0 " "Instantiated megafunction \"counter_split:north_split\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072588 ""}  } { { "counter_split.v" "" { Text "C:/altera/13.1/TLC_Project/counter_split.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1736411072588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/altera/13.1/TLC_Project/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736411072636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736411072636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd1\|SSD\[0\] " "LATCH primitive \"seven_segment_decoder:ssd1\|SSD\[0\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd3\|SSD\[0\] " "LATCH primitive \"seven_segment_decoder:ssd3\|SSD\[0\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd1\|SSD\[2\] " "LATCH primitive \"seven_segment_decoder:ssd1\|SSD\[2\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd3\|SSD\[2\] " "LATCH primitive \"seven_segment_decoder:ssd3\|SSD\[2\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd1\|SSD\[3\] " "LATCH primitive \"seven_segment_decoder:ssd1\|SSD\[3\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd3\|SSD\[3\] " "LATCH primitive \"seven_segment_decoder:ssd3\|SSD\[3\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd1\|SSD\[4\] " "LATCH primitive \"seven_segment_decoder:ssd1\|SSD\[4\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd3\|SSD\[4\] " "LATCH primitive \"seven_segment_decoder:ssd3\|SSD\[4\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd1\|SSD\[5\] " "LATCH primitive \"seven_segment_decoder:ssd1\|SSD\[5\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd3\|SSD\[5\] " "LATCH primitive \"seven_segment_decoder:ssd3\|SSD\[5\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd1\|SSD\[6\] " "LATCH primitive \"seven_segment_decoder:ssd1\|SSD\[6\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_decoder:ssd3\|SSD\[6\] " "LATCH primitive \"seven_segment_decoder:ssd3\|SSD\[6\]\" is permanently enabled" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1736411072660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1736411072810 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:controller\|EastGreen Control:controller\|NorthRed " "Duplicate LATCH primitive \"Control:controller\|EastGreen\" merged with LATCH primitive \"Control:controller\|NorthRed\"" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:controller\|EastYellow Control:controller\|NorthYellow " "Duplicate LATCH primitive \"Control:controller\|EastYellow\" merged with LATCH primitive \"Control:controller\|NorthYellow\"" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:controller\|EastRed Control:controller\|NorthGreen " "Duplicate LATCH primitive \"Control:controller\|EastRed\" merged with LATCH primitive \"Control:controller\|NorthGreen\"" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[0\] seven_segment_decoder:ssd2\|SSD\[0\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[0\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[0\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[1\] seven_segment_decoder:ssd2\|SSD\[1\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[1\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[1\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[2\] seven_segment_decoder:ssd2\|SSD\[2\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[2\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[2\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[3\] seven_segment_decoder:ssd2\|SSD\[3\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[3\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[3\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[4\] seven_segment_decoder:ssd2\|SSD\[4\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[4\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[4\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[5\] seven_segment_decoder:ssd2\|SSD\[5\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[5\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[5\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seven_segment_decoder:ssd0\|SSD\[6\] seven_segment_decoder:ssd2\|SSD\[6\] " "Duplicate LATCH primitive \"seven_segment_decoder:ssd0\|SSD\[6\]\" merged with LATCH primitive \"seven_segment_decoder:ssd2\|SSD\[6\]\"" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:controller\|NorthRed " "Latch Control:controller\|NorthRed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|state\[0\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:controller\|NorthYellow " "Latch Control:controller\|NorthYellow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|state\[2\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:controller\|NorthGreen " "Latch Control:controller\|NorthGreen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|state\[0\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[0\] " "Latch seven_segment_decoder:ssd2\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[1\] " "Latch seven_segment_decoder:ssd2\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[2\] " "Latch seven_segment_decoder:ssd2\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[3\] " "Latch seven_segment_decoder:ssd2\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072822 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[4\] " "Latch seven_segment_decoder:ssd2\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072826 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[5\] " "Latch seven_segment_decoder:ssd2\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072826 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:ssd2\|SSD\[6\] " "Latch seven_segment_decoder:ssd2\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|counter\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736411072826 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736411072826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1736411072950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1736411073140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1736411073236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736411073236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1736411073276 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1736411073276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1736411073276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1736411073276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736411073292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 10:24:33 2025 " "Processing ended: Thu Jan 09 10:24:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736411073292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736411073292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736411073292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736411073292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736411074600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736411074600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 10:24:34 2025 " "Processing started: Thu Jan 09 10:24:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736411074600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736411074600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TLC_Project -c TLC_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TLC_Project -c TLC_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736411074600 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736411074665 ""}
{ "Info" "0" "" "Project  = TLC_Project" {  } {  } 0 0 "Project  = TLC_Project" 0 0 "Fitter" 0 0 1736411074665 ""}
{ "Info" "0" "" "Revision = TLC_Project" {  } {  } 0 0 "Revision = TLC_Project" 0 0 "Fitter" 0 0 1736411074665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1736411074741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TLC_Project EP3C120F780C7 " "Selected device EP3C120F780C7 for design \"TLC_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736411074749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736411074789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736411074789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736411074789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736411074922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736411074926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Device EP3C40F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736411075339 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736411075339 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736411075339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736411075339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736411075339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736411075339 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1736411076527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TLC_Project.sdc " "Synopsys Design Constraints File file not found: 'TLC_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736411076527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736411076527 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datab  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datab  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411076531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1736411076531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736411076531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736411076531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736411076531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Automatically promoted node CLOCK_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } { { "top.v" "" { Text "C:/altera/13.1/TLC_Project/top.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_divider:div\|q\[5\]  " "Automatically promoted node counter_divider:div\|q\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_divider:div\|q\[5\]~13 " "Destination node counter_divider:div\|q\[5\]~13" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_divider:div|q[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_divider:div|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_segment_decoder:ssd0\|Mux7~0  " "Automatically promoted node seven_segment_decoder:ssd0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:ssd0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control:controller\|Equal0~0  " "Automatically promoted node Control:controller\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|Mux3~1 " "Destination node Control:controller\|Mux3~1" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 48 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|Mux3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|Mux2~0 " "Destination node Control:controller\|Mux2~0" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 48 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|counter\[1\]~3 " "Destination node Control:controller\|counter\[1\]~3" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|counter[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider_1hz:comb_3\|clk_out  " "Automatically promoted node clock_divider_1hz:comb_3\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|counter\[2\] " "Destination node Control:controller\|counter\[2\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|counter\[3\] " "Destination node Control:controller\|counter\[3\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|counter\[4\] " "Destination node Control:controller\|counter\[4\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|state\[1\] " "Destination node Control:controller\|state\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:controller\|state\[2\] " "Destination node Control:controller\|state\[2\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider_1hz:comb_3\|clk_out~0 " "Destination node clock_divider_1hz:comb_3\|clk_out~0" {  } { { "clock_divider_1hz.v" "" { Text "C:/altera/13.1/TLC_Project/clock_divider_1hz.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider_1hz:comb_3|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1736411076543 ""}  } { { "clock_divider_1hz.v" "" { Text "C:/altera/13.1/TLC_Project/clock_divider_1hz.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider_1hz:comb_3|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control:controller\|Mux11~0  " "Automatically promoted node Control:controller\|Mux11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076547 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 139 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controller|Mux11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_PB0~input (placed in PIN AD7 (DQS1B/CQ1B#,CDPCLK2)) " "Automatically promoted node reset_PB0~input (placed in PIN AD7 (DQS1B/CQ1B#,CDPCLK2))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736411076547 ""}  } { { "top.v" "" { Text "C:/altera/13.1/TLC_Project/top.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_PB0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736411076547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736411076758 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736411076758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736411076758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736411076762 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736411076762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736411076762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736411076762 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736411076762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736411076774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1736411076774 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736411076774 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736411076795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736411080853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736411081058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736411081066 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736411084165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736411084169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736411084317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/altera/13.1/TLC_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1736411086460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736411086460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736411088124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1736411088124 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736411088124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1736411088141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736411088176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736411088533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736411088587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736411088799 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736411089079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/TLC_Project/output_files/TLC_Project.fit.smsg " "Generated suppressed messages file C:/altera/13.1/TLC_Project/output_files/TLC_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736411089922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5116 " "Peak virtual memory: 5116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736411090142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 10:24:50 2025 " "Processing ended: Thu Jan 09 10:24:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736411090142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736411090142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736411090142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736411090142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736411091355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736411091355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 10:24:51 2025 " "Processing started: Thu Jan 09 10:24:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736411091355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736411091355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TLC_Project -c TLC_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TLC_Project -c TLC_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736411091355 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736411094135 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736411094245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736411095030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 10:24:55 2025 " "Processing ended: Thu Jan 09 10:24:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736411095030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736411095030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736411095030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736411095030 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736411095642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736411096374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 10:24:56 2025 " "Processing started: Thu Jan 09 10:24:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736411096374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736411096374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TLC_Project -c TLC_Project " "Command: quartus_sta TLC_Project -c TLC_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736411096374 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1736411096439 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1736411096580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1736411096580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1736411096624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1736411096624 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1736411096795 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TLC_Project.sdc " "Synopsys Design Constraints File file not found: 'TLC_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1736411096835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider_1hz:comb_3\|clk_out clock_divider_1hz:comb_3\|clk_out " "create_clock -period 1.000 -name clock_divider_1hz:comb_3\|clk_out clock_divider_1hz:comb_3\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:controller\|counter\[1\] Control:controller\|counter\[1\] " "create_clock -period 1.000 -name Control:controller\|counter\[1\] Control:controller\|counter\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_divider:div\|q\[5\] counter_divider:div\|q\[5\] " "create_clock -period 1.000 -name counter_divider:div\|q\[5\] counter_divider:div\|q\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:controller\|state\[0\] Control:controller\|state\[0\] " "create_clock -period 1.000 -name Control:controller\|state\[0\] Control:controller\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736411096835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1736411097180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097180 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1736411097184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1736411097219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1736411097239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1736411097239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.922 " "Worst-case setup slack is -4.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.922             -33.875 counter_divider:div\|q\[5\]  " "   -4.922             -33.875 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.574             -59.175 CLOCK_50  " "   -3.574             -59.175 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532             -31.930 Control:controller\|counter\[1\]  " "   -3.532             -31.930 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.872             -21.503 clock_divider_1hz:comb_3\|clk_out  " "   -2.872             -21.503 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 Control:controller\|state\[0\]  " "    0.235               0.000 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411097239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.123 " "Worst-case hold slack is -6.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.123             -45.985 Control:controller\|counter\[1\]  " "   -6.123             -45.985 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478              -7.235 clock_divider_1hz:comb_3\|clk_out  " "   -1.478              -7.235 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -3.544 Control:controller\|state\[0\]  " "   -1.199              -3.544 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.119 CLOCK_50  " "   -0.119              -0.119 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 counter_divider:div\|q\[5\]  " "    0.638               0.000 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411097243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736411097247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736411097247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.835 CLOCK_50  " "   -3.000             -42.835 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986             -79.338 Control:controller\|counter\[1\]  " "   -1.986             -79.338 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 counter_divider:div\|q\[5\]  " "   -1.285             -19.275 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 clock_divider_1hz:comb_3\|clk_out  " "   -1.285             -11.565 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 Control:controller\|state\[0\]  " "    0.410               0.000 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411097251 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1736411097339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1736411097359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1736411097909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097987 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1736411097987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1736411097991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1736411097999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1736411097999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.374 " "Worst-case setup slack is -4.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.374             -29.256 counter_divider:div\|q\[5\]  " "   -4.374             -29.256 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176             -28.391 Control:controller\|counter\[1\]  " "   -3.176             -28.391 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.143             -50.163 CLOCK_50  " "   -3.143             -50.163 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.469             -18.636 clock_divider_1hz:comb_3\|clk_out  " "   -2.469             -18.636 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Control:controller\|state\[0\]  " "    0.187               0.000 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411098003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.507 " "Worst-case hold slack is -5.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.507             -41.436 Control:controller\|counter\[1\]  " "   -5.507             -41.436 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303              -6.582 clock_divider_1hz:comb_3\|clk_out  " "   -1.303              -6.582 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946              -2.772 Control:controller\|state\[0\]  " "   -0.946              -2.772 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.109 CLOCK_50  " "   -0.109              -0.109 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 counter_divider:div\|q\[5\]  " "    0.590               0.000 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411098011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736411098015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736411098019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.835 CLOCK_50  " "   -3.000             -42.835 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.776             -67.940 Control:controller\|counter\[1\]  " "   -1.776             -67.940 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 counter_divider:div\|q\[5\]  " "   -1.285             -19.275 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 clock_divider_1hz:comb_3\|clk_out  " "   -1.285             -11.565 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Control:controller\|state\[0\]  " "    0.348               0.000 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411098019 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1736411098143 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datad  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: north_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1736411098207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1736411098211 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1736411098211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.241 " "Worst-case setup slack is -2.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.241             -13.946 counter_divider:div\|q\[5\]  " "   -2.241             -13.946 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396             -10.938 Control:controller\|counter\[1\]  " "   -1.396             -10.938 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269             -13.648 CLOCK_50  " "   -1.269             -13.648 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.006              -6.404 clock_divider_1hz:comb_3\|clk_out  " "   -1.006              -6.404 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 Control:controller\|state\[0\]  " "    0.431               0.000 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411098215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.164 " "Worst-case hold slack is -3.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.164             -24.229 Control:controller\|counter\[1\]  " "   -3.164             -24.229 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959              -5.054 clock_divider_1hz:comb_3\|clk_out  " "   -0.959              -5.054 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -2.448 Control:controller\|state\[0\]  " "   -0.834              -2.448 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -0.338 CLOCK_50  " "   -0.227              -0.338 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 counter_divider:div\|q\[5\]  " "    0.287               0.000 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411098223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736411098231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736411098235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.877 CLOCK_50  " "   -3.000             -35.877 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 counter_divider:div\|q\[5\]  " "   -1.000             -15.000 counter_divider:div\|q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 clock_divider_1hz:comb_3\|clk_out  " "   -1.000              -9.000 clock_divider_1hz:comb_3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742             -23.341 Control:controller\|counter\[1\]  " "   -0.742             -23.341 Control:controller\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Control:controller\|state\[0\]  " "    0.407               0.000 Control:controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736411098243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1736411098524 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1736411098524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736411098640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 10:24:58 2025 " "Processing ended: Thu Jan 09 10:24:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736411098640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736411098640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736411098640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736411098640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736411099908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736411099908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 10:24:59 2025 " "Processing started: Thu Jan 09 10:24:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736411099908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736411099908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TLC_Project -c TLC_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TLC_Project -c TLC_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736411099908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TLC_Project.vo C:/altera/13.1/TLC_Project/simulation/qsim// simulation " "Generated file TLC_Project.vo in folder \"C:/altera/13.1/TLC_Project/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736411100246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736411100318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 10:25:00 2025 " "Processing ended: Thu Jan 09 10:25:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736411100318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736411100318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736411100318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736411100318 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736411100974 ""}
