.ALIASES
V_V1            V1(+=N09437 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS9359@SOURCE.VDC.Normal(chips)
V_V27           V27(+=N44418 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS75648@SOURCE.VPWL_GENERIC.Normal(chips)
V_V29           V29(+=N10783 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS76807@SOURCE.VPWL_GENERIC.Normal(chips)
V_V30           V30(+=N11028 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS77408@SOURCE.VPWL_GENERIC.Normal(chips)
V_V35           V35(+=N10288 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS86528@SOURCE.VPWL_GENERIC.Normal(chips)
R_R1            R1(1=0 2=N107304 ) CN @TEST.SCHEMATIC1(sch_1):INS98048@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N110116 ) CN @TEST.SCHEMATIC1(sch_1):INS98113@ANALOG.R.Normal(chips)
D_D10           D10(1=N101997 2=N09437 ) CN @TEST.SCHEMATIC1(sch_1):INS111330@DIODE.D1N4002.Normal(chips)
D_D11           D11(1=N96748 2=N09437 ) CN @TEST.SCHEMATIC1(sch_1):INS111601@DIODE.D1N4002.Normal(chips)
D_D12           D12(1=N107304 2=N101997 ) CN @TEST.SCHEMATIC1(sch_1):INS111760@DIODE.D1N4002.Normal(chips)
D_D13           D13(1=N110116 2=N96748 ) CN @TEST.SCHEMATIC1(sch_1):INS111908@DIODE.D1N4002.Normal(chips)
Z_Z1            Z1(C=N09437 G=N44418 E=N101997 ) CN @TEST.SCHEMATIC1(sch_1):INS113718@IGBT.IXGH40N60.Normal(chips)
Z_Z13           Z13(C=N09437 G=N10288 E=N96748 ) CN @TEST.SCHEMATIC1(sch_1):INS113788@IGBT.IXGH40N60.Normal(chips)
Z_Z14           Z14(C=N101997 G=N10783 E=N107304 ) CN @TEST.SCHEMATIC1(sch_1):INS113855@IGBT.IXGH40N60.Normal(chips)
Z_Z15           Z15(C=N96748 G=N11028 E=N110116 ) CN @TEST.SCHEMATIC1(sch_1):INS113920@IGBT.IXGH40N60.Normal(chips)
.ENDALIASES
