<stg><name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="15" op_3_bw="15" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="15" op_6_bw="15" op_7_bw="120" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i15 %m_axis_video_V_strb_V, i15 %m_axis_video_V_keep_V, i120 %m_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4">
<![CDATA[
newFuncRoot:4 %muxLogicCE_to_tmp = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:5 %tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4">
<![CDATA[
newFuncRoot:6 %muxLogicCE_to_tmp_12 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:7 %tmp_12 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_72

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4">
<![CDATA[
newFuncRoot:8 %muxLogicCE_to_tmp_13 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_13"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:9 %tmp_13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_71

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4">
<![CDATA[
newFuncRoot:10 %muxLogicCE_to_tmp_14 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_14"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:11 %tmp_14 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_70

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4">
<![CDATA[
newFuncRoot:12 %muxLogicCE_to_tmp_15 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:13 %tmp_15 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_69

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4">
<![CDATA[
newFuncRoot:14 %muxLogicCE_to_tmp_16 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:15 %tmp_16 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_68

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4">
<![CDATA[
newFuncRoot:16 %muxLogicCE_to_tmp_17 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:17 %tmp_17 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_67

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4">
<![CDATA[
newFuncRoot:18 %muxLogicCE_to_tmp_18 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:19 %tmp_18 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_66

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4">
<![CDATA[
newFuncRoot:20 %muxLogicCE_to_tmp_19 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_19"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:21 %tmp_19 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_65

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4">
<![CDATA[
newFuncRoot:22 %muxLogicCE_to_tmp_20 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_20"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:23 %tmp_20 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4">
<![CDATA[
newFuncRoot:24 %muxLogicCE_to_tmp_21 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:25 %tmp_21 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4">
<![CDATA[
newFuncRoot:26 %muxLogicCE_to_tmp_22 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp_22"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
newFuncRoot:27 %tmp_22 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_62

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12">
<![CDATA[
newFuncRoot:28 %muxLogicCE_to_sub_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sub_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:29 %sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11">
<![CDATA[
newFuncRoot:30 %muxLogicCE_to_div_cast1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_div_cast1_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="1">
<![CDATA[
newFuncRoot:31 %div_cast1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %div_cast1

]]></Node>
<StgValue><ssdm name="div_cast1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1">
<![CDATA[
newFuncRoot:32 %muxLogicCE_to_sof_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sof_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:33 %sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof

]]></Node>
<StgValue><ssdm name="sof_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="11">
<![CDATA[
newFuncRoot:34 %muxLogicData_to_store_ln350 = muxlogic i11 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln350"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="11">
<![CDATA[
newFuncRoot:35 %muxLogicAddr_to_store_ln350 = muxlogic i11 %j

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln350"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:36 %store_ln350 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:37 %br_ln0 = br void %for.body69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11">
<![CDATA[
for.body69:1 %MuxLogicAddr_to_j_1 = muxlogic i11 %j

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_j_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body69:2 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body69:3 %j_2 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body69:5 %icmp_ln350 = icmp_eq  i11 %j_1, i11 %div_cast1_read

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body69:6 %br_ln350 = br i1 %icmp_ln350, void %for.body69.split, void %for.inc113.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="11">
<![CDATA[
for.body69.split:0 %zext_ln350 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body69.split:3 %axi_last = icmp_eq  i12 %zext_ln350, i12 %sub_read

]]></Node>
<StgValue><ssdm name="axi_last"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="11">
<![CDATA[
for.body69.split:33 %muxLogicData_to_store_ln350 = muxlogic i11 %j_2

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln350"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="11">
<![CDATA[
for.body69.split:34 %muxLogicAddr_to_store_ln350 = muxlogic i11 %j

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln350"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body69.split:35 %store_ln350 = store i11 %j_2, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.body69.split:36 %br_ln350 = br void %for.body69

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="120">
<![CDATA[
for.body69.split:4 %muxLogicCE_to_img_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_img_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="1">
<![CDATA[
for.body69.split:5 %img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="120">
<![CDATA[
for.body69.split:6 %pix = trunc i120 %img_read

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:7 %pix_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:8 %pix_2 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="pix_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:9 %pix_3 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:10 %pix_4 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="pix_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:11 %pix_5 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="pix_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:12 %pix_6 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:13 %pix_7 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="pix_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:14 %pix_8 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="pix_8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:15 %pix_9 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_9"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:16 %pix_11 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="pix_11"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body69.split:17 %pix_10 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 110, i32 119

]]></Node>
<StgValue><ssdm name="pix_10"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:18 %tmp_s = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:19 %tmp_2 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:20 %tmp_3 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:21 %tmp_4 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:22 %tmp_5 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:23 %tmp_6 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:24 %tmp_7 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:25 %tmp_8 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:26 %tmp_9 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:27 %tmp_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:28 %tmp_10 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="10" op_3_bw="4" op_4_bw="10" op_5_bw="4" op_6_bw="10" op_7_bw="4" op_8_bw="10" op_9_bw="4" op_10_bw="10" op_11_bw="4" op_12_bw="10" op_13_bw="4" op_14_bw="10" op_15_bw="4" op_16_bw="10" op_17_bw="4" op_18_bw="10" op_19_bw="4" op_20_bw="10" op_21_bw="4" op_22_bw="10" op_23_bw="4" op_24_bw="10" op_25_bw="10" op_26_bw="4">
<![CDATA[
for.body69.split:29 %tmp_11 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body69:0 %sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.body69.split

]]></Node>
<StgValue><ssdm name="sof_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body69:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body69.split:1 %specpipeline_ln353 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln353"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body69.split:2 %specloopname_ln350 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln350"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="120" op_0_bw="120" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
for.body69.split:30 %axi_data = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %tmp_11, i10 %tmp_10, i10 %tmp_1, i10 %tmp_9, i10 %tmp_8, i10 %tmp_7, i10 %tmp_6, i10 %tmp_5, i10 %tmp_4, i10 %tmp_3, i10 %tmp_2, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="axi_data"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="15">
<![CDATA[
for.body69.split:31 %muxLogicData_to_write_ln388 = muxlogic i15 %m_axis_video_V_keep_V

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln388"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="15" op_3_bw="15" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="120" op_9_bw="15" op_10_bw="15" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.body69.split:32 %write_ln388 = write void @_ssdm_op_Write.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i120 %axi_data, i15 32767, i15 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln388"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
for.inc113.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
