

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Mon May 20 14:15:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        7|        7|         5|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_prior_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 'x_prior_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_prior_V_1_1 = alloca i32 1"   --->   Operation 10 'alloca' 'x_prior_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_prior_V_1_2 = alloca i32 1"   --->   Operation 11 'alloca' 'x_prior_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_prior_V_1_3 = alloca i32 1"   --->   Operation 12 'alloca' 'x_prior_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln20"   --->   Operation 13 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1273_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1273_2"   --->   Operation 14 'read' 'sext_ln1273_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1273_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1273_1"   --->   Operation 15 'read' 'sext_ln1273_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1273_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1273"   --->   Operation 16 'read' 'sext_ln1273_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i32 %sext_ln20_read"   --->   Operation 17 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1273_2_cast = sext i32 %sext_ln1273_2_read"   --->   Operation 18 'sext' 'sext_ln1273_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1273_1_cast = sext i32 %sext_ln1273_1_read"   --->   Operation 19 'sext' 'sext_ln1273_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273_cast = sext i32 %sext_ln1273_read"   --->   Operation 20 'sext' 'sext_ln1273_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [kalman_hls/kalman.cpp:21]   --->   Operation 23 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp_eq  i3 %i_5, i3 4" [kalman_hls/kalman.cpp:20]   --->   Operation 25 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.65ns)   --->   "%add_ln20 = add i3 %i_5, i3 1" [kalman_hls/kalman.cpp:20]   --->   Operation 27 'add' 'add_ln20' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body.i.split, void %for.body41.i.preheader.exitStub" [kalman_hls/kalman.cpp:20]   --->   Operation 28 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %i_5" [kalman_hls/kalman.cpp:21]   --->   Operation 29 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 65536, i32 0, i32 0, i32 0, i2 %trunc_ln21"   --->   Operation 30 'mux' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 65536, i32 0, i32 0, i2 %trunc_ln21"   --->   Operation 31 'mux' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 65536, i32 0, i32 65536, i32 0, i2 %trunc_ln21"   --->   Operation 32 'mux' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln1420 = switch i2 %trunc_ln21, void %branch9, i2 0, void %for.body.i.split.for.body.i.split164_crit_edge, i2 1, void %for.body.i.split.for.body.i.split164_crit_edge9, i2 2, void %branch8"   --->   Operation 33 'switch' 'switch_ln1420' <Predicate = (!icmp_ln20)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln20 = store i3 %add_ln20, i3 %i" [kalman_hls/kalman.cpp:20]   --->   Operation 34 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body.i" [kalman_hls/kalman.cpp:20]   --->   Operation 35 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i32 %tmp"   --->   Operation 36 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (6.91ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273_cast, i48 %zext_ln1273"   --->   Operation 37 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i32 %tmp_1"   --->   Operation 38 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (6.91ns)   --->   "%mul_ln1273_1 = mul i48 %sext_ln1273_1_cast, i48 %zext_ln1273_1"   --->   Operation 39 'mul' 'mul_ln1273_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i32 %tmp_2"   --->   Operation 40 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (6.91ns)   --->   "%mul_ln1273_2 = mul i48 %sext_ln1273_2_cast, i48 %zext_ln1273_2"   --->   Operation 41 'mul' 'mul_ln1273_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 65536, i32 0, i32 65536, i2 %trunc_ln21"   --->   Operation 42 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273_cast, i48 %zext_ln1273"   --->   Operation 43 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (6.91ns)   --->   "%mul_ln1273_1 = mul i48 %sext_ln1273_1_cast, i48 %zext_ln1273_1"   --->   Operation 44 'mul' 'mul_ln1273_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln1273, i32 16, i32 47"   --->   Operation 45 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (6.91ns)   --->   "%mul_ln1273_2 = mul i48 %sext_ln1273_2_cast, i48 %zext_ln1273_2"   --->   Operation 46 'mul' 'mul_ln1273_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i32 %tmp_3"   --->   Operation 47 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%mul_ln1273_3 = mul i48 %sext_ln20_cast, i48 %zext_ln1273_3"   --->   Operation 48 'mul' 'mul_ln1273_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_10, i16 0"   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.10ns)   --->   "%add_ln1347 = add i48 %shl_ln, i48 %mul_ln1273_1"   --->   Operation 50 'add' 'add_ln1347' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47"   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0"   --->   Operation 52 'bitconcatenate' 'shl_ln838_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.10ns)   --->   "%add_ln1347_1 = add i48 %shl_ln838_1, i48 %mul_ln1273_2"   --->   Operation 53 'add' 'add_ln1347_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (6.91ns)   --->   "%mul_ln1273_3 = mul i48 %sext_ln20_cast, i48 %zext_ln1273_3"   --->   Operation 54 'mul' 'mul_ln1273_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_1, i32 16, i32 47"   --->   Operation 55 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%x_prior_V_1_load = load i32 %x_prior_V_1"   --->   Operation 68 'load' 'x_prior_V_1_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%x_prior_V_1_1_load = load i32 %x_prior_V_1_1"   --->   Operation 69 'load' 'x_prior_V_1_1_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%x_prior_V_1_2_load = load i32 %x_prior_V_1_2"   --->   Operation 70 'load' 'x_prior_V_1_2_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%x_prior_V_1_3_load = load i32 %x_prior_V_1_3"   --->   Operation 71 'load' 'x_prior_V_1_3_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_prior_V_3_0255_out, i32 %x_prior_V_1_3_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_prior_V_2_0254_out, i32 %x_prior_V_1_2_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_prior_V_1_0253_out, i32 %x_prior_V_1_1_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_prior_V_0_0252_out, i32 %x_prior_V_1_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [kalman_hls/kalman.cpp:20]   --->   Operation 56 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln838_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_11, i16 0"   --->   Operation 57 'bitconcatenate' 'shl_ln838_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.10ns)   --->   "%add_ln1347_2 = add i48 %shl_ln838_2, i48 %mul_ln1273_3"   --->   Operation 58 'add' 'add_ln1347_2' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%x_prior_V_1_5 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_2, i32 16, i32 47"   --->   Operation 59 'partselect' 'x_prior_V_1_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln1420 = store i32 %x_prior_V_1_5, i32 %x_prior_V_1_2"   --->   Operation 60 'store' 'store_ln1420' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1420 = br void %for.body.i.split164"   --->   Operation 61 'br' 'br_ln1420' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln1420 = store i32 %x_prior_V_1_5, i32 %x_prior_V_1_1"   --->   Operation 62 'store' 'store_ln1420' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1420 = br void %for.body.i.split164"   --->   Operation 63 'br' 'br_ln1420' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln1420 = store i32 %x_prior_V_1_5, i32 %x_prior_V_1"   --->   Operation 64 'store' 'store_ln1420' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1420 = br void %for.body.i.split164"   --->   Operation 65 'br' 'br_ln1420' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln1420 = store i32 %x_prior_V_1_5, i32 %x_prior_V_1_3"   --->   Operation 66 'store' 'store_ln1420' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln1420 = br void %for.body.i.split164"   --->   Operation 67 'br' 'br_ln1420' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', kalman_hls/kalman.cpp:21) on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln20', kalman_hls/kalman.cpp:20) [29]  (1.65 ns)
	'store' operation ('store_ln20', kalman_hls/kalman.cpp:20) of variable 'add_ln20', kalman_hls/kalman.cpp:20 on local variable 'i' [70]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [36]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [36]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273_3') [51]  (6.91 ns)

 <State 5>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln1347_2') [54]  (3.1 ns)
	'store' operation ('store_ln1420') of variable 'x_prior.V[1]' on local variable 'x_prior.V[1]' [58]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
