<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>XUP</spirit:library>
  <spirit:name>rect_renderer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rect_renderer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bac95d47</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rect_renderer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bac95d47</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>rect_renderer_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e7aae1ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>33d0f9f8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>program_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>program_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SHAPE_ID</spirit:name>
        <spirit:displayName>Shape Id</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SHAPE_ID">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../vivado_project/rect_renderer.srcs/constrs_1/new/rect_renderer.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../design/Simple_Rect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bac95d47</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../design/Simple_Rect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../tb/rect_renderer_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/rect_renderer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_33d0f9f8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Simple renderer for a rectangle with coord, size and color regs and SHAPE_ID param</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>SHAPE_ID</spirit:name>
      <spirit:displayName>Shape Id</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SHAPE_ID" spirit:minimum="0" spirit:maximum="64" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rect_renderer_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>XUP_LIB</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Simple Rect Renderer</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>DB2515</xilinx:vendorDisplayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-03T14:47:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2675e95e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3851dce6_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725a2449_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2db4a0_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6f7858_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d30154_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133ee6f4_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538d3c2b_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57614f35_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bba1c2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390bd288_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2809db1f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cb2dc0_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e04153_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4c32c9_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0fb9_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576fc80b_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242c37e3_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210d7081_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c46d917_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95e899e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7762ad43_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be95b67_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9c2d85_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daa358c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3c3b39_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f17de37_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6183d876_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3245a1_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f7308c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d66a3d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac56237_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b6bc65_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b6e62_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b86549_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c1f413_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e271c80_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1c7ded_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e9857e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518be8ae_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b17df4_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19628638_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764d595_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79035139_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560dbdc7_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f925a87_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49721a33_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d10c09_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f617485_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c27de81_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2982aca3_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1c1cdd_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6a7b66_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2189f44b_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf8a5a8_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d12d24f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f24d23_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/rect_renderer/src/ip/Simple_rect</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="09993ade"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2e1078bd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d217c172"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9bf260c6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
