

================================================================
== Vitis HLS Report for 'conv1_f'
================================================================
* Date:           Sun Nov 10 15:46:07 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.964 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |     1026|     1026|         7|          4|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 11 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln68 = store i9 0, i9 %indvar_flatten" [./layer.h:68]   --->   Operation 13 'store' 'store_ln68' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln68 = store i5 0, i5 %n" [./layer.h:68]   --->   Operation 14 'store' 'store_ln68' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln68 = store i5 0, i5 %y" [./layer.h:68]   --->   Operation 15 'store' 'store_ln68' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.15.2.2" [./layer.h:68]   --->   Operation 16 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./layer.h:68]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.59ns)   --->   "%icmp_ln68 = icmp_eq  i9 %indvar_flatten_load, i9 256" [./layer.h:68]   --->   Operation 18 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%add_ln68_1 = add i9 %indvar_flatten_load, i9 1" [./layer.h:68]   --->   Operation 19 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc59, void %for.end61" [./layer.h:68]   --->   Operation 20 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [./layer.h:69]   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [./layer.h:68]   --->   Operation 22 'load' 'n_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln68 = add i5 %n_load, i5 1" [./layer.h:68]   --->   Operation 23 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.63ns)   --->   "%icmp_ln69 = icmp_eq  i5 %y_load, i5 16" [./layer.h:69]   --->   Operation 24 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i5 0, i5 %y_load" [./layer.h:68]   --->   Operation 25 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i5 %add_ln68, i5 %n_load" [./layer.h:68]   --->   Operation 26 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_26 = trunc i5 %select_ln68_1" [./layer.h:68]   --->   Operation 27 'trunc' 'empty_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i5 %add_ln68" [./layer.h:68]   --->   Operation 28 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i5 %n_load" [./layer.h:68]   --->   Operation 29 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln68_3 = select i1 %icmp_ln69, i4 %trunc_ln68, i4 %trunc_ln68_1" [./layer.h:68]   --->   Operation 30 'select' 'select_ln68_3' <Predicate = (!icmp_ln68)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %select_ln68_3" [./layer.h:68]   --->   Operation 31 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%threshold_conv1_V_addr = getelementptr i4 %threshold_conv1_V, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 32 'getelementptr' 'threshold_conv1_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.65ns)   --->   "%threshold_conv1_V_load = load i4 %threshold_conv1_V_addr" [./layer.h:68]   --->   Operation 33 'load' 'threshold_conv1_V_load' <Predicate = (!icmp_ln68)> <Delay = 0.65> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_0_0_88_addr = getelementptr i1 %p_ZL7w_conv1_0_0_88, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 34 'getelementptr' 'p_ZL7w_conv1_0_0_88_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_0_0_88_load = load i4 %p_ZL7w_conv1_0_0_88_addr" [./layer.h:68]   --->   Operation 35 'load' 'p_ZL7w_conv1_0_0_88_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_1_0_85_addr = getelementptr i1 %p_ZL7w_conv1_1_0_85, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 36 'getelementptr' 'p_ZL7w_conv1_1_0_85_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_1_0_85_load = load i4 %p_ZL7w_conv1_1_0_85_addr" [./layer.h:68]   --->   Operation 37 'load' 'p_ZL7w_conv1_1_0_85_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_2_0_82_addr = getelementptr i1 %p_ZL7w_conv1_2_0_82, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 38 'getelementptr' 'p_ZL7w_conv1_2_0_82_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_2_0_82_load = load i4 %p_ZL7w_conv1_2_0_82_addr" [./layer.h:68]   --->   Operation 39 'load' 'p_ZL7w_conv1_2_0_82_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_0_1_87_addr = getelementptr i1 %p_ZL7w_conv1_0_1_87, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 40 'getelementptr' 'p_ZL7w_conv1_0_1_87_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_0_1_87_load = load i4 %p_ZL7w_conv1_0_1_87_addr" [./layer.h:68]   --->   Operation 41 'load' 'p_ZL7w_conv1_0_1_87_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_1_1_84_addr = getelementptr i1 %p_ZL7w_conv1_1_1_84, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 42 'getelementptr' 'p_ZL7w_conv1_1_1_84_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_1_1_84_load = load i4 %p_ZL7w_conv1_1_1_84_addr" [./layer.h:68]   --->   Operation 43 'load' 'p_ZL7w_conv1_1_1_84_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_2_1_81_addr = getelementptr i1 %p_ZL7w_conv1_2_1_81, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 44 'getelementptr' 'p_ZL7w_conv1_2_1_81_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_2_1_81_load = load i4 %p_ZL7w_conv1_2_1_81_addr" [./layer.h:68]   --->   Operation 45 'load' 'p_ZL7w_conv1_2_1_81_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_0_2_86_addr = getelementptr i1 %p_ZL7w_conv1_0_2_86, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 46 'getelementptr' 'p_ZL7w_conv1_0_2_86_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_0_2_86_load = load i4 %p_ZL7w_conv1_0_2_86_addr" [./layer.h:68]   --->   Operation 47 'load' 'p_ZL7w_conv1_0_2_86_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_1_2_83_addr = getelementptr i1 %p_ZL7w_conv1_1_2_83, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 48 'getelementptr' 'p_ZL7w_conv1_1_2_83_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_1_2_83_load = load i4 %p_ZL7w_conv1_1_2_83_addr" [./layer.h:68]   --->   Operation 49 'load' 'p_ZL7w_conv1_1_2_83_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL7w_conv1_2_2_80_addr = getelementptr i1 %p_ZL7w_conv1_2_2_80, i64 0, i64 %zext_ln68" [./layer.h:68]   --->   Operation 50 'getelementptr' 'p_ZL7w_conv1_2_2_80_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.63ns)   --->   "%p_ZL7w_conv1_2_2_80_load = load i4 %p_ZL7w_conv1_2_2_80_addr" [./layer.h:68]   --->   Operation 51 'load' 'p_ZL7w_conv1_2_2_80_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %select_ln68" [./layer.h:69]   --->   Operation 52 'zext' 'zext_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_padded_0230_addr = getelementptr i1 %input_padded_0230, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 53 'getelementptr' 'input_padded_0230_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.63ns)   --->   "%input_padded_0230_load = load i5 %input_padded_0230_addr" [./layer.h:77]   --->   Operation 54 'load' 'input_padded_0230_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i1 %input_1, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 55 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.63ns)   --->   "%input_1_load = load i5 %input_1_addr" [./layer.h:77]   --->   Operation 56 'load' 'input_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i1 %input_2, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 57 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.63ns)   --->   "%input_2_load = load i5 %input_2_addr" [./layer.h:77]   --->   Operation 58 'load' 'input_2_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i5 %select_ln68" [./layer.h:82]   --->   Operation 59 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i1 %input_3, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 60 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.63ns)   --->   "%input_3_load = load i5 %input_3_addr" [./layer.h:77]   --->   Operation 61 'load' 'input_3_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i1 %input_4, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 62 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.63ns)   --->   "%input_4_load = load i5 %input_4_addr" [./layer.h:77]   --->   Operation 63 'load' 'input_4_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i1 %input_5, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 64 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.63ns)   --->   "%input_5_load = load i5 %input_5_addr" [./layer.h:77]   --->   Operation 65 'load' 'input_5_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i1 %input_6, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 66 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.63ns)   --->   "%input_6_load = load i5 %input_6_addr" [./layer.h:77]   --->   Operation 67 'load' 'input_6_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i1 %input_7, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 68 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.63ns)   --->   "%input_7_load = load i5 %input_7_addr" [./layer.h:77]   --->   Operation 69 'load' 'input_7_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i1 %input_8, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 70 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.63ns)   --->   "%input_8_load = load i5 %input_8_addr" [./layer.h:77]   --->   Operation 71 'load' 'input_8_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i1 %input_9, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 72 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.63ns)   --->   "%input_9_load = load i5 %input_9_addr" [./layer.h:77]   --->   Operation 73 'load' 'input_9_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i1 %input_10, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 74 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.63ns)   --->   "%input_10_load = load i5 %input_10_addr" [./layer.h:77]   --->   Operation 75 'load' 'input_10_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i1 %input_11, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 76 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.63ns)   --->   "%input_11_load = load i5 %input_11_addr" [./layer.h:77]   --->   Operation 77 'load' 'input_11_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i1 %input_12, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 78 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.63ns)   --->   "%input_12_load = load i5 %input_12_addr" [./layer.h:77]   --->   Operation 79 'load' 'input_12_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i1 %input_13, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 80 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.63ns)   --->   "%input_13_load = load i5 %input_13_addr" [./layer.h:77]   --->   Operation 81 'load' 'input_13_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i1 %input_14, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 82 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.63ns)   --->   "%input_14_load = load i5 %input_14_addr" [./layer.h:77]   --->   Operation 83 'load' 'input_14_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i1 %input_15, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 84 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.63ns)   --->   "%input_15_load = load i5 %input_15_addr" [./layer.h:77]   --->   Operation 85 'load' 'input_15_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_16_addr = getelementptr i1 %input_16, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 86 'getelementptr' 'input_16_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.63ns)   --->   "%input_16_load = load i5 %input_16_addr" [./layer.h:77]   --->   Operation 87 'load' 'input_16_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 88 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i4 %trunc_ln82, void %arrayidx52210.case.15, i4 0, void %arrayidx52210.case.0, i4 1, void %arrayidx52210.case.1, i4 2, void %arrayidx52210.case.2, i4 3, void %arrayidx52210.case.3, i4 4, void %arrayidx52210.case.4, i4 5, void %arrayidx52210.case.5, i4 6, void %arrayidx52210.case.6, i4 7, void %arrayidx52210.case.7, i4 8, void %arrayidx52210.case.8, i4 9, void %arrayidx52210.case.9, i4 10, void %arrayidx52210.case.10, i4 11, void %arrayidx52210.case.11, i4 12, void %arrayidx52210.case.12, i4 13, void %arrayidx52210.case.13, i4 14, void %arrayidx52210.case.14" [./layer.h:82]   --->   Operation 88 'switch' 'switch_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.34>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 14)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 13)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 12)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 11)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 10)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 9)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 8)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 7)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 6)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 5)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 4)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 3)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 2)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 1)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 0)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.1570.exit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln68 & trunc_ln82 == 15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 105 [1/2] (0.65ns)   --->   "%threshold_conv1_V_load = load i4 %threshold_conv1_V_addr" [./layer.h:68]   --->   Operation 105 'load' 'threshold_conv1_V_load' <Predicate = (!icmp_ln68)> <Delay = 0.65> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_2 : Operation 106 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_0_0_88_load = load i4 %p_ZL7w_conv1_0_0_88_addr" [./layer.h:68]   --->   Operation 106 'load' 'p_ZL7w_conv1_0_0_88_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 107 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_1_0_85_load = load i4 %p_ZL7w_conv1_1_0_85_addr" [./layer.h:68]   --->   Operation 107 'load' 'p_ZL7w_conv1_1_0_85_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 108 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_2_0_82_load = load i4 %p_ZL7w_conv1_2_0_82_addr" [./layer.h:68]   --->   Operation 108 'load' 'p_ZL7w_conv1_2_0_82_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 109 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_0_1_87_load = load i4 %p_ZL7w_conv1_0_1_87_addr" [./layer.h:68]   --->   Operation 109 'load' 'p_ZL7w_conv1_0_1_87_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 110 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_1_1_84_load = load i4 %p_ZL7w_conv1_1_1_84_addr" [./layer.h:68]   --->   Operation 110 'load' 'p_ZL7w_conv1_1_1_84_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 111 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_2_1_81_load = load i4 %p_ZL7w_conv1_2_1_81_addr" [./layer.h:68]   --->   Operation 111 'load' 'p_ZL7w_conv1_2_1_81_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 112 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_0_2_86_load = load i4 %p_ZL7w_conv1_0_2_86_addr" [./layer.h:68]   --->   Operation 112 'load' 'p_ZL7w_conv1_0_2_86_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%xor_ln68_6 = xor i1 %p_ZL7w_conv1_0_2_86_load, i1 1" [./layer.h:68]   --->   Operation 113 'xor' 'xor_ln68_6' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_1_2_83_load = load i4 %p_ZL7w_conv1_1_2_83_addr" [./layer.h:68]   --->   Operation 114 'load' 'p_ZL7w_conv1_1_2_83_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%xor_ln68_7 = xor i1 %p_ZL7w_conv1_1_2_83_load, i1 1" [./layer.h:68]   --->   Operation 115 'xor' 'xor_ln68_7' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/2] (0.63ns)   --->   "%p_ZL7w_conv1_2_2_80_load = load i4 %p_ZL7w_conv1_2_2_80_addr" [./layer.h:68]   --->   Operation 116 'load' 'p_ZL7w_conv1_2_2_80_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16> <ROM>
ST_2 : Operation 117 [1/2] (0.63ns)   --->   "%input_padded_0230_load = load i5 %input_padded_0230_addr" [./layer.h:77]   --->   Operation 117 'load' 'input_padded_0230_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_2 : Operation 118 [1/1] (0.70ns)   --->   "%indvars_iv_next = add i5 %select_ln68, i5 1" [./layer.h:68]   --->   Operation 118 'add' 'indvars_iv_next' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %indvars_iv_next" [./layer.h:77]   --->   Operation 119 'zext' 'zext_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%input_padded_0230_addr_1 = getelementptr i1 %input_padded_0230, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 120 'getelementptr' 'input_padded_0230_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.63ns)   --->   "%input_padded_0230_load_1 = load i5 %input_padded_0230_addr_1" [./layer.h:77]   --->   Operation 121 'load' 'input_padded_0230_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_2 : Operation 122 [1/2] (0.63ns)   --->   "%input_1_load = load i5 %input_1_addr" [./layer.h:77]   --->   Operation 122 'load' 'input_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr i1 %input_1, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 123 'getelementptr' 'input_1_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (0.63ns)   --->   "%input_1_load_3 = load i5 %input_1_addr_3" [./layer.h:77]   --->   Operation 124 'load' 'input_1_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 125 [1/2] (0.63ns)   --->   "%input_2_load = load i5 %input_2_addr" [./layer.h:77]   --->   Operation 125 'load' 'input_2_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%input_2_addr_3 = getelementptr i1 %input_2, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 126 'getelementptr' 'input_2_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (0.63ns)   --->   "%input_2_load_3 = load i5 %input_2_addr_3" [./layer.h:77]   --->   Operation 127 'load' 'input_2_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 128 [1/2] (0.63ns)   --->   "%input_3_load = load i5 %input_3_addr" [./layer.h:77]   --->   Operation 128 'load' 'input_3_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%input_3_addr_3 = getelementptr i1 %input_3, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 129 'getelementptr' 'input_3_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (0.63ns)   --->   "%input_3_load_3 = load i5 %input_3_addr_3" [./layer.h:77]   --->   Operation 130 'load' 'input_3_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 131 [1/2] (0.63ns)   --->   "%input_4_load = load i5 %input_4_addr" [./layer.h:77]   --->   Operation 131 'load' 'input_4_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%input_4_addr_3 = getelementptr i1 %input_4, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 132 'getelementptr' 'input_4_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (0.63ns)   --->   "%input_4_load_3 = load i5 %input_4_addr_3" [./layer.h:77]   --->   Operation 133 'load' 'input_4_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 134 [1/2] (0.63ns)   --->   "%input_5_load = load i5 %input_5_addr" [./layer.h:77]   --->   Operation 134 'load' 'input_5_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%input_5_addr_3 = getelementptr i1 %input_5, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 135 'getelementptr' 'input_5_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (0.63ns)   --->   "%input_5_load_3 = load i5 %input_5_addr_3" [./layer.h:77]   --->   Operation 136 'load' 'input_5_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 137 [1/2] (0.63ns)   --->   "%input_6_load = load i5 %input_6_addr" [./layer.h:77]   --->   Operation 137 'load' 'input_6_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%input_6_addr_3 = getelementptr i1 %input_6, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 138 'getelementptr' 'input_6_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (0.63ns)   --->   "%input_6_load_3 = load i5 %input_6_addr_3" [./layer.h:77]   --->   Operation 139 'load' 'input_6_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 140 [1/2] (0.63ns)   --->   "%input_7_load = load i5 %input_7_addr" [./layer.h:77]   --->   Operation 140 'load' 'input_7_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%input_7_addr_3 = getelementptr i1 %input_7, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 141 'getelementptr' 'input_7_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (0.63ns)   --->   "%input_7_load_3 = load i5 %input_7_addr_3" [./layer.h:77]   --->   Operation 142 'load' 'input_7_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 143 [1/2] (0.63ns)   --->   "%input_8_load = load i5 %input_8_addr" [./layer.h:77]   --->   Operation 143 'load' 'input_8_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%input_8_addr_3 = getelementptr i1 %input_8, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 144 'getelementptr' 'input_8_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (0.63ns)   --->   "%input_8_load_3 = load i5 %input_8_addr_3" [./layer.h:77]   --->   Operation 145 'load' 'input_8_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 146 [1/2] (0.63ns)   --->   "%input_9_load = load i5 %input_9_addr" [./layer.h:77]   --->   Operation 146 'load' 'input_9_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%input_9_addr_3 = getelementptr i1 %input_9, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 147 'getelementptr' 'input_9_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (0.63ns)   --->   "%input_9_load_3 = load i5 %input_9_addr_3" [./layer.h:77]   --->   Operation 148 'load' 'input_9_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 149 [1/2] (0.63ns)   --->   "%input_10_load = load i5 %input_10_addr" [./layer.h:77]   --->   Operation 149 'load' 'input_10_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%input_10_addr_3 = getelementptr i1 %input_10, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 150 'getelementptr' 'input_10_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (0.63ns)   --->   "%input_10_load_3 = load i5 %input_10_addr_3" [./layer.h:77]   --->   Operation 151 'load' 'input_10_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 152 [1/2] (0.63ns)   --->   "%input_11_load = load i5 %input_11_addr" [./layer.h:77]   --->   Operation 152 'load' 'input_11_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%input_11_addr_3 = getelementptr i1 %input_11, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 153 'getelementptr' 'input_11_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (0.63ns)   --->   "%input_11_load_3 = load i5 %input_11_addr_3" [./layer.h:77]   --->   Operation 154 'load' 'input_11_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 155 [1/2] (0.63ns)   --->   "%input_12_load = load i5 %input_12_addr" [./layer.h:77]   --->   Operation 155 'load' 'input_12_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%input_12_addr_3 = getelementptr i1 %input_12, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 156 'getelementptr' 'input_12_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (0.63ns)   --->   "%input_12_load_3 = load i5 %input_12_addr_3" [./layer.h:77]   --->   Operation 157 'load' 'input_12_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 158 [1/2] (0.63ns)   --->   "%input_13_load = load i5 %input_13_addr" [./layer.h:77]   --->   Operation 158 'load' 'input_13_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%input_13_addr_3 = getelementptr i1 %input_13, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 159 'getelementptr' 'input_13_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (0.63ns)   --->   "%input_13_load_3 = load i5 %input_13_addr_3" [./layer.h:77]   --->   Operation 160 'load' 'input_13_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 161 [1/2] (0.63ns)   --->   "%input_14_load = load i5 %input_14_addr" [./layer.h:77]   --->   Operation 161 'load' 'input_14_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%input_14_addr_3 = getelementptr i1 %input_14, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 162 'getelementptr' 'input_14_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (0.63ns)   --->   "%input_14_load_3 = load i5 %input_14_addr_3" [./layer.h:77]   --->   Operation 163 'load' 'input_14_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 164 [1/2] (0.63ns)   --->   "%input_15_load = load i5 %input_15_addr" [./layer.h:77]   --->   Operation 164 'load' 'input_15_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%input_15_addr_3 = getelementptr i1 %input_15, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 165 'getelementptr' 'input_15_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (0.63ns)   --->   "%input_15_load_3 = load i5 %input_15_addr_3" [./layer.h:77]   --->   Operation 166 'load' 'input_15_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 167 [1/2] (0.63ns)   --->   "%input_16_load = load i5 %input_16_addr" [./layer.h:77]   --->   Operation 167 'load' 'input_16_load' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%input_16_addr_1 = getelementptr i1 %input_16, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 168 'getelementptr' 'input_16_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (0.63ns)   --->   "%input_16_load_1 = load i5 %input_16_addr_1" [./layer.h:77]   --->   Operation 169 'load' 'input_16_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 170 [1/1] (0.38ns)   --->   "%store_ln69 = store i9 %add_ln68_1, i9 %indvar_flatten" [./layer.h:69]   --->   Operation 170 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_2 : Operation 171 [1/1] (0.38ns)   --->   "%store_ln69 = store i5 %select_ln68_1, i5 %n" [./layer.h:69]   --->   Operation 171 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_2 : Operation 172 [1/1] (0.38ns)   --->   "%store_ln69 = store i5 %indvars_iv_next, i5 %y" [./layer.h:69]   --->   Operation 172 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc.15.2.2" [./layer.h:69]   --->   Operation 173 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.34>
ST_3 : Operation 174 [1/1] (0.12ns)   --->   "%xor_ln68 = xor i1 %p_ZL7w_conv1_0_0_88_load, i1 1" [./layer.h:68]   --->   Operation 174 'xor' 'xor_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.12ns)   --->   "%xor_ln68_1 = xor i1 %p_ZL7w_conv1_1_0_85_load, i1 1" [./layer.h:68]   --->   Operation 175 'xor' 'xor_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1901)   --->   "%xor_ln77 = xor i1 %input_padded_0230_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 176 'xor' 'xor_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/2] (0.63ns)   --->   "%input_padded_0230_load_1 = load i5 %input_padded_0230_addr_1" [./layer.h:77]   --->   Operation 177 'load' 'input_padded_0230_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1901)   --->   "%xor_ln77_1 = xor i1 %input_padded_0230_load_1, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 178 'xor' 'xor_ln77_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.70ns)   --->   "%empty_34 = add i5 %select_ln68, i5 2" [./layer.h:68]   --->   Operation 179 'add' 'empty_34' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i5 %empty_34" [./layer.h:77]   --->   Operation 180 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%input_padded_0230_addr_2 = getelementptr i1 %input_padded_0230, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 181 'getelementptr' 'input_padded_0230_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (0.63ns)   --->   "%input_padded_0230_load_2 = load i5 %input_padded_0230_addr_2" [./layer.h:77]   --->   Operation 182 'load' 'input_padded_0230_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_3 : Operation 183 [1/2] (0.63ns)   --->   "%input_1_load_3 = load i5 %input_1_addr_3" [./layer.h:77]   --->   Operation 183 'load' 'input_1_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr i1 %input_1, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 184 'getelementptr' 'input_1_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (0.63ns)   --->   "%input_1_load_4 = load i5 %input_1_addr_4" [./layer.h:77]   --->   Operation 185 'load' 'input_1_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 186 [1/2] (0.63ns)   --->   "%input_2_load_3 = load i5 %input_2_addr_3" [./layer.h:77]   --->   Operation 186 'load' 'input_2_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%input_2_addr_4 = getelementptr i1 %input_2, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 187 'getelementptr' 'input_2_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (0.63ns)   --->   "%input_2_load_4 = load i5 %input_2_addr_4" [./layer.h:77]   --->   Operation 188 'load' 'input_2_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1901)   --->   "%zext_ln886 = zext i1 %xor_ln77"   --->   Operation 189 'zext' 'zext_ln886' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1901)   --->   "%zext_ln886_1908 = zext i1 %xor_ln77_1"   --->   Operation 190 'zext' 'zext_ln886_1908' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1901 = add i2 %zext_ln886_1908, i2 %zext_ln886"   --->   Operation 191 'add' 'add_ln1715_1901' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/2] (0.63ns)   --->   "%input_3_load_3 = load i5 %input_3_addr_3" [./layer.h:77]   --->   Operation 192 'load' 'input_3_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%input_3_addr_4 = getelementptr i1 %input_3, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 193 'getelementptr' 'input_3_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (0.63ns)   --->   "%input_3_load_4 = load i5 %input_3_addr_4" [./layer.h:77]   --->   Operation 194 'load' 'input_3_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 195 [1/2] (0.63ns)   --->   "%input_4_load_3 = load i5 %input_4_addr_3" [./layer.h:77]   --->   Operation 195 'load' 'input_4_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%input_4_addr_4 = getelementptr i1 %input_4, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 196 'getelementptr' 'input_4_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 197 [2/2] (0.63ns)   --->   "%input_4_load_4 = load i5 %input_4_addr_4" [./layer.h:77]   --->   Operation 197 'load' 'input_4_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 198 [1/2] (0.63ns)   --->   "%input_5_load_3 = load i5 %input_5_addr_3" [./layer.h:77]   --->   Operation 198 'load' 'input_5_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%input_5_addr_4 = getelementptr i1 %input_5, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 199 'getelementptr' 'input_5_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (0.63ns)   --->   "%input_5_load_4 = load i5 %input_5_addr_4" [./layer.h:77]   --->   Operation 200 'load' 'input_5_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 201 [1/2] (0.63ns)   --->   "%input_6_load_3 = load i5 %input_6_addr_3" [./layer.h:77]   --->   Operation 201 'load' 'input_6_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%input_6_addr_4 = getelementptr i1 %input_6, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 202 'getelementptr' 'input_6_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 203 [2/2] (0.63ns)   --->   "%input_6_load_4 = load i5 %input_6_addr_4" [./layer.h:77]   --->   Operation 203 'load' 'input_6_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 204 [1/2] (0.63ns)   --->   "%input_7_load_3 = load i5 %input_7_addr_3" [./layer.h:77]   --->   Operation 204 'load' 'input_7_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%input_7_addr_4 = getelementptr i1 %input_7, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 205 'getelementptr' 'input_7_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (0.63ns)   --->   "%input_7_load_4 = load i5 %input_7_addr_4" [./layer.h:77]   --->   Operation 206 'load' 'input_7_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 207 [1/2] (0.63ns)   --->   "%input_8_load_3 = load i5 %input_8_addr_3" [./layer.h:77]   --->   Operation 207 'load' 'input_8_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%input_8_addr_4 = getelementptr i1 %input_8, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 208 'getelementptr' 'input_8_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 209 [2/2] (0.63ns)   --->   "%input_8_load_4 = load i5 %input_8_addr_4" [./layer.h:77]   --->   Operation 209 'load' 'input_8_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 210 [1/2] (0.63ns)   --->   "%input_9_load_3 = load i5 %input_9_addr_3" [./layer.h:77]   --->   Operation 210 'load' 'input_9_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%input_9_addr_4 = getelementptr i1 %input_9, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 211 'getelementptr' 'input_9_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (0.63ns)   --->   "%input_9_load_4 = load i5 %input_9_addr_4" [./layer.h:77]   --->   Operation 212 'load' 'input_9_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 213 [1/2] (0.63ns)   --->   "%input_10_load_3 = load i5 %input_10_addr_3" [./layer.h:77]   --->   Operation 213 'load' 'input_10_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%input_10_addr_4 = getelementptr i1 %input_10, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 214 'getelementptr' 'input_10_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 215 [2/2] (0.63ns)   --->   "%input_10_load_4 = load i5 %input_10_addr_4" [./layer.h:77]   --->   Operation 215 'load' 'input_10_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 216 [1/2] (0.63ns)   --->   "%input_11_load_3 = load i5 %input_11_addr_3" [./layer.h:77]   --->   Operation 216 'load' 'input_11_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%input_11_addr_4 = getelementptr i1 %input_11, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 217 'getelementptr' 'input_11_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (0.63ns)   --->   "%input_11_load_4 = load i5 %input_11_addr_4" [./layer.h:77]   --->   Operation 218 'load' 'input_11_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 219 [1/2] (0.63ns)   --->   "%input_12_load_3 = load i5 %input_12_addr_3" [./layer.h:77]   --->   Operation 219 'load' 'input_12_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%input_12_addr_4 = getelementptr i1 %input_12, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 220 'getelementptr' 'input_12_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (0.63ns)   --->   "%input_12_load_4 = load i5 %input_12_addr_4" [./layer.h:77]   --->   Operation 221 'load' 'input_12_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 222 [1/2] (0.63ns)   --->   "%input_13_load_3 = load i5 %input_13_addr_3" [./layer.h:77]   --->   Operation 222 'load' 'input_13_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%input_13_addr_4 = getelementptr i1 %input_13, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 223 'getelementptr' 'input_13_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (0.63ns)   --->   "%input_13_load_4 = load i5 %input_13_addr_4" [./layer.h:77]   --->   Operation 224 'load' 'input_13_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 225 [1/2] (0.63ns)   --->   "%input_14_load_3 = load i5 %input_14_addr_3" [./layer.h:77]   --->   Operation 225 'load' 'input_14_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%input_14_addr_4 = getelementptr i1 %input_14, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 226 'getelementptr' 'input_14_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 227 [2/2] (0.63ns)   --->   "%input_14_load_4 = load i5 %input_14_addr_4" [./layer.h:77]   --->   Operation 227 'load' 'input_14_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 228 [1/2] (0.63ns)   --->   "%input_15_load_3 = load i5 %input_15_addr_3" [./layer.h:77]   --->   Operation 228 'load' 'input_15_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%input_15_addr_4 = getelementptr i1 %input_15, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 229 'getelementptr' 'input_15_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (0.63ns)   --->   "%input_15_load_4 = load i5 %input_15_addr_4" [./layer.h:77]   --->   Operation 230 'load' 'input_15_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 231 [1/2] (0.63ns)   --->   "%input_16_load_1 = load i5 %input_16_addr_1" [./layer.h:77]   --->   Operation 231 'load' 'input_16_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%input_16_addr_2 = getelementptr i1 %input_16, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 232 'getelementptr' 'input_16_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 233 [2/2] (0.63ns)   --->   "%input_16_load_2 = load i5 %input_16_addr_2" [./layer.h:77]   --->   Operation 233 'load' 'input_16_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%input_padded_17247_addr_2 = getelementptr i1 %input_padded_17247, i64 0, i64 %zext_ln77_1" [./layer.h:77]   --->   Operation 234 'getelementptr' 'input_padded_17247_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 235 [2/2] (0.63ns)   --->   "%input_padded_17247_load_2 = load i5 %input_padded_17247_addr_2" [./layer.h:77]   --->   Operation 235 'load' 'input_padded_17247_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [./layer.h:86]   --->   Operation 1353 'ret' 'ret_ln86' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.96>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_26, i3 0" [./layer.h:68]   --->   Operation 236 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp" [./layer.h:68]   --->   Operation 237 'zext' 'tmp_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr i1 %output_0_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 238 'getelementptr' 'output_0_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%empty_27 = or i7 %tmp, i7 1" [./layer.h:68]   --->   Operation 239 'or' 'empty_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_27" [./layer.h:68]   --->   Operation 240 'zext' 'p_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%output_0_0_addr_1 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 241 'getelementptr' 'output_0_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%output_0_1_addr = getelementptr i1 %output_0_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 242 'getelementptr' 'output_0_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%output_0_1_addr_1 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 243 'getelementptr' 'output_0_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%output_1_0_addr = getelementptr i1 %output_1_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 244 'getelementptr' 'output_1_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%output_1_0_addr_1 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 245 'getelementptr' 'output_1_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%output_1_1_addr = getelementptr i1 %output_1_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 246 'getelementptr' 'output_1_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%output_1_1_addr_1 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 247 'getelementptr' 'output_1_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%output_2_0_addr = getelementptr i1 %output_2_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 248 'getelementptr' 'output_2_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%output_2_0_addr_1 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 249 'getelementptr' 'output_2_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%output_2_1_addr = getelementptr i1 %output_2_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 250 'getelementptr' 'output_2_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%output_2_1_addr_1 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 251 'getelementptr' 'output_2_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%output_3_0_addr = getelementptr i1 %output_3_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 252 'getelementptr' 'output_3_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%output_3_0_addr_1 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 253 'getelementptr' 'output_3_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%output_3_1_addr = getelementptr i1 %output_3_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 254 'getelementptr' 'output_3_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%output_3_1_addr_1 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 255 'getelementptr' 'output_3_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%output_4_0_addr = getelementptr i1 %output_4_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 256 'getelementptr' 'output_4_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%output_4_0_addr_1 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 257 'getelementptr' 'output_4_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%output_4_1_addr = getelementptr i1 %output_4_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 258 'getelementptr' 'output_4_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%output_4_1_addr_1 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 259 'getelementptr' 'output_4_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%output_5_0_addr = getelementptr i1 %output_5_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 260 'getelementptr' 'output_5_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%output_5_0_addr_1 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 261 'getelementptr' 'output_5_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%output_5_1_addr = getelementptr i1 %output_5_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 262 'getelementptr' 'output_5_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%output_5_1_addr_1 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 263 'getelementptr' 'output_5_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%output_6_0_addr = getelementptr i1 %output_6_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 264 'getelementptr' 'output_6_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%output_6_0_addr_1 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 265 'getelementptr' 'output_6_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%output_6_1_addr = getelementptr i1 %output_6_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 266 'getelementptr' 'output_6_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%output_6_1_addr_1 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 267 'getelementptr' 'output_6_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%output_7_0_addr = getelementptr i1 %output_7_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 268 'getelementptr' 'output_7_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%output_7_0_addr_1 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 269 'getelementptr' 'output_7_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%output_7_1_addr = getelementptr i1 %output_7_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 270 'getelementptr' 'output_7_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%output_7_1_addr_1 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 271 'getelementptr' 'output_7_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%output_8_0_addr = getelementptr i1 %output_8_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 272 'getelementptr' 'output_8_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%output_8_0_addr_1 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 273 'getelementptr' 'output_8_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%output_8_1_addr = getelementptr i1 %output_8_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 274 'getelementptr' 'output_8_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%output_8_1_addr_1 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 275 'getelementptr' 'output_8_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%output_9_0_addr = getelementptr i1 %output_9_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 276 'getelementptr' 'output_9_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%output_9_0_addr_1 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 277 'getelementptr' 'output_9_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%output_9_1_addr = getelementptr i1 %output_9_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 278 'getelementptr' 'output_9_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%output_9_1_addr_1 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 279 'getelementptr' 'output_9_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%output_10_0_addr = getelementptr i1 %output_10_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 280 'getelementptr' 'output_10_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%output_10_0_addr_1 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 281 'getelementptr' 'output_10_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%output_10_1_addr = getelementptr i1 %output_10_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 282 'getelementptr' 'output_10_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%output_10_1_addr_1 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 283 'getelementptr' 'output_10_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%output_11_0_addr = getelementptr i1 %output_11_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 284 'getelementptr' 'output_11_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%output_11_0_addr_1 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 285 'getelementptr' 'output_11_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%output_11_1_addr = getelementptr i1 %output_11_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 286 'getelementptr' 'output_11_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%output_11_1_addr_1 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 287 'getelementptr' 'output_11_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%output_12_0_addr = getelementptr i1 %output_12_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 288 'getelementptr' 'output_12_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%output_12_0_addr_1 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 289 'getelementptr' 'output_12_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%output_12_1_addr = getelementptr i1 %output_12_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 290 'getelementptr' 'output_12_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%output_12_1_addr_1 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 291 'getelementptr' 'output_12_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%output_13_0_addr = getelementptr i1 %output_13_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 292 'getelementptr' 'output_13_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%output_13_0_addr_1 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 293 'getelementptr' 'output_13_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%output_13_1_addr = getelementptr i1 %output_13_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 294 'getelementptr' 'output_13_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%output_13_1_addr_1 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 295 'getelementptr' 'output_13_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%output_14_0_addr = getelementptr i1 %output_14_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 296 'getelementptr' 'output_14_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%output_14_0_addr_1 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 297 'getelementptr' 'output_14_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%output_14_1_addr = getelementptr i1 %output_14_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 298 'getelementptr' 'output_14_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%output_14_1_addr_1 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 299 'getelementptr' 'output_14_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%output_15_0_addr = getelementptr i1 %output_15_0, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 300 'getelementptr' 'output_15_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%output_15_0_addr_1 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 301 'getelementptr' 'output_15_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%output_15_1_addr = getelementptr i1 %output_15_1, i64 0, i64 %tmp_cast" [./layer.h:68]   --->   Operation 302 'getelementptr' 'output_15_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%output_15_1_addr_1 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast" [./layer.h:68]   --->   Operation 303 'getelementptr' 'output_15_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i4 %threshold_conv1_V_load" [./layer.h:68]   --->   Operation 304 'sext' 'sext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.12ns)   --->   "%xor_ln68_2 = xor i1 %p_ZL7w_conv1_2_0_82_load, i1 1" [./layer.h:68]   --->   Operation 305 'xor' 'xor_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.12ns)   --->   "%xor_ln68_3 = xor i1 %p_ZL7w_conv1_0_1_87_load, i1 1" [./layer.h:68]   --->   Operation 306 'xor' 'xor_ln68_3' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.12ns)   --->   "%xor_ln68_4 = xor i1 %p_ZL7w_conv1_1_1_84_load, i1 1" [./layer.h:68]   --->   Operation 307 'xor' 'xor_ln68_4' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.12ns)   --->   "%xor_ln68_5 = xor i1 %p_ZL7w_conv1_2_1_81_load, i1 1" [./layer.h:68]   --->   Operation 308 'xor' 'xor_ln68_5' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.12ns)   --->   "%xor_ln68_8 = xor i1 %p_ZL7w_conv1_2_2_80_load, i1 1" [./layer.h:68]   --->   Operation 309 'xor' 'xor_ln68_8' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/2] (0.63ns)   --->   "%input_padded_0230_load_2 = load i5 %input_padded_0230_addr_2" [./layer.h:77]   --->   Operation 310 'load' 'input_padded_0230_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_4 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1902)   --->   "%xor_ln77_2 = xor i1 %input_padded_0230_load_2, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 311 'xor' 'xor_ln77_2' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1902)   --->   "%xor_ln77_3 = xor i1 %input_1_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 312 'xor' 'xor_ln77_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1904)   --->   "%xor_ln77_4 = xor i1 %input_1_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 313 'xor' 'xor_ln77_4' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/2] (0.63ns)   --->   "%input_1_load_4 = load i5 %input_1_addr_4" [./layer.h:77]   --->   Operation 314 'load' 'input_1_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1904)   --->   "%xor_ln77_5 = xor i1 %input_1_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 315 'xor' 'xor_ln77_5' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.12ns)   --->   "%xor_ln77_6 = xor i1 %input_2_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 316 'xor' 'xor_ln77_6' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.12ns)   --->   "%xor_ln77_7 = xor i1 %input_2_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 317 'xor' 'xor_ln77_7' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/2] (0.63ns)   --->   "%input_2_load_4 = load i5 %input_2_addr_4" [./layer.h:77]   --->   Operation 318 'load' 'input_2_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 319 [1/1] (0.12ns)   --->   "%xor_ln77_8 = xor i1 %input_2_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 319 'xor' 'xor_ln77_8' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1902)   --->   "%zext_ln886_1909 = zext i1 %xor_ln77_2"   --->   Operation 320 'zext' 'zext_ln886_1909' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1902)   --->   "%zext_ln886_1910 = zext i1 %xor_ln77_3"   --->   Operation 321 'zext' 'zext_ln886_1910' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1904)   --->   "%zext_ln886_1911 = zext i1 %xor_ln77_4"   --->   Operation 322 'zext' 'zext_ln886_1911' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1904)   --->   "%zext_ln886_1912 = zext i1 %xor_ln77_5"   --->   Operation 323 'zext' 'zext_ln886_1912' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln886_1913 = zext i1 %xor_ln77_6"   --->   Operation 324 'zext' 'zext_ln886_1913' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln886_1914 = zext i1 %xor_ln77_7"   --->   Operation 325 'zext' 'zext_ln886_1914' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1715 = zext i1 %xor_ln77_8"   --->   Operation 326 'zext' 'zext_ln1715' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1715_1780 = zext i2 %add_ln1715_1901"   --->   Operation 327 'zext' 'zext_ln1715_1780' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1902 = add i2 %zext_ln886_1909, i2 %zext_ln886_1910"   --->   Operation 328 'add' 'add_ln1715_1902' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1715_1781 = zext i2 %add_ln1715_1902"   --->   Operation 329 'zext' 'zext_ln1715_1781' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.43ns)   --->   "%add_ln1715_1903 = add i3 %zext_ln1715_1781, i3 %zext_ln1715_1780"   --->   Operation 330 'add' 'add_ln1715_1903' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1715_1782 = zext i3 %add_ln1715_1903"   --->   Operation 331 'zext' 'zext_ln1715_1782' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1904 = add i2 %zext_ln886_1911, i2 %zext_ln886_1912"   --->   Operation 332 'add' 'add_ln1715_1904' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1715_1783 = zext i2 %add_ln1715_1904"   --->   Operation 333 'zext' 'zext_ln1715_1783' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1905 = add i2 %zext_ln886_1914, i2 %zext_ln1715"   --->   Operation 334 'add' 'add_ln1715_1905' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 335 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1906 = add i2 %add_ln1715_1905, i2 %zext_ln886_1913"   --->   Operation 335 'add' 'add_ln1715_1906' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1715_1784 = zext i2 %add_ln1715_1906"   --->   Operation 336 'zext' 'zext_ln1715_1784' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.43ns)   --->   "%add_ln1715_1907 = add i3 %zext_ln1715_1784, i3 %zext_ln1715_1783"   --->   Operation 337 'add' 'add_ln1715_1907' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1715_1785 = zext i3 %add_ln1715_1907"   --->   Operation 338 'zext' 'zext_ln1715_1785' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.57ns)   --->   "%add_ln1715 = add i4 %zext_ln1715_1785, i4 %zext_ln1715_1782"   --->   Operation 339 'add' 'add_ln1715' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715, i1 0"   --->   Operation 340 'bitconcatenate' 'r_V' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.70ns)   --->   "%accum_V = add i5 %r_V, i5 23"   --->   Operation 341 'add' 'accum_V' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.63ns)   --->   "%icmp_ln1081 = icmp_sgt  i5 %accum_V, i5 %sext_ln68"   --->   Operation 342 'icmp' 'icmp_ln1081' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1908)   --->   "%xor_ln77_9 = xor i1 %input_1_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 343 'xor' 'xor_ln77_9' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1908)   --->   "%xor_ln77_10 = xor i1 %input_1_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 344 'xor' 'xor_ln77_10' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1909)   --->   "%xor_ln77_11 = xor i1 %input_1_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 345 'xor' 'xor_ln77_11' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1909)   --->   "%xor_ln77_12 = xor i1 %input_2_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 346 'xor' 'xor_ln77_12' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1911)   --->   "%xor_ln77_13 = xor i1 %input_2_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 347 'xor' 'xor_ln77_13' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1911)   --->   "%xor_ln77_14 = xor i1 %input_2_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 348 'xor' 'xor_ln77_14' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.12ns)   --->   "%xor_ln77_15 = xor i1 %input_3_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 349 'xor' 'xor_ln77_15' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.12ns)   --->   "%xor_ln77_16 = xor i1 %input_3_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 350 'xor' 'xor_ln77_16' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/2] (0.63ns)   --->   "%input_3_load_4 = load i5 %input_3_addr_4" [./layer.h:77]   --->   Operation 351 'load' 'input_3_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 352 [1/1] (0.12ns)   --->   "%xor_ln77_17 = xor i1 %input_3_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 352 'xor' 'xor_ln77_17' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1908)   --->   "%zext_ln886_1915 = zext i1 %xor_ln77_9"   --->   Operation 353 'zext' 'zext_ln886_1915' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1908)   --->   "%zext_ln886_1916 = zext i1 %xor_ln77_10"   --->   Operation 354 'zext' 'zext_ln886_1916' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1909)   --->   "%zext_ln886_1917 = zext i1 %xor_ln77_11"   --->   Operation 355 'zext' 'zext_ln886_1917' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1909)   --->   "%zext_ln886_1918 = zext i1 %xor_ln77_12"   --->   Operation 356 'zext' 'zext_ln886_1918' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1911)   --->   "%zext_ln886_1919 = zext i1 %xor_ln77_13"   --->   Operation 357 'zext' 'zext_ln886_1919' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1911)   --->   "%zext_ln886_1920 = zext i1 %xor_ln77_14"   --->   Operation 358 'zext' 'zext_ln886_1920' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln886_1921 = zext i1 %xor_ln77_15"   --->   Operation 359 'zext' 'zext_ln886_1921' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln886_1922 = zext i1 %xor_ln77_16"   --->   Operation 360 'zext' 'zext_ln886_1922' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1715_1786 = zext i1 %xor_ln77_17"   --->   Operation 361 'zext' 'zext_ln1715_1786' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1908 = add i2 %zext_ln886_1916, i2 %zext_ln886_1915"   --->   Operation 362 'add' 'add_ln1715_1908' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1715_1787 = zext i2 %add_ln1715_1908"   --->   Operation 363 'zext' 'zext_ln1715_1787' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1909 = add i2 %zext_ln886_1917, i2 %zext_ln886_1918"   --->   Operation 364 'add' 'add_ln1715_1909' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1715_1788 = zext i2 %add_ln1715_1909"   --->   Operation 365 'zext' 'zext_ln1715_1788' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.43ns)   --->   "%add_ln1715_1910 = add i3 %zext_ln1715_1788, i3 %zext_ln1715_1787"   --->   Operation 366 'add' 'add_ln1715_1910' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1715_1789 = zext i3 %add_ln1715_1910"   --->   Operation 367 'zext' 'zext_ln1715_1789' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1911 = add i2 %zext_ln886_1919, i2 %zext_ln886_1920"   --->   Operation 368 'add' 'add_ln1715_1911' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1715_1790 = zext i2 %add_ln1715_1911"   --->   Operation 369 'zext' 'zext_ln1715_1790' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1912 = add i2 %zext_ln886_1922, i2 %zext_ln1715_1786"   --->   Operation 370 'add' 'add_ln1715_1912' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 371 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1913 = add i2 %add_ln1715_1912, i2 %zext_ln886_1921"   --->   Operation 371 'add' 'add_ln1715_1913' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1715_1791 = zext i2 %add_ln1715_1913"   --->   Operation 372 'zext' 'zext_ln1715_1791' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.43ns)   --->   "%add_ln1715_1914 = add i3 %zext_ln1715_1791, i3 %zext_ln1715_1790"   --->   Operation 373 'add' 'add_ln1715_1914' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1715_1792 = zext i3 %add_ln1715_1914"   --->   Operation 374 'zext' 'zext_ln1715_1792' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.57ns)   --->   "%add_ln1715_8 = add i4 %zext_ln1715_1792, i4 %zext_ln1715_1789"   --->   Operation 375 'add' 'add_ln1715_8' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%r_V_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_8, i1 0"   --->   Operation 376 'bitconcatenate' 'r_V_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.70ns)   --->   "%accum_V_8 = add i5 %r_V_8, i5 23"   --->   Operation 377 'add' 'accum_V_8' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.63ns)   --->   "%icmp_ln1081_8 = icmp_sgt  i5 %accum_V_8, i5 %sext_ln68"   --->   Operation 378 'icmp' 'icmp_ln1081_8' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1915)   --->   "%xor_ln77_18 = xor i1 %input_2_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 379 'xor' 'xor_ln77_18' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1915)   --->   "%xor_ln77_19 = xor i1 %input_2_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 380 'xor' 'xor_ln77_19' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1916)   --->   "%xor_ln77_20 = xor i1 %input_2_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 381 'xor' 'xor_ln77_20' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1916)   --->   "%xor_ln77_21 = xor i1 %input_3_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 382 'xor' 'xor_ln77_21' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1918)   --->   "%xor_ln77_22 = xor i1 %input_3_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 383 'xor' 'xor_ln77_22' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1918)   --->   "%xor_ln77_23 = xor i1 %input_3_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 384 'xor' 'xor_ln77_23' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.12ns)   --->   "%xor_ln77_24 = xor i1 %input_4_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 385 'xor' 'xor_ln77_24' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.12ns)   --->   "%xor_ln77_25 = xor i1 %input_4_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 386 'xor' 'xor_ln77_25' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/2] (0.63ns)   --->   "%input_4_load_4 = load i5 %input_4_addr_4" [./layer.h:77]   --->   Operation 387 'load' 'input_4_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 388 [1/1] (0.12ns)   --->   "%xor_ln77_26 = xor i1 %input_4_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 388 'xor' 'xor_ln77_26' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1915)   --->   "%zext_ln886_1923 = zext i1 %xor_ln77_18"   --->   Operation 389 'zext' 'zext_ln886_1923' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1915)   --->   "%zext_ln886_1924 = zext i1 %xor_ln77_19"   --->   Operation 390 'zext' 'zext_ln886_1924' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1916)   --->   "%zext_ln886_1925 = zext i1 %xor_ln77_20"   --->   Operation 391 'zext' 'zext_ln886_1925' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1916)   --->   "%zext_ln886_1926 = zext i1 %xor_ln77_21"   --->   Operation 392 'zext' 'zext_ln886_1926' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1918)   --->   "%zext_ln886_1927 = zext i1 %xor_ln77_22"   --->   Operation 393 'zext' 'zext_ln886_1927' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1918)   --->   "%zext_ln886_1928 = zext i1 %xor_ln77_23"   --->   Operation 394 'zext' 'zext_ln886_1928' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln886_1929 = zext i1 %xor_ln77_24"   --->   Operation 395 'zext' 'zext_ln886_1929' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln886_1930 = zext i1 %xor_ln77_25"   --->   Operation 396 'zext' 'zext_ln886_1930' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1715_1793 = zext i1 %xor_ln77_26"   --->   Operation 397 'zext' 'zext_ln1715_1793' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1915 = add i2 %zext_ln886_1924, i2 %zext_ln886_1923"   --->   Operation 398 'add' 'add_ln1715_1915' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1715_1794 = zext i2 %add_ln1715_1915"   --->   Operation 399 'zext' 'zext_ln1715_1794' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1916 = add i2 %zext_ln886_1925, i2 %zext_ln886_1926"   --->   Operation 400 'add' 'add_ln1715_1916' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1715_1795 = zext i2 %add_ln1715_1916"   --->   Operation 401 'zext' 'zext_ln1715_1795' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.43ns)   --->   "%add_ln1715_1917 = add i3 %zext_ln1715_1795, i3 %zext_ln1715_1794"   --->   Operation 402 'add' 'add_ln1715_1917' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1715_1796 = zext i3 %add_ln1715_1917"   --->   Operation 403 'zext' 'zext_ln1715_1796' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1918 = add i2 %zext_ln886_1927, i2 %zext_ln886_1928"   --->   Operation 404 'add' 'add_ln1715_1918' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln1715_1797 = zext i2 %add_ln1715_1918"   --->   Operation 405 'zext' 'zext_ln1715_1797' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1919 = add i2 %zext_ln886_1930, i2 %zext_ln1715_1793"   --->   Operation 406 'add' 'add_ln1715_1919' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1920 = add i2 %add_ln1715_1919, i2 %zext_ln886_1929"   --->   Operation 407 'add' 'add_ln1715_1920' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1715_1798 = zext i2 %add_ln1715_1920"   --->   Operation 408 'zext' 'zext_ln1715_1798' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.43ns)   --->   "%add_ln1715_1921 = add i3 %zext_ln1715_1798, i3 %zext_ln1715_1797"   --->   Operation 409 'add' 'add_ln1715_1921' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1715_1799 = zext i3 %add_ln1715_1921"   --->   Operation 410 'zext' 'zext_ln1715_1799' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.57ns)   --->   "%add_ln1715_9 = add i4 %zext_ln1715_1799, i4 %zext_ln1715_1796"   --->   Operation 411 'add' 'add_ln1715_9' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%r_V_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_9, i1 0"   --->   Operation 412 'bitconcatenate' 'r_V_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.70ns)   --->   "%accum_V_9 = add i5 %r_V_9, i5 23"   --->   Operation 413 'add' 'accum_V_9' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.63ns)   --->   "%icmp_ln1081_9 = icmp_sgt  i5 %accum_V_9, i5 %sext_ln68"   --->   Operation 414 'icmp' 'icmp_ln1081_9' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1922)   --->   "%xor_ln77_27 = xor i1 %input_3_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 415 'xor' 'xor_ln77_27' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1922)   --->   "%xor_ln77_28 = xor i1 %input_3_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 416 'xor' 'xor_ln77_28' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1923)   --->   "%xor_ln77_29 = xor i1 %input_3_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 417 'xor' 'xor_ln77_29' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1923)   --->   "%xor_ln77_30 = xor i1 %input_4_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 418 'xor' 'xor_ln77_30' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1925)   --->   "%xor_ln77_31 = xor i1 %input_4_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 419 'xor' 'xor_ln77_31' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1925)   --->   "%xor_ln77_32 = xor i1 %input_4_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 420 'xor' 'xor_ln77_32' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.12ns)   --->   "%xor_ln77_33 = xor i1 %input_5_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 421 'xor' 'xor_ln77_33' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.12ns)   --->   "%xor_ln77_34 = xor i1 %input_5_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 422 'xor' 'xor_ln77_34' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/2] (0.63ns)   --->   "%input_5_load_4 = load i5 %input_5_addr_4" [./layer.h:77]   --->   Operation 423 'load' 'input_5_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 424 [1/1] (0.12ns)   --->   "%xor_ln77_35 = xor i1 %input_5_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 424 'xor' 'xor_ln77_35' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1922)   --->   "%zext_ln886_1931 = zext i1 %xor_ln77_27"   --->   Operation 425 'zext' 'zext_ln886_1931' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1922)   --->   "%zext_ln886_1932 = zext i1 %xor_ln77_28"   --->   Operation 426 'zext' 'zext_ln886_1932' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1923)   --->   "%zext_ln886_1933 = zext i1 %xor_ln77_29"   --->   Operation 427 'zext' 'zext_ln886_1933' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1923)   --->   "%zext_ln886_1934 = zext i1 %xor_ln77_30"   --->   Operation 428 'zext' 'zext_ln886_1934' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1925)   --->   "%zext_ln886_1935 = zext i1 %xor_ln77_31"   --->   Operation 429 'zext' 'zext_ln886_1935' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1925)   --->   "%zext_ln886_1936 = zext i1 %xor_ln77_32"   --->   Operation 430 'zext' 'zext_ln886_1936' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln886_1937 = zext i1 %xor_ln77_33"   --->   Operation 431 'zext' 'zext_ln886_1937' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln886_1938 = zext i1 %xor_ln77_34"   --->   Operation 432 'zext' 'zext_ln886_1938' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1715_1800 = zext i1 %xor_ln77_35"   --->   Operation 433 'zext' 'zext_ln1715_1800' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1922 = add i2 %zext_ln886_1932, i2 %zext_ln886_1931"   --->   Operation 434 'add' 'add_ln1715_1922' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln1715_1801 = zext i2 %add_ln1715_1922"   --->   Operation 435 'zext' 'zext_ln1715_1801' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1923 = add i2 %zext_ln886_1933, i2 %zext_ln886_1934"   --->   Operation 436 'add' 'add_ln1715_1923' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1715_1802 = zext i2 %add_ln1715_1923"   --->   Operation 437 'zext' 'zext_ln1715_1802' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.43ns)   --->   "%add_ln1715_1924 = add i3 %zext_ln1715_1802, i3 %zext_ln1715_1801"   --->   Operation 438 'add' 'add_ln1715_1924' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln1715_1803 = zext i3 %add_ln1715_1924"   --->   Operation 439 'zext' 'zext_ln1715_1803' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1925 = add i2 %zext_ln886_1935, i2 %zext_ln886_1936"   --->   Operation 440 'add' 'add_ln1715_1925' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1715_1804 = zext i2 %add_ln1715_1925"   --->   Operation 441 'zext' 'zext_ln1715_1804' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1926 = add i2 %zext_ln886_1938, i2 %zext_ln1715_1800"   --->   Operation 442 'add' 'add_ln1715_1926' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 443 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1927 = add i2 %add_ln1715_1926, i2 %zext_ln886_1937"   --->   Operation 443 'add' 'add_ln1715_1927' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1715_1805 = zext i2 %add_ln1715_1927"   --->   Operation 444 'zext' 'zext_ln1715_1805' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.43ns)   --->   "%add_ln1715_1928 = add i3 %zext_ln1715_1805, i3 %zext_ln1715_1804"   --->   Operation 445 'add' 'add_ln1715_1928' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1715_1806 = zext i3 %add_ln1715_1928"   --->   Operation 446 'zext' 'zext_ln1715_1806' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.57ns)   --->   "%add_ln1715_10 = add i4 %zext_ln1715_1806, i4 %zext_ln1715_1803"   --->   Operation 447 'add' 'add_ln1715_10' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%r_V_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_10, i1 0"   --->   Operation 448 'bitconcatenate' 'r_V_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.70ns)   --->   "%accum_V_10 = add i5 %r_V_10, i5 23"   --->   Operation 449 'add' 'accum_V_10' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.63ns)   --->   "%icmp_ln1081_10 = icmp_sgt  i5 %accum_V_10, i5 %sext_ln68"   --->   Operation 450 'icmp' 'icmp_ln1081_10' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1929)   --->   "%xor_ln77_36 = xor i1 %input_4_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 451 'xor' 'xor_ln77_36' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1929)   --->   "%xor_ln77_37 = xor i1 %input_4_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 452 'xor' 'xor_ln77_37' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1930)   --->   "%xor_ln77_38 = xor i1 %input_4_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 453 'xor' 'xor_ln77_38' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1930)   --->   "%xor_ln77_39 = xor i1 %input_5_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 454 'xor' 'xor_ln77_39' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1932)   --->   "%xor_ln77_40 = xor i1 %input_5_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 455 'xor' 'xor_ln77_40' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1932)   --->   "%xor_ln77_41 = xor i1 %input_5_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 456 'xor' 'xor_ln77_41' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.12ns)   --->   "%xor_ln77_42 = xor i1 %input_6_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 457 'xor' 'xor_ln77_42' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.12ns)   --->   "%xor_ln77_43 = xor i1 %input_6_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 458 'xor' 'xor_ln77_43' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/2] (0.63ns)   --->   "%input_6_load_4 = load i5 %input_6_addr_4" [./layer.h:77]   --->   Operation 459 'load' 'input_6_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 460 [1/1] (0.12ns)   --->   "%xor_ln77_44 = xor i1 %input_6_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 460 'xor' 'xor_ln77_44' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1929)   --->   "%zext_ln886_1939 = zext i1 %xor_ln77_36"   --->   Operation 461 'zext' 'zext_ln886_1939' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1929)   --->   "%zext_ln886_1940 = zext i1 %xor_ln77_37"   --->   Operation 462 'zext' 'zext_ln886_1940' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1930)   --->   "%zext_ln886_1941 = zext i1 %xor_ln77_38"   --->   Operation 463 'zext' 'zext_ln886_1941' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1930)   --->   "%zext_ln886_1942 = zext i1 %xor_ln77_39"   --->   Operation 464 'zext' 'zext_ln886_1942' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1932)   --->   "%zext_ln886_1943 = zext i1 %xor_ln77_40"   --->   Operation 465 'zext' 'zext_ln886_1943' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1932)   --->   "%zext_ln886_1944 = zext i1 %xor_ln77_41"   --->   Operation 466 'zext' 'zext_ln886_1944' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln886_1945 = zext i1 %xor_ln77_42"   --->   Operation 467 'zext' 'zext_ln886_1945' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln886_1946 = zext i1 %xor_ln77_43"   --->   Operation 468 'zext' 'zext_ln886_1946' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1715_1807 = zext i1 %xor_ln77_44"   --->   Operation 469 'zext' 'zext_ln1715_1807' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1929 = add i2 %zext_ln886_1940, i2 %zext_ln886_1939"   --->   Operation 470 'add' 'add_ln1715_1929' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1715_1808 = zext i2 %add_ln1715_1929"   --->   Operation 471 'zext' 'zext_ln1715_1808' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1930 = add i2 %zext_ln886_1941, i2 %zext_ln886_1942"   --->   Operation 472 'add' 'add_ln1715_1930' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1715_1809 = zext i2 %add_ln1715_1930"   --->   Operation 473 'zext' 'zext_ln1715_1809' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.43ns)   --->   "%add_ln1715_1931 = add i3 %zext_ln1715_1809, i3 %zext_ln1715_1808"   --->   Operation 474 'add' 'add_ln1715_1931' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1715_1810 = zext i3 %add_ln1715_1931"   --->   Operation 475 'zext' 'zext_ln1715_1810' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1932 = add i2 %zext_ln886_1943, i2 %zext_ln886_1944"   --->   Operation 476 'add' 'add_ln1715_1932' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1715_1811 = zext i2 %add_ln1715_1932"   --->   Operation 477 'zext' 'zext_ln1715_1811' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1933 = add i2 %zext_ln886_1946, i2 %zext_ln1715_1807"   --->   Operation 478 'add' 'add_ln1715_1933' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 479 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1934 = add i2 %add_ln1715_1933, i2 %zext_ln886_1945"   --->   Operation 479 'add' 'add_ln1715_1934' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1715_1812 = zext i2 %add_ln1715_1934"   --->   Operation 480 'zext' 'zext_ln1715_1812' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.43ns)   --->   "%add_ln1715_1935 = add i3 %zext_ln1715_1812, i3 %zext_ln1715_1811"   --->   Operation 481 'add' 'add_ln1715_1935' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln1715_1813 = zext i3 %add_ln1715_1935"   --->   Operation 482 'zext' 'zext_ln1715_1813' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.57ns)   --->   "%add_ln1715_11 = add i4 %zext_ln1715_1813, i4 %zext_ln1715_1810"   --->   Operation 483 'add' 'add_ln1715_11' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%r_V_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_11, i1 0"   --->   Operation 484 'bitconcatenate' 'r_V_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.70ns)   --->   "%accum_V_11 = add i5 %r_V_11, i5 23"   --->   Operation 485 'add' 'accum_V_11' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.63ns)   --->   "%icmp_ln1081_11 = icmp_sgt  i5 %accum_V_11, i5 %sext_ln68"   --->   Operation 486 'icmp' 'icmp_ln1081_11' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1936)   --->   "%xor_ln77_45 = xor i1 %input_5_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 487 'xor' 'xor_ln77_45' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1936)   --->   "%xor_ln77_46 = xor i1 %input_5_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 488 'xor' 'xor_ln77_46' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1937)   --->   "%xor_ln77_47 = xor i1 %input_5_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 489 'xor' 'xor_ln77_47' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1937)   --->   "%xor_ln77_48 = xor i1 %input_6_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 490 'xor' 'xor_ln77_48' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1939)   --->   "%xor_ln77_49 = xor i1 %input_6_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 491 'xor' 'xor_ln77_49' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1939)   --->   "%xor_ln77_50 = xor i1 %input_6_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 492 'xor' 'xor_ln77_50' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.12ns)   --->   "%xor_ln77_51 = xor i1 %input_7_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 493 'xor' 'xor_ln77_51' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.12ns)   --->   "%xor_ln77_52 = xor i1 %input_7_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 494 'xor' 'xor_ln77_52' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/2] (0.63ns)   --->   "%input_7_load_4 = load i5 %input_7_addr_4" [./layer.h:77]   --->   Operation 495 'load' 'input_7_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 496 [1/1] (0.12ns)   --->   "%xor_ln77_53 = xor i1 %input_7_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 496 'xor' 'xor_ln77_53' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1936)   --->   "%zext_ln886_1947 = zext i1 %xor_ln77_45"   --->   Operation 497 'zext' 'zext_ln886_1947' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1936)   --->   "%zext_ln886_1948 = zext i1 %xor_ln77_46"   --->   Operation 498 'zext' 'zext_ln886_1948' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1937)   --->   "%zext_ln886_1949 = zext i1 %xor_ln77_47"   --->   Operation 499 'zext' 'zext_ln886_1949' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1937)   --->   "%zext_ln886_1950 = zext i1 %xor_ln77_48"   --->   Operation 500 'zext' 'zext_ln886_1950' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1939)   --->   "%zext_ln886_1951 = zext i1 %xor_ln77_49"   --->   Operation 501 'zext' 'zext_ln886_1951' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1939)   --->   "%zext_ln886_1952 = zext i1 %xor_ln77_50"   --->   Operation 502 'zext' 'zext_ln886_1952' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln886_1953 = zext i1 %xor_ln77_51"   --->   Operation 503 'zext' 'zext_ln886_1953' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln886_1954 = zext i1 %xor_ln77_52"   --->   Operation 504 'zext' 'zext_ln886_1954' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1715_1814 = zext i1 %xor_ln77_53"   --->   Operation 505 'zext' 'zext_ln1715_1814' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1936 = add i2 %zext_ln886_1948, i2 %zext_ln886_1947"   --->   Operation 506 'add' 'add_ln1715_1936' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1715_1815 = zext i2 %add_ln1715_1936"   --->   Operation 507 'zext' 'zext_ln1715_1815' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1937 = add i2 %zext_ln886_1949, i2 %zext_ln886_1950"   --->   Operation 508 'add' 'add_ln1715_1937' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1715_1816 = zext i2 %add_ln1715_1937"   --->   Operation 509 'zext' 'zext_ln1715_1816' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.43ns)   --->   "%add_ln1715_1938 = add i3 %zext_ln1715_1816, i3 %zext_ln1715_1815"   --->   Operation 510 'add' 'add_ln1715_1938' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1715_1817 = zext i3 %add_ln1715_1938"   --->   Operation 511 'zext' 'zext_ln1715_1817' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1939 = add i2 %zext_ln886_1951, i2 %zext_ln886_1952"   --->   Operation 512 'add' 'add_ln1715_1939' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1715_1818 = zext i2 %add_ln1715_1939"   --->   Operation 513 'zext' 'zext_ln1715_1818' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1940 = add i2 %zext_ln886_1954, i2 %zext_ln1715_1814"   --->   Operation 514 'add' 'add_ln1715_1940' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 515 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1941 = add i2 %add_ln1715_1940, i2 %zext_ln886_1953"   --->   Operation 515 'add' 'add_ln1715_1941' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1715_1819 = zext i2 %add_ln1715_1941"   --->   Operation 516 'zext' 'zext_ln1715_1819' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.43ns)   --->   "%add_ln1715_1942 = add i3 %zext_ln1715_1819, i3 %zext_ln1715_1818"   --->   Operation 517 'add' 'add_ln1715_1942' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln1715_1820 = zext i3 %add_ln1715_1942"   --->   Operation 518 'zext' 'zext_ln1715_1820' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.57ns)   --->   "%add_ln1715_12 = add i4 %zext_ln1715_1820, i4 %zext_ln1715_1817"   --->   Operation 519 'add' 'add_ln1715_12' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%r_V_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_12, i1 0"   --->   Operation 520 'bitconcatenate' 'r_V_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.70ns)   --->   "%accum_V_12 = add i5 %r_V_12, i5 23"   --->   Operation 521 'add' 'accum_V_12' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.63ns)   --->   "%icmp_ln1081_12 = icmp_sgt  i5 %accum_V_12, i5 %sext_ln68"   --->   Operation 522 'icmp' 'icmp_ln1081_12' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1943)   --->   "%xor_ln77_54 = xor i1 %input_6_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 523 'xor' 'xor_ln77_54' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1943)   --->   "%xor_ln77_55 = xor i1 %input_6_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 524 'xor' 'xor_ln77_55' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1944)   --->   "%xor_ln77_56 = xor i1 %input_6_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 525 'xor' 'xor_ln77_56' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1944)   --->   "%xor_ln77_57 = xor i1 %input_7_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 526 'xor' 'xor_ln77_57' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1946)   --->   "%xor_ln77_58 = xor i1 %input_7_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 527 'xor' 'xor_ln77_58' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1946)   --->   "%xor_ln77_59 = xor i1 %input_7_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 528 'xor' 'xor_ln77_59' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/1] (0.12ns)   --->   "%xor_ln77_60 = xor i1 %input_8_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 529 'xor' 'xor_ln77_60' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (0.12ns)   --->   "%xor_ln77_61 = xor i1 %input_8_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 530 'xor' 'xor_ln77_61' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/2] (0.63ns)   --->   "%input_8_load_4 = load i5 %input_8_addr_4" [./layer.h:77]   --->   Operation 531 'load' 'input_8_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 532 [1/1] (0.12ns)   --->   "%xor_ln77_62 = xor i1 %input_8_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 532 'xor' 'xor_ln77_62' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1943)   --->   "%zext_ln886_1955 = zext i1 %xor_ln77_54"   --->   Operation 533 'zext' 'zext_ln886_1955' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1943)   --->   "%zext_ln886_1956 = zext i1 %xor_ln77_55"   --->   Operation 534 'zext' 'zext_ln886_1956' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1944)   --->   "%zext_ln886_1957 = zext i1 %xor_ln77_56"   --->   Operation 535 'zext' 'zext_ln886_1957' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1944)   --->   "%zext_ln886_1958 = zext i1 %xor_ln77_57"   --->   Operation 536 'zext' 'zext_ln886_1958' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1946)   --->   "%zext_ln886_1959 = zext i1 %xor_ln77_58"   --->   Operation 537 'zext' 'zext_ln886_1959' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1946)   --->   "%zext_ln886_1960 = zext i1 %xor_ln77_59"   --->   Operation 538 'zext' 'zext_ln886_1960' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln886_1961 = zext i1 %xor_ln77_60"   --->   Operation 539 'zext' 'zext_ln886_1961' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln886_1962 = zext i1 %xor_ln77_61"   --->   Operation 540 'zext' 'zext_ln886_1962' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1715_1821 = zext i1 %xor_ln77_62"   --->   Operation 541 'zext' 'zext_ln1715_1821' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1943 = add i2 %zext_ln886_1956, i2 %zext_ln886_1955"   --->   Operation 542 'add' 'add_ln1715_1943' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1715_1822 = zext i2 %add_ln1715_1943"   --->   Operation 543 'zext' 'zext_ln1715_1822' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1944 = add i2 %zext_ln886_1957, i2 %zext_ln886_1958"   --->   Operation 544 'add' 'add_ln1715_1944' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln1715_1823 = zext i2 %add_ln1715_1944"   --->   Operation 545 'zext' 'zext_ln1715_1823' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.43ns)   --->   "%add_ln1715_1945 = add i3 %zext_ln1715_1823, i3 %zext_ln1715_1822"   --->   Operation 546 'add' 'add_ln1715_1945' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1715_1824 = zext i3 %add_ln1715_1945"   --->   Operation 547 'zext' 'zext_ln1715_1824' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1946 = add i2 %zext_ln886_1959, i2 %zext_ln886_1960"   --->   Operation 548 'add' 'add_ln1715_1946' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1715_1825 = zext i2 %add_ln1715_1946"   --->   Operation 549 'zext' 'zext_ln1715_1825' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1947 = add i2 %zext_ln886_1962, i2 %zext_ln1715_1821"   --->   Operation 550 'add' 'add_ln1715_1947' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 551 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1948 = add i2 %add_ln1715_1947, i2 %zext_ln886_1961"   --->   Operation 551 'add' 'add_ln1715_1948' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln1715_1826 = zext i2 %add_ln1715_1948"   --->   Operation 552 'zext' 'zext_ln1715_1826' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.43ns)   --->   "%add_ln1715_1949 = add i3 %zext_ln1715_1826, i3 %zext_ln1715_1825"   --->   Operation 553 'add' 'add_ln1715_1949' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1715_1827 = zext i3 %add_ln1715_1949"   --->   Operation 554 'zext' 'zext_ln1715_1827' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.57ns)   --->   "%add_ln1715_13 = add i4 %zext_ln1715_1827, i4 %zext_ln1715_1824"   --->   Operation 555 'add' 'add_ln1715_13' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%r_V_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_13, i1 0"   --->   Operation 556 'bitconcatenate' 'r_V_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.70ns)   --->   "%accum_V_13 = add i5 %r_V_13, i5 23"   --->   Operation 557 'add' 'accum_V_13' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.63ns)   --->   "%icmp_ln1081_13 = icmp_sgt  i5 %accum_V_13, i5 %sext_ln68"   --->   Operation 558 'icmp' 'icmp_ln1081_13' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1950)   --->   "%xor_ln77_63 = xor i1 %input_7_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 559 'xor' 'xor_ln77_63' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1950)   --->   "%xor_ln77_64 = xor i1 %input_7_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 560 'xor' 'xor_ln77_64' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1951)   --->   "%xor_ln77_65 = xor i1 %input_7_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 561 'xor' 'xor_ln77_65' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1951)   --->   "%xor_ln77_66 = xor i1 %input_8_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 562 'xor' 'xor_ln77_66' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1953)   --->   "%xor_ln77_67 = xor i1 %input_8_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 563 'xor' 'xor_ln77_67' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1953)   --->   "%xor_ln77_68 = xor i1 %input_8_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 564 'xor' 'xor_ln77_68' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.12ns)   --->   "%xor_ln77_69 = xor i1 %input_9_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 565 'xor' 'xor_ln77_69' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.12ns)   --->   "%xor_ln77_70 = xor i1 %input_9_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 566 'xor' 'xor_ln77_70' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/2] (0.63ns)   --->   "%input_9_load_4 = load i5 %input_9_addr_4" [./layer.h:77]   --->   Operation 567 'load' 'input_9_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 568 [1/1] (0.12ns)   --->   "%xor_ln77_71 = xor i1 %input_9_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 568 'xor' 'xor_ln77_71' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1950)   --->   "%zext_ln886_1963 = zext i1 %xor_ln77_63"   --->   Operation 569 'zext' 'zext_ln886_1963' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1950)   --->   "%zext_ln886_1964 = zext i1 %xor_ln77_64"   --->   Operation 570 'zext' 'zext_ln886_1964' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1951)   --->   "%zext_ln886_1965 = zext i1 %xor_ln77_65"   --->   Operation 571 'zext' 'zext_ln886_1965' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1951)   --->   "%zext_ln886_1966 = zext i1 %xor_ln77_66"   --->   Operation 572 'zext' 'zext_ln886_1966' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1953)   --->   "%zext_ln886_1967 = zext i1 %xor_ln77_67"   --->   Operation 573 'zext' 'zext_ln886_1967' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1953)   --->   "%zext_ln886_1968 = zext i1 %xor_ln77_68"   --->   Operation 574 'zext' 'zext_ln886_1968' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln886_1969 = zext i1 %xor_ln77_69"   --->   Operation 575 'zext' 'zext_ln886_1969' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln886_1970 = zext i1 %xor_ln77_70"   --->   Operation 576 'zext' 'zext_ln886_1970' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1715_1828 = zext i1 %xor_ln77_71"   --->   Operation 577 'zext' 'zext_ln1715_1828' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1950 = add i2 %zext_ln886_1964, i2 %zext_ln886_1963"   --->   Operation 578 'add' 'add_ln1715_1950' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln1715_1829 = zext i2 %add_ln1715_1950"   --->   Operation 579 'zext' 'zext_ln1715_1829' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1951 = add i2 %zext_ln886_1965, i2 %zext_ln886_1966"   --->   Operation 580 'add' 'add_ln1715_1951' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1715_1830 = zext i2 %add_ln1715_1951"   --->   Operation 581 'zext' 'zext_ln1715_1830' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.43ns)   --->   "%add_ln1715_1952 = add i3 %zext_ln1715_1830, i3 %zext_ln1715_1829"   --->   Operation 582 'add' 'add_ln1715_1952' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1715_1831 = zext i3 %add_ln1715_1952"   --->   Operation 583 'zext' 'zext_ln1715_1831' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1953 = add i2 %zext_ln886_1967, i2 %zext_ln886_1968"   --->   Operation 584 'add' 'add_ln1715_1953' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1715_1832 = zext i2 %add_ln1715_1953"   --->   Operation 585 'zext' 'zext_ln1715_1832' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1954 = add i2 %zext_ln886_1970, i2 %zext_ln1715_1828"   --->   Operation 586 'add' 'add_ln1715_1954' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 587 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1955 = add i2 %add_ln1715_1954, i2 %zext_ln886_1969"   --->   Operation 587 'add' 'add_ln1715_1955' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln1715_1833 = zext i2 %add_ln1715_1955"   --->   Operation 588 'zext' 'zext_ln1715_1833' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.43ns)   --->   "%add_ln1715_1956 = add i3 %zext_ln1715_1833, i3 %zext_ln1715_1832"   --->   Operation 589 'add' 'add_ln1715_1956' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1715_1834 = zext i3 %add_ln1715_1956"   --->   Operation 590 'zext' 'zext_ln1715_1834' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.57ns)   --->   "%add_ln1715_14 = add i4 %zext_ln1715_1834, i4 %zext_ln1715_1831"   --->   Operation 591 'add' 'add_ln1715_14' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%r_V_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_14, i1 0"   --->   Operation 592 'bitconcatenate' 'r_V_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.70ns)   --->   "%accum_V_14 = add i5 %r_V_14, i5 23"   --->   Operation 593 'add' 'accum_V_14' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.63ns)   --->   "%icmp_ln1081_14 = icmp_sgt  i5 %accum_V_14, i5 %sext_ln68"   --->   Operation 594 'icmp' 'icmp_ln1081_14' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1957)   --->   "%xor_ln77_72 = xor i1 %input_8_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 595 'xor' 'xor_ln77_72' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1957)   --->   "%xor_ln77_73 = xor i1 %input_8_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 596 'xor' 'xor_ln77_73' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1958)   --->   "%xor_ln77_74 = xor i1 %input_8_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 597 'xor' 'xor_ln77_74' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1958)   --->   "%xor_ln77_75 = xor i1 %input_9_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 598 'xor' 'xor_ln77_75' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1960)   --->   "%xor_ln77_76 = xor i1 %input_9_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 599 'xor' 'xor_ln77_76' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1960)   --->   "%xor_ln77_77 = xor i1 %input_9_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 600 'xor' 'xor_ln77_77' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.12ns)   --->   "%xor_ln77_78 = xor i1 %input_10_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 601 'xor' 'xor_ln77_78' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.12ns)   --->   "%xor_ln77_79 = xor i1 %input_10_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 602 'xor' 'xor_ln77_79' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/2] (0.63ns)   --->   "%input_10_load_4 = load i5 %input_10_addr_4" [./layer.h:77]   --->   Operation 603 'load' 'input_10_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 604 [1/1] (0.12ns)   --->   "%xor_ln77_80 = xor i1 %input_10_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 604 'xor' 'xor_ln77_80' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1957)   --->   "%zext_ln886_1971 = zext i1 %xor_ln77_72"   --->   Operation 605 'zext' 'zext_ln886_1971' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1957)   --->   "%zext_ln886_1972 = zext i1 %xor_ln77_73"   --->   Operation 606 'zext' 'zext_ln886_1972' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1958)   --->   "%zext_ln886_1973 = zext i1 %xor_ln77_74"   --->   Operation 607 'zext' 'zext_ln886_1973' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1958)   --->   "%zext_ln886_1974 = zext i1 %xor_ln77_75"   --->   Operation 608 'zext' 'zext_ln886_1974' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1960)   --->   "%zext_ln886_1975 = zext i1 %xor_ln77_76"   --->   Operation 609 'zext' 'zext_ln886_1975' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1960)   --->   "%zext_ln886_1976 = zext i1 %xor_ln77_77"   --->   Operation 610 'zext' 'zext_ln886_1976' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln886_1977 = zext i1 %xor_ln77_78"   --->   Operation 611 'zext' 'zext_ln886_1977' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln886_1978 = zext i1 %xor_ln77_79"   --->   Operation 612 'zext' 'zext_ln886_1978' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1715_1835 = zext i1 %xor_ln77_80"   --->   Operation 613 'zext' 'zext_ln1715_1835' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1957 = add i2 %zext_ln886_1972, i2 %zext_ln886_1971"   --->   Operation 614 'add' 'add_ln1715_1957' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1715_1836 = zext i2 %add_ln1715_1957"   --->   Operation 615 'zext' 'zext_ln1715_1836' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1958 = add i2 %zext_ln886_1973, i2 %zext_ln886_1974"   --->   Operation 616 'add' 'add_ln1715_1958' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln1715_1837 = zext i2 %add_ln1715_1958"   --->   Operation 617 'zext' 'zext_ln1715_1837' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.43ns)   --->   "%add_ln1715_1959 = add i3 %zext_ln1715_1837, i3 %zext_ln1715_1836"   --->   Operation 618 'add' 'add_ln1715_1959' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1715_1838 = zext i3 %add_ln1715_1959"   --->   Operation 619 'zext' 'zext_ln1715_1838' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1960 = add i2 %zext_ln886_1975, i2 %zext_ln886_1976"   --->   Operation 620 'add' 'add_ln1715_1960' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1715_1839 = zext i2 %add_ln1715_1960"   --->   Operation 621 'zext' 'zext_ln1715_1839' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1961 = add i2 %zext_ln886_1978, i2 %zext_ln1715_1835"   --->   Operation 622 'add' 'add_ln1715_1961' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 623 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1962 = add i2 %add_ln1715_1961, i2 %zext_ln886_1977"   --->   Operation 623 'add' 'add_ln1715_1962' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln1715_1840 = zext i2 %add_ln1715_1962"   --->   Operation 624 'zext' 'zext_ln1715_1840' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.43ns)   --->   "%add_ln1715_1963 = add i3 %zext_ln1715_1840, i3 %zext_ln1715_1839"   --->   Operation 625 'add' 'add_ln1715_1963' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1715_1841 = zext i3 %add_ln1715_1963"   --->   Operation 626 'zext' 'zext_ln1715_1841' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.57ns)   --->   "%add_ln1715_15 = add i4 %zext_ln1715_1841, i4 %zext_ln1715_1838"   --->   Operation 627 'add' 'add_ln1715_15' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%r_V_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_15, i1 0"   --->   Operation 628 'bitconcatenate' 'r_V_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.70ns)   --->   "%accum_V_15 = add i5 %r_V_15, i5 23"   --->   Operation 629 'add' 'accum_V_15' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.63ns)   --->   "%icmp_ln1081_15 = icmp_sgt  i5 %accum_V_15, i5 %sext_ln68"   --->   Operation 630 'icmp' 'icmp_ln1081_15' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1964)   --->   "%xor_ln77_81 = xor i1 %input_9_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 631 'xor' 'xor_ln77_81' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1964)   --->   "%xor_ln77_82 = xor i1 %input_9_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 632 'xor' 'xor_ln77_82' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1965)   --->   "%xor_ln77_83 = xor i1 %input_9_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 633 'xor' 'xor_ln77_83' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1965)   --->   "%xor_ln77_84 = xor i1 %input_10_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 634 'xor' 'xor_ln77_84' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1967)   --->   "%xor_ln77_85 = xor i1 %input_10_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 635 'xor' 'xor_ln77_85' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1967)   --->   "%xor_ln77_86 = xor i1 %input_10_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 636 'xor' 'xor_ln77_86' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.12ns)   --->   "%xor_ln77_87 = xor i1 %input_11_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 637 'xor' 'xor_ln77_87' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.12ns)   --->   "%xor_ln77_88 = xor i1 %input_11_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 638 'xor' 'xor_ln77_88' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 639 [1/2] (0.63ns)   --->   "%input_11_load_4 = load i5 %input_11_addr_4" [./layer.h:77]   --->   Operation 639 'load' 'input_11_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 640 [1/1] (0.12ns)   --->   "%xor_ln77_89 = xor i1 %input_11_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 640 'xor' 'xor_ln77_89' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1964)   --->   "%zext_ln886_1979 = zext i1 %xor_ln77_81"   --->   Operation 641 'zext' 'zext_ln886_1979' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1964)   --->   "%zext_ln886_1980 = zext i1 %xor_ln77_82"   --->   Operation 642 'zext' 'zext_ln886_1980' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1965)   --->   "%zext_ln886_1981 = zext i1 %xor_ln77_83"   --->   Operation 643 'zext' 'zext_ln886_1981' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1965)   --->   "%zext_ln886_1982 = zext i1 %xor_ln77_84"   --->   Operation 644 'zext' 'zext_ln886_1982' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1967)   --->   "%zext_ln886_1983 = zext i1 %xor_ln77_85"   --->   Operation 645 'zext' 'zext_ln886_1983' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1967)   --->   "%zext_ln886_1984 = zext i1 %xor_ln77_86"   --->   Operation 646 'zext' 'zext_ln886_1984' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln886_1985 = zext i1 %xor_ln77_87"   --->   Operation 647 'zext' 'zext_ln886_1985' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln886_1986 = zext i1 %xor_ln77_88"   --->   Operation 648 'zext' 'zext_ln886_1986' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1715_1842 = zext i1 %xor_ln77_89"   --->   Operation 649 'zext' 'zext_ln1715_1842' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1964 = add i2 %zext_ln886_1980, i2 %zext_ln886_1979"   --->   Operation 650 'add' 'add_ln1715_1964' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln1715_1843 = zext i2 %add_ln1715_1964"   --->   Operation 651 'zext' 'zext_ln1715_1843' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1965 = add i2 %zext_ln886_1981, i2 %zext_ln886_1982"   --->   Operation 652 'add' 'add_ln1715_1965' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln1715_1844 = zext i2 %add_ln1715_1965"   --->   Operation 653 'zext' 'zext_ln1715_1844' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (0.43ns)   --->   "%add_ln1715_1966 = add i3 %zext_ln1715_1844, i3 %zext_ln1715_1843"   --->   Operation 654 'add' 'add_ln1715_1966' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln1715_1845 = zext i3 %add_ln1715_1966"   --->   Operation 655 'zext' 'zext_ln1715_1845' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1967 = add i2 %zext_ln886_1983, i2 %zext_ln886_1984"   --->   Operation 656 'add' 'add_ln1715_1967' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1715_1846 = zext i2 %add_ln1715_1967"   --->   Operation 657 'zext' 'zext_ln1715_1846' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1968 = add i2 %zext_ln886_1986, i2 %zext_ln1715_1842"   --->   Operation 658 'add' 'add_ln1715_1968' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 659 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1969 = add i2 %add_ln1715_1968, i2 %zext_ln886_1985"   --->   Operation 659 'add' 'add_ln1715_1969' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln1715_1847 = zext i2 %add_ln1715_1969"   --->   Operation 660 'zext' 'zext_ln1715_1847' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.43ns)   --->   "%add_ln1715_1970 = add i3 %zext_ln1715_1847, i3 %zext_ln1715_1846"   --->   Operation 661 'add' 'add_ln1715_1970' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln1715_1848 = zext i3 %add_ln1715_1970"   --->   Operation 662 'zext' 'zext_ln1715_1848' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.57ns)   --->   "%add_ln1715_16 = add i4 %zext_ln1715_1848, i4 %zext_ln1715_1845"   --->   Operation 663 'add' 'add_ln1715_16' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%r_V_16 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_16, i1 0"   --->   Operation 664 'bitconcatenate' 'r_V_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.70ns)   --->   "%accum_V_16 = add i5 %r_V_16, i5 23"   --->   Operation 665 'add' 'accum_V_16' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.63ns)   --->   "%icmp_ln1081_16 = icmp_sgt  i5 %accum_V_16, i5 %sext_ln68"   --->   Operation 666 'icmp' 'icmp_ln1081_16' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1971)   --->   "%xor_ln77_90 = xor i1 %input_10_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 667 'xor' 'xor_ln77_90' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1971)   --->   "%xor_ln77_91 = xor i1 %input_10_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 668 'xor' 'xor_ln77_91' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1972)   --->   "%xor_ln77_92 = xor i1 %input_10_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 669 'xor' 'xor_ln77_92' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1972)   --->   "%xor_ln77_93 = xor i1 %input_11_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 670 'xor' 'xor_ln77_93' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1974)   --->   "%xor_ln77_94 = xor i1 %input_11_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 671 'xor' 'xor_ln77_94' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1974)   --->   "%xor_ln77_95 = xor i1 %input_11_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 672 'xor' 'xor_ln77_95' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 673 [1/1] (0.12ns)   --->   "%xor_ln77_96 = xor i1 %input_12_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 673 'xor' 'xor_ln77_96' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 674 [1/1] (0.12ns)   --->   "%xor_ln77_97 = xor i1 %input_12_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 674 'xor' 'xor_ln77_97' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 675 [1/2] (0.63ns)   --->   "%input_12_load_4 = load i5 %input_12_addr_4" [./layer.h:77]   --->   Operation 675 'load' 'input_12_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 676 [1/1] (0.12ns)   --->   "%xor_ln77_98 = xor i1 %input_12_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 676 'xor' 'xor_ln77_98' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1971)   --->   "%zext_ln886_1987 = zext i1 %xor_ln77_90"   --->   Operation 677 'zext' 'zext_ln886_1987' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1971)   --->   "%zext_ln886_1988 = zext i1 %xor_ln77_91"   --->   Operation 678 'zext' 'zext_ln886_1988' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1972)   --->   "%zext_ln886_1989 = zext i1 %xor_ln77_92"   --->   Operation 679 'zext' 'zext_ln886_1989' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1972)   --->   "%zext_ln886_1990 = zext i1 %xor_ln77_93"   --->   Operation 680 'zext' 'zext_ln886_1990' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1974)   --->   "%zext_ln886_1991 = zext i1 %xor_ln77_94"   --->   Operation 681 'zext' 'zext_ln886_1991' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1974)   --->   "%zext_ln886_1992 = zext i1 %xor_ln77_95"   --->   Operation 682 'zext' 'zext_ln886_1992' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln886_1993 = zext i1 %xor_ln77_96"   --->   Operation 683 'zext' 'zext_ln886_1993' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln886_1994 = zext i1 %xor_ln77_97"   --->   Operation 684 'zext' 'zext_ln886_1994' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln1715_1849 = zext i1 %xor_ln77_98"   --->   Operation 685 'zext' 'zext_ln1715_1849' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1971 = add i2 %zext_ln886_1988, i2 %zext_ln886_1987"   --->   Operation 686 'add' 'add_ln1715_1971' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln1715_1850 = zext i2 %add_ln1715_1971"   --->   Operation 687 'zext' 'zext_ln1715_1850' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1972 = add i2 %zext_ln886_1989, i2 %zext_ln886_1990"   --->   Operation 688 'add' 'add_ln1715_1972' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln1715_1851 = zext i2 %add_ln1715_1972"   --->   Operation 689 'zext' 'zext_ln1715_1851' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.43ns)   --->   "%add_ln1715_1973 = add i3 %zext_ln1715_1851, i3 %zext_ln1715_1850"   --->   Operation 690 'add' 'add_ln1715_1973' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1715_1852 = zext i3 %add_ln1715_1973"   --->   Operation 691 'zext' 'zext_ln1715_1852' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1974 = add i2 %zext_ln886_1991, i2 %zext_ln886_1992"   --->   Operation 692 'add' 'add_ln1715_1974' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1715_1853 = zext i2 %add_ln1715_1974"   --->   Operation 693 'zext' 'zext_ln1715_1853' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1975 = add i2 %zext_ln886_1994, i2 %zext_ln1715_1849"   --->   Operation 694 'add' 'add_ln1715_1975' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 695 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1976 = add i2 %add_ln1715_1975, i2 %zext_ln886_1993"   --->   Operation 695 'add' 'add_ln1715_1976' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln1715_1854 = zext i2 %add_ln1715_1976"   --->   Operation 696 'zext' 'zext_ln1715_1854' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.43ns)   --->   "%add_ln1715_1977 = add i3 %zext_ln1715_1854, i3 %zext_ln1715_1853"   --->   Operation 697 'add' 'add_ln1715_1977' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln1715_1855 = zext i3 %add_ln1715_1977"   --->   Operation 698 'zext' 'zext_ln1715_1855' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.57ns)   --->   "%add_ln1715_17 = add i4 %zext_ln1715_1855, i4 %zext_ln1715_1852"   --->   Operation 699 'add' 'add_ln1715_17' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%r_V_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_17, i1 0"   --->   Operation 700 'bitconcatenate' 'r_V_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.70ns)   --->   "%accum_V_17 = add i5 %r_V_17, i5 23"   --->   Operation 701 'add' 'accum_V_17' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.63ns)   --->   "%icmp_ln1081_17 = icmp_sgt  i5 %accum_V_17, i5 %sext_ln68"   --->   Operation 702 'icmp' 'icmp_ln1081_17' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1978)   --->   "%xor_ln77_99 = xor i1 %input_11_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 703 'xor' 'xor_ln77_99' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1978)   --->   "%xor_ln77_100 = xor i1 %input_11_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 704 'xor' 'xor_ln77_100' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1979)   --->   "%xor_ln77_101 = xor i1 %input_11_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 705 'xor' 'xor_ln77_101' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1979)   --->   "%xor_ln77_102 = xor i1 %input_12_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 706 'xor' 'xor_ln77_102' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1981)   --->   "%xor_ln77_103 = xor i1 %input_12_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 707 'xor' 'xor_ln77_103' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1981)   --->   "%xor_ln77_104 = xor i1 %input_12_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 708 'xor' 'xor_ln77_104' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.12ns)   --->   "%xor_ln77_105 = xor i1 %input_13_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 709 'xor' 'xor_ln77_105' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.12ns)   --->   "%xor_ln77_106 = xor i1 %input_13_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 710 'xor' 'xor_ln77_106' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/2] (0.63ns)   --->   "%input_13_load_4 = load i5 %input_13_addr_4" [./layer.h:77]   --->   Operation 711 'load' 'input_13_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 712 [1/1] (0.12ns)   --->   "%xor_ln77_107 = xor i1 %input_13_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 712 'xor' 'xor_ln77_107' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1978)   --->   "%zext_ln886_1995 = zext i1 %xor_ln77_99"   --->   Operation 713 'zext' 'zext_ln886_1995' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1978)   --->   "%zext_ln886_1996 = zext i1 %xor_ln77_100"   --->   Operation 714 'zext' 'zext_ln886_1996' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1979)   --->   "%zext_ln886_1997 = zext i1 %xor_ln77_101"   --->   Operation 715 'zext' 'zext_ln886_1997' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1979)   --->   "%zext_ln886_1998 = zext i1 %xor_ln77_102"   --->   Operation 716 'zext' 'zext_ln886_1998' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1981)   --->   "%zext_ln886_1999 = zext i1 %xor_ln77_103"   --->   Operation 717 'zext' 'zext_ln886_1999' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1981)   --->   "%zext_ln886_2000 = zext i1 %xor_ln77_104"   --->   Operation 718 'zext' 'zext_ln886_2000' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln886_2001 = zext i1 %xor_ln77_105"   --->   Operation 719 'zext' 'zext_ln886_2001' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln886_2002 = zext i1 %xor_ln77_106"   --->   Operation 720 'zext' 'zext_ln886_2002' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1715_1856 = zext i1 %xor_ln77_107"   --->   Operation 721 'zext' 'zext_ln1715_1856' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1978 = add i2 %zext_ln886_1996, i2 %zext_ln886_1995"   --->   Operation 722 'add' 'add_ln1715_1978' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1715_1857 = zext i2 %add_ln1715_1978"   --->   Operation 723 'zext' 'zext_ln1715_1857' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1979 = add i2 %zext_ln886_1997, i2 %zext_ln886_1998"   --->   Operation 724 'add' 'add_ln1715_1979' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1715_1858 = zext i2 %add_ln1715_1979"   --->   Operation 725 'zext' 'zext_ln1715_1858' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.43ns)   --->   "%add_ln1715_1980 = add i3 %zext_ln1715_1858, i3 %zext_ln1715_1857"   --->   Operation 726 'add' 'add_ln1715_1980' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln1715_1859 = zext i3 %add_ln1715_1980"   --->   Operation 727 'zext' 'zext_ln1715_1859' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1981 = add i2 %zext_ln886_1999, i2 %zext_ln886_2000"   --->   Operation 728 'add' 'add_ln1715_1981' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1715_1860 = zext i2 %add_ln1715_1981"   --->   Operation 729 'zext' 'zext_ln1715_1860' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1982 = add i2 %zext_ln886_2002, i2 %zext_ln1715_1856"   --->   Operation 730 'add' 'add_ln1715_1982' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1983 = add i2 %add_ln1715_1982, i2 %zext_ln886_2001"   --->   Operation 731 'add' 'add_ln1715_1983' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1715_1861 = zext i2 %add_ln1715_1983"   --->   Operation 732 'zext' 'zext_ln1715_1861' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.43ns)   --->   "%add_ln1715_1984 = add i3 %zext_ln1715_1861, i3 %zext_ln1715_1860"   --->   Operation 733 'add' 'add_ln1715_1984' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln1715_1862 = zext i3 %add_ln1715_1984"   --->   Operation 734 'zext' 'zext_ln1715_1862' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (0.57ns)   --->   "%add_ln1715_18 = add i4 %zext_ln1715_1862, i4 %zext_ln1715_1859"   --->   Operation 735 'add' 'add_ln1715_18' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%r_V_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_18, i1 0"   --->   Operation 736 'bitconcatenate' 'r_V_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.70ns)   --->   "%accum_V_18 = add i5 %r_V_18, i5 23"   --->   Operation 737 'add' 'accum_V_18' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.63ns)   --->   "%icmp_ln1081_18 = icmp_sgt  i5 %accum_V_18, i5 %sext_ln68"   --->   Operation 738 'icmp' 'icmp_ln1081_18' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1985)   --->   "%xor_ln77_108 = xor i1 %input_12_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 739 'xor' 'xor_ln77_108' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1985)   --->   "%xor_ln77_109 = xor i1 %input_12_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 740 'xor' 'xor_ln77_109' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1986)   --->   "%xor_ln77_110 = xor i1 %input_12_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 741 'xor' 'xor_ln77_110' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1986)   --->   "%xor_ln77_111 = xor i1 %input_13_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 742 'xor' 'xor_ln77_111' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1988)   --->   "%xor_ln77_112 = xor i1 %input_13_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 743 'xor' 'xor_ln77_112' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1988)   --->   "%xor_ln77_113 = xor i1 %input_13_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 744 'xor' 'xor_ln77_113' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 745 [1/1] (0.12ns)   --->   "%xor_ln77_114 = xor i1 %input_14_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 745 'xor' 'xor_ln77_114' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (0.12ns)   --->   "%xor_ln77_115 = xor i1 %input_14_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 746 'xor' 'xor_ln77_115' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/2] (0.63ns)   --->   "%input_14_load_4 = load i5 %input_14_addr_4" [./layer.h:77]   --->   Operation 747 'load' 'input_14_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 748 [1/1] (0.12ns)   --->   "%xor_ln77_116 = xor i1 %input_14_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 748 'xor' 'xor_ln77_116' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1985)   --->   "%zext_ln886_2003 = zext i1 %xor_ln77_108"   --->   Operation 749 'zext' 'zext_ln886_2003' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1985)   --->   "%zext_ln886_2004 = zext i1 %xor_ln77_109"   --->   Operation 750 'zext' 'zext_ln886_2004' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1986)   --->   "%zext_ln886_2005 = zext i1 %xor_ln77_110"   --->   Operation 751 'zext' 'zext_ln886_2005' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1986)   --->   "%zext_ln886_2006 = zext i1 %xor_ln77_111"   --->   Operation 752 'zext' 'zext_ln886_2006' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1988)   --->   "%zext_ln886_2007 = zext i1 %xor_ln77_112"   --->   Operation 753 'zext' 'zext_ln886_2007' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1988)   --->   "%zext_ln886_2008 = zext i1 %xor_ln77_113"   --->   Operation 754 'zext' 'zext_ln886_2008' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln886_2009 = zext i1 %xor_ln77_114"   --->   Operation 755 'zext' 'zext_ln886_2009' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln886_2010 = zext i1 %xor_ln77_115"   --->   Operation 756 'zext' 'zext_ln886_2010' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln1715_1863 = zext i1 %xor_ln77_116"   --->   Operation 757 'zext' 'zext_ln1715_1863' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1985 = add i2 %zext_ln886_2004, i2 %zext_ln886_2003"   --->   Operation 758 'add' 'add_ln1715_1985' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln1715_1864 = zext i2 %add_ln1715_1985"   --->   Operation 759 'zext' 'zext_ln1715_1864' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1986 = add i2 %zext_ln886_2005, i2 %zext_ln886_2006"   --->   Operation 760 'add' 'add_ln1715_1986' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln1715_1865 = zext i2 %add_ln1715_1986"   --->   Operation 761 'zext' 'zext_ln1715_1865' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.43ns)   --->   "%add_ln1715_1987 = add i3 %zext_ln1715_1865, i3 %zext_ln1715_1864"   --->   Operation 762 'add' 'add_ln1715_1987' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln1715_1866 = zext i3 %add_ln1715_1987"   --->   Operation 763 'zext' 'zext_ln1715_1866' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1988 = add i2 %zext_ln886_2007, i2 %zext_ln886_2008"   --->   Operation 764 'add' 'add_ln1715_1988' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln1715_1867 = zext i2 %add_ln1715_1988"   --->   Operation 765 'zext' 'zext_ln1715_1867' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1989 = add i2 %zext_ln886_2010, i2 %zext_ln1715_1863"   --->   Operation 766 'add' 'add_ln1715_1989' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 767 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1990 = add i2 %add_ln1715_1989, i2 %zext_ln886_2009"   --->   Operation 767 'add' 'add_ln1715_1990' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1715_1868 = zext i2 %add_ln1715_1990"   --->   Operation 768 'zext' 'zext_ln1715_1868' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.43ns)   --->   "%add_ln1715_1991 = add i3 %zext_ln1715_1868, i3 %zext_ln1715_1867"   --->   Operation 769 'add' 'add_ln1715_1991' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln1715_1869 = zext i3 %add_ln1715_1991"   --->   Operation 770 'zext' 'zext_ln1715_1869' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (0.57ns)   --->   "%add_ln1715_19 = add i4 %zext_ln1715_1869, i4 %zext_ln1715_1866"   --->   Operation 771 'add' 'add_ln1715_19' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%r_V_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_19, i1 0"   --->   Operation 772 'bitconcatenate' 'r_V_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.70ns)   --->   "%accum_V_19 = add i5 %r_V_19, i5 23"   --->   Operation 773 'add' 'accum_V_19' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 774 [1/1] (0.63ns)   --->   "%icmp_ln1081_19 = icmp_sgt  i5 %accum_V_19, i5 %sext_ln68"   --->   Operation 774 'icmp' 'icmp_ln1081_19' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1992)   --->   "%xor_ln77_117 = xor i1 %input_13_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 775 'xor' 'xor_ln77_117' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1992)   --->   "%xor_ln77_118 = xor i1 %input_13_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 776 'xor' 'xor_ln77_118' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1993)   --->   "%xor_ln77_119 = xor i1 %input_13_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 777 'xor' 'xor_ln77_119' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1993)   --->   "%xor_ln77_120 = xor i1 %input_14_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 778 'xor' 'xor_ln77_120' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1995)   --->   "%xor_ln77_121 = xor i1 %input_14_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 779 'xor' 'xor_ln77_121' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1995)   --->   "%xor_ln77_122 = xor i1 %input_14_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 780 'xor' 'xor_ln77_122' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln77_123 = xor i1 %input_15_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 781 'xor' 'xor_ln77_123' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (0.12ns)   --->   "%xor_ln77_124 = xor i1 %input_15_load_3, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 782 'xor' 'xor_ln77_124' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/2] (0.63ns)   --->   "%input_15_load_4 = load i5 %input_15_addr_4" [./layer.h:77]   --->   Operation 783 'load' 'input_15_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 784 [1/1] (0.12ns)   --->   "%xor_ln77_125 = xor i1 %input_15_load_4, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 784 'xor' 'xor_ln77_125' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1992)   --->   "%zext_ln886_2011 = zext i1 %xor_ln77_117"   --->   Operation 785 'zext' 'zext_ln886_2011' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1992)   --->   "%zext_ln886_2012 = zext i1 %xor_ln77_118"   --->   Operation 786 'zext' 'zext_ln886_2012' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1993)   --->   "%zext_ln886_2013 = zext i1 %xor_ln77_119"   --->   Operation 787 'zext' 'zext_ln886_2013' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1993)   --->   "%zext_ln886_2014 = zext i1 %xor_ln77_120"   --->   Operation 788 'zext' 'zext_ln886_2014' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1995)   --->   "%zext_ln886_2015 = zext i1 %xor_ln77_121"   --->   Operation 789 'zext' 'zext_ln886_2015' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1995)   --->   "%zext_ln886_2016 = zext i1 %xor_ln77_122"   --->   Operation 790 'zext' 'zext_ln886_2016' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln886_2017 = zext i1 %xor_ln77_123"   --->   Operation 791 'zext' 'zext_ln886_2017' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln886_2018 = zext i1 %xor_ln77_124"   --->   Operation 792 'zext' 'zext_ln886_2018' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1715_1870 = zext i1 %xor_ln77_125"   --->   Operation 793 'zext' 'zext_ln1715_1870' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1992 = add i2 %zext_ln886_2012, i2 %zext_ln886_2011"   --->   Operation 794 'add' 'add_ln1715_1992' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1715_1871 = zext i2 %add_ln1715_1992"   --->   Operation 795 'zext' 'zext_ln1715_1871' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1993 = add i2 %zext_ln886_2013, i2 %zext_ln886_2014"   --->   Operation 796 'add' 'add_ln1715_1993' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1715_1872 = zext i2 %add_ln1715_1993"   --->   Operation 797 'zext' 'zext_ln1715_1872' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.43ns)   --->   "%add_ln1715_1994 = add i3 %zext_ln1715_1872, i3 %zext_ln1715_1871"   --->   Operation 798 'add' 'add_ln1715_1994' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln1715_1873 = zext i3 %add_ln1715_1994"   --->   Operation 799 'zext' 'zext_ln1715_1873' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1995 = add i2 %zext_ln886_2015, i2 %zext_ln886_2016"   --->   Operation 800 'add' 'add_ln1715_1995' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln1715_1874 = zext i2 %add_ln1715_1995"   --->   Operation 801 'zext' 'zext_ln1715_1874' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1996 = add i2 %zext_ln886_2018, i2 %zext_ln1715_1870"   --->   Operation 802 'add' 'add_ln1715_1996' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 803 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1997 = add i2 %add_ln1715_1996, i2 %zext_ln886_2017"   --->   Operation 803 'add' 'add_ln1715_1997' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln1715_1875 = zext i2 %add_ln1715_1997"   --->   Operation 804 'zext' 'zext_ln1715_1875' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 805 [1/1] (0.43ns)   --->   "%add_ln1715_1998 = add i3 %zext_ln1715_1875, i3 %zext_ln1715_1874"   --->   Operation 805 'add' 'add_ln1715_1998' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1715_1876 = zext i3 %add_ln1715_1998"   --->   Operation 806 'zext' 'zext_ln1715_1876' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.57ns)   --->   "%add_ln1715_20 = add i4 %zext_ln1715_1876, i4 %zext_ln1715_1873"   --->   Operation 807 'add' 'add_ln1715_20' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%r_V_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_20, i1 0"   --->   Operation 808 'bitconcatenate' 'r_V_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (0.70ns)   --->   "%accum_V_20 = add i5 %r_V_20, i5 23"   --->   Operation 809 'add' 'accum_V_20' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.63ns)   --->   "%icmp_ln1081_20 = icmp_sgt  i5 %accum_V_20, i5 %sext_ln68"   --->   Operation 810 'icmp' 'icmp_ln1081_20' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1999)   --->   "%xor_ln77_126 = xor i1 %input_14_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 811 'xor' 'xor_ln77_126' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1999)   --->   "%xor_ln77_127 = xor i1 %input_14_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 812 'xor' 'xor_ln77_127' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2000)   --->   "%xor_ln77_128 = xor i1 %input_14_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 813 'xor' 'xor_ln77_128' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2000)   --->   "%xor_ln77_129 = xor i1 %input_15_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 814 'xor' 'xor_ln77_129' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2002)   --->   "%xor_ln77_130 = xor i1 %input_15_load_3, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 815 'xor' 'xor_ln77_130' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2002)   --->   "%xor_ln77_131 = xor i1 %input_15_load_4, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 816 'xor' 'xor_ln77_131' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.12ns)   --->   "%xor_ln77_132 = xor i1 %input_16_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 817 'xor' 'xor_ln77_132' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.12ns)   --->   "%xor_ln77_133 = xor i1 %input_16_load_1, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 818 'xor' 'xor_ln77_133' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/2] (0.63ns)   --->   "%input_16_load_2 = load i5 %input_16_addr_2" [./layer.h:77]   --->   Operation 819 'load' 'input_16_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 820 [1/1] (0.12ns)   --->   "%xor_ln77_134 = xor i1 %input_16_load_2, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 820 'xor' 'xor_ln77_134' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1999)   --->   "%zext_ln886_2019 = zext i1 %xor_ln77_126"   --->   Operation 821 'zext' 'zext_ln886_2019' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1999)   --->   "%zext_ln886_2020 = zext i1 %xor_ln77_127"   --->   Operation 822 'zext' 'zext_ln886_2020' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2000)   --->   "%zext_ln886_2021 = zext i1 %xor_ln77_128"   --->   Operation 823 'zext' 'zext_ln886_2021' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2000)   --->   "%zext_ln886_2022 = zext i1 %xor_ln77_129"   --->   Operation 824 'zext' 'zext_ln886_2022' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2002)   --->   "%zext_ln886_2023 = zext i1 %xor_ln77_130"   --->   Operation 825 'zext' 'zext_ln886_2023' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2002)   --->   "%zext_ln886_2024 = zext i1 %xor_ln77_131"   --->   Operation 826 'zext' 'zext_ln886_2024' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln886_2025 = zext i1 %xor_ln77_132"   --->   Operation 827 'zext' 'zext_ln886_2025' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln886_2026 = zext i1 %xor_ln77_133"   --->   Operation 828 'zext' 'zext_ln886_2026' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln1715_1877 = zext i1 %xor_ln77_134"   --->   Operation 829 'zext' 'zext_ln1715_1877' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1999 = add i2 %zext_ln886_2020, i2 %zext_ln886_2019"   --->   Operation 830 'add' 'add_ln1715_1999' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln1715_1878 = zext i2 %add_ln1715_1999"   --->   Operation 831 'zext' 'zext_ln1715_1878' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_2000 = add i2 %zext_ln886_2021, i2 %zext_ln886_2022"   --->   Operation 832 'add' 'add_ln1715_2000' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln1715_1879 = zext i2 %add_ln1715_2000"   --->   Operation 833 'zext' 'zext_ln1715_1879' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.43ns)   --->   "%add_ln1715_2001 = add i3 %zext_ln1715_1879, i3 %zext_ln1715_1878"   --->   Operation 834 'add' 'add_ln1715_2001' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1715_1880 = zext i3 %add_ln1715_2001"   --->   Operation 835 'zext' 'zext_ln1715_1880' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_2002 = add i2 %zext_ln886_2023, i2 %zext_ln886_2024"   --->   Operation 836 'add' 'add_ln1715_2002' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1715_1881 = zext i2 %add_ln1715_2002"   --->   Operation 837 'zext' 'zext_ln1715_1881' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_2003 = add i2 %zext_ln886_2026, i2 %zext_ln1715_1877"   --->   Operation 838 'add' 'add_ln1715_2003' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 839 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_2004 = add i2 %add_ln1715_2003, i2 %zext_ln886_2025"   --->   Operation 839 'add' 'add_ln1715_2004' <Predicate = (!icmp_ln68)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln1715_1882 = zext i2 %add_ln1715_2004"   --->   Operation 840 'zext' 'zext_ln1715_1882' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.43ns)   --->   "%add_ln1715_2005 = add i3 %zext_ln1715_1882, i3 %zext_ln1715_1881"   --->   Operation 841 'add' 'add_ln1715_2005' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1715_1883 = zext i3 %add_ln1715_2005"   --->   Operation 842 'zext' 'zext_ln1715_1883' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.57ns)   --->   "%add_ln1715_21 = add i4 %zext_ln1715_1883, i4 %zext_ln1715_1880"   --->   Operation 843 'add' 'add_ln1715_21' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_21, i1 0"   --->   Operation 844 'bitconcatenate' 'r_V_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.70ns)   --->   "%accum_V_21 = add i5 %r_V_21, i5 23"   --->   Operation 845 'add' 'accum_V_21' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 846 [1/1] (0.63ns)   --->   "%icmp_ln1081_21 = icmp_sgt  i5 %accum_V_21, i5 %sext_ln68"   --->   Operation 846 'icmp' 'icmp_ln1081_21' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2006)   --->   "%xor_ln77_135 = xor i1 %input_15_load, i1 %xor_ln68" [./layer.h:77]   --->   Operation 847 'xor' 'xor_ln77_135' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2006)   --->   "%xor_ln77_136 = xor i1 %input_15_load_3, i1 %xor_ln68_1" [./layer.h:77]   --->   Operation 848 'xor' 'xor_ln77_136' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2007)   --->   "%xor_ln77_137 = xor i1 %input_15_load_4, i1 %xor_ln68_2" [./layer.h:77]   --->   Operation 849 'xor' 'xor_ln77_137' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2007)   --->   "%xor_ln77_138 = xor i1 %input_16_load, i1 %xor_ln68_3" [./layer.h:77]   --->   Operation 850 'xor' 'xor_ln77_138' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2009)   --->   "%xor_ln77_139 = xor i1 %input_16_load_1, i1 %xor_ln68_4" [./layer.h:77]   --->   Operation 851 'xor' 'xor_ln77_139' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2009)   --->   "%xor_ln77_140 = xor i1 %input_16_load_2, i1 %xor_ln68_5" [./layer.h:77]   --->   Operation 852 'xor' 'xor_ln77_140' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 853 [1/2] (0.63ns)   --->   "%input_padded_17247_load_2 = load i5 %input_padded_17247_addr_2" [./layer.h:77]   --->   Operation 853 'load' 'input_padded_17247_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_4 : Operation 854 [1/1] (0.12ns)   --->   "%xor_ln77_143 = xor i1 %input_padded_17247_load_2, i1 %xor_ln68_8" [./layer.h:77]   --->   Operation 854 'xor' 'xor_ln77_143' <Predicate = (!icmp_ln68)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2006)   --->   "%zext_ln886_2027 = zext i1 %xor_ln77_135"   --->   Operation 855 'zext' 'zext_ln886_2027' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2006)   --->   "%zext_ln886_2028 = zext i1 %xor_ln77_136"   --->   Operation 856 'zext' 'zext_ln886_2028' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2007)   --->   "%zext_ln886_2029 = zext i1 %xor_ln77_137"   --->   Operation 857 'zext' 'zext_ln886_2029' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2007)   --->   "%zext_ln886_2030 = zext i1 %xor_ln77_138"   --->   Operation 858 'zext' 'zext_ln886_2030' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2009)   --->   "%zext_ln886_2031 = zext i1 %xor_ln77_139"   --->   Operation 859 'zext' 'zext_ln886_2031' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_2009)   --->   "%zext_ln886_2032 = zext i1 %xor_ln77_140"   --->   Operation 860 'zext' 'zext_ln886_2032' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_2006 = add i2 %zext_ln886_2028, i2 %zext_ln886_2027"   --->   Operation 861 'add' 'add_ln1715_2006' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln1715_1885 = zext i2 %add_ln1715_2006"   --->   Operation 862 'zext' 'zext_ln1715_1885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_2007 = add i2 %zext_ln886_2029, i2 %zext_ln886_2030"   --->   Operation 863 'add' 'add_ln1715_2007' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln1715_1886 = zext i2 %add_ln1715_2007"   --->   Operation 864 'zext' 'zext_ln1715_1886' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.43ns)   --->   "%add_ln1715_2008 = add i3 %zext_ln1715_1886, i3 %zext_ln1715_1885"   --->   Operation 865 'add' 'add_ln1715_2008' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_2009 = add i2 %zext_ln886_2031, i2 %zext_ln886_2032"   --->   Operation 866 'add' 'add_ln1715_2009' <Predicate = (!icmp_ln68)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 867 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_14_0_addr" [./layer.h:82]   --->   Operation 867 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 868 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_14_1_addr" [./layer.h:82]   --->   Operation 868 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 869 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_14_0_addr_1" [./layer.h:82]   --->   Operation 869 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 870 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_14_1_addr_1" [./layer.h:82]   --->   Operation 870 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 871 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_13_0_addr" [./layer.h:82]   --->   Operation 871 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 872 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_13_1_addr" [./layer.h:82]   --->   Operation 872 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 873 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_13_0_addr_1" [./layer.h:82]   --->   Operation 873 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 874 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_13_1_addr_1" [./layer.h:82]   --->   Operation 874 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 875 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_12_0_addr" [./layer.h:82]   --->   Operation 875 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 876 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_12_1_addr" [./layer.h:82]   --->   Operation 876 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 877 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_12_0_addr_1" [./layer.h:82]   --->   Operation 877 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 878 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_12_1_addr_1" [./layer.h:82]   --->   Operation 878 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 879 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_11_0_addr" [./layer.h:82]   --->   Operation 879 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 880 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_11_1_addr" [./layer.h:82]   --->   Operation 880 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 881 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_11_0_addr_1" [./layer.h:82]   --->   Operation 881 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 882 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_11_1_addr_1" [./layer.h:82]   --->   Operation 882 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 883 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_10_0_addr" [./layer.h:82]   --->   Operation 883 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 884 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_10_1_addr" [./layer.h:82]   --->   Operation 884 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 885 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_10_0_addr_1" [./layer.h:82]   --->   Operation 885 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 886 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_10_1_addr_1" [./layer.h:82]   --->   Operation 886 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 887 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_9_0_addr" [./layer.h:82]   --->   Operation 887 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 888 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_9_1_addr" [./layer.h:82]   --->   Operation 888 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 889 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_9_0_addr_1" [./layer.h:82]   --->   Operation 889 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 890 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_9_1_addr_1" [./layer.h:82]   --->   Operation 890 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 891 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_8_0_addr" [./layer.h:82]   --->   Operation 891 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 892 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_8_1_addr" [./layer.h:82]   --->   Operation 892 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 893 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_8_0_addr_1" [./layer.h:82]   --->   Operation 893 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 894 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_8_1_addr_1" [./layer.h:82]   --->   Operation 894 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 895 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_7_0_addr" [./layer.h:82]   --->   Operation 895 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 896 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_7_1_addr" [./layer.h:82]   --->   Operation 896 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 897 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_7_0_addr_1" [./layer.h:82]   --->   Operation 897 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 898 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_7_1_addr_1" [./layer.h:82]   --->   Operation 898 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 899 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_6_0_addr" [./layer.h:82]   --->   Operation 899 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 900 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_6_1_addr" [./layer.h:82]   --->   Operation 900 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 901 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_6_0_addr_1" [./layer.h:82]   --->   Operation 901 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 902 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_6_1_addr_1" [./layer.h:82]   --->   Operation 902 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 903 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_5_0_addr" [./layer.h:82]   --->   Operation 903 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 904 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_5_1_addr" [./layer.h:82]   --->   Operation 904 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 905 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_5_0_addr_1" [./layer.h:82]   --->   Operation 905 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 906 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_5_1_addr_1" [./layer.h:82]   --->   Operation 906 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 907 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_4_0_addr" [./layer.h:82]   --->   Operation 907 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 908 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_4_1_addr" [./layer.h:82]   --->   Operation 908 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 909 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_4_0_addr_1" [./layer.h:82]   --->   Operation 909 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 910 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_4_1_addr_1" [./layer.h:82]   --->   Operation 910 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 911 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_3_0_addr" [./layer.h:82]   --->   Operation 911 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 912 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_3_1_addr" [./layer.h:82]   --->   Operation 912 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 913 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_3_0_addr_1" [./layer.h:82]   --->   Operation 913 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 914 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_3_1_addr_1" [./layer.h:82]   --->   Operation 914 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 915 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_2_0_addr" [./layer.h:82]   --->   Operation 915 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 916 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_2_1_addr" [./layer.h:82]   --->   Operation 916 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 917 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_2_0_addr_1" [./layer.h:82]   --->   Operation 917 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 918 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_2_1_addr_1" [./layer.h:82]   --->   Operation 918 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 919 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_1_0_addr" [./layer.h:82]   --->   Operation 919 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 920 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_1_1_addr" [./layer.h:82]   --->   Operation 920 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 921 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_1_0_addr_1" [./layer.h:82]   --->   Operation 921 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 922 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_1_1_addr_1" [./layer.h:82]   --->   Operation 922 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 923 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_0_0_addr" [./layer.h:82]   --->   Operation 923 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 924 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_0_1_addr" [./layer.h:82]   --->   Operation 924 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 925 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_0_0_addr_1" [./layer.h:82]   --->   Operation 925 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 926 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_0_1_addr_1" [./layer.h:82]   --->   Operation 926 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 927 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081, i7 %output_15_0_addr" [./layer.h:82]   --->   Operation 927 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 928 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_8, i7 %output_15_1_addr" [./layer.h:82]   --->   Operation 928 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 929 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_9, i7 %output_15_0_addr_1" [./layer.h:82]   --->   Operation 929 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 930 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_10, i7 %output_15_1_addr_1" [./layer.h:82]   --->   Operation 930 'store' 'store_ln82' <Predicate = (!icmp_ln68 & trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 0.63>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "%empty_28 = or i7 %tmp, i7 2" [./layer.h:68]   --->   Operation 931 'or' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%p_cast33 = zext i7 %empty_28" [./layer.h:68]   --->   Operation 932 'zext' 'p_cast33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 933 [1/1] (0.00ns)   --->   "%output_0_0_addr_2 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 933 'getelementptr' 'output_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%empty_29 = or i7 %tmp, i7 3" [./layer.h:68]   --->   Operation 934 'or' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%p_cast34 = zext i7 %empty_29" [./layer.h:68]   --->   Operation 935 'zext' 'p_cast34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%output_0_0_addr_3 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 936 'getelementptr' 'output_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 937 [1/1] (0.00ns)   --->   "%output_0_1_addr_2 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 937 'getelementptr' 'output_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%output_0_1_addr_3 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 938 'getelementptr' 'output_0_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (0.00ns)   --->   "%output_1_0_addr_2 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 939 'getelementptr' 'output_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%output_1_0_addr_3 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 940 'getelementptr' 'output_1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (0.00ns)   --->   "%output_1_1_addr_2 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 941 'getelementptr' 'output_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 942 [1/1] (0.00ns)   --->   "%output_1_1_addr_3 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 942 'getelementptr' 'output_1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 943 [1/1] (0.00ns)   --->   "%output_2_0_addr_2 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 943 'getelementptr' 'output_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 944 [1/1] (0.00ns)   --->   "%output_2_0_addr_3 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 944 'getelementptr' 'output_2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 945 [1/1] (0.00ns)   --->   "%output_2_1_addr_2 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 945 'getelementptr' 'output_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%output_2_1_addr_3 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 946 'getelementptr' 'output_2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%output_3_0_addr_2 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 947 'getelementptr' 'output_3_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%output_3_0_addr_3 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 948 'getelementptr' 'output_3_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%output_3_1_addr_2 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 949 'getelementptr' 'output_3_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 950 [1/1] (0.00ns)   --->   "%output_3_1_addr_3 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 950 'getelementptr' 'output_3_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 951 [1/1] (0.00ns)   --->   "%output_4_0_addr_2 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 951 'getelementptr' 'output_4_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%output_4_0_addr_3 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 952 'getelementptr' 'output_4_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%output_4_1_addr_2 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 953 'getelementptr' 'output_4_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%output_4_1_addr_3 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 954 'getelementptr' 'output_4_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "%output_5_0_addr_2 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 955 'getelementptr' 'output_5_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%output_5_0_addr_3 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 956 'getelementptr' 'output_5_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [1/1] (0.00ns)   --->   "%output_5_1_addr_2 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 957 'getelementptr' 'output_5_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%output_5_1_addr_3 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 958 'getelementptr' 'output_5_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%output_6_0_addr_2 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 959 'getelementptr' 'output_6_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (0.00ns)   --->   "%output_6_0_addr_3 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 960 'getelementptr' 'output_6_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%output_6_1_addr_2 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 961 'getelementptr' 'output_6_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%output_6_1_addr_3 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 962 'getelementptr' 'output_6_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (0.00ns)   --->   "%output_7_0_addr_2 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 963 'getelementptr' 'output_7_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%output_7_0_addr_3 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 964 'getelementptr' 'output_7_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%output_7_1_addr_2 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 965 'getelementptr' 'output_7_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%output_7_1_addr_3 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 966 'getelementptr' 'output_7_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "%output_8_0_addr_2 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 967 'getelementptr' 'output_8_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%output_8_0_addr_3 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 968 'getelementptr' 'output_8_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%output_8_1_addr_2 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 969 'getelementptr' 'output_8_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 970 [1/1] (0.00ns)   --->   "%output_8_1_addr_3 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 970 'getelementptr' 'output_8_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%output_9_0_addr_2 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 971 'getelementptr' 'output_9_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%output_9_0_addr_3 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 972 'getelementptr' 'output_9_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%output_9_1_addr_2 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 973 'getelementptr' 'output_9_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%output_9_1_addr_3 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 974 'getelementptr' 'output_9_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 975 [1/1] (0.00ns)   --->   "%output_10_0_addr_2 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 975 'getelementptr' 'output_10_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%output_10_0_addr_3 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 976 'getelementptr' 'output_10_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%output_10_1_addr_2 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 977 'getelementptr' 'output_10_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 978 [1/1] (0.00ns)   --->   "%output_10_1_addr_3 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 978 'getelementptr' 'output_10_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%output_11_0_addr_2 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 979 'getelementptr' 'output_11_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%output_11_0_addr_3 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 980 'getelementptr' 'output_11_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%output_11_1_addr_2 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 981 'getelementptr' 'output_11_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%output_11_1_addr_3 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 982 'getelementptr' 'output_11_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%output_12_0_addr_2 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 983 'getelementptr' 'output_12_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%output_12_0_addr_3 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 984 'getelementptr' 'output_12_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%output_12_1_addr_2 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 985 'getelementptr' 'output_12_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%output_12_1_addr_3 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 986 'getelementptr' 'output_12_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 987 [1/1] (0.00ns)   --->   "%output_13_0_addr_2 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 987 'getelementptr' 'output_13_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 988 [1/1] (0.00ns)   --->   "%output_13_0_addr_3 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 988 'getelementptr' 'output_13_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%output_13_1_addr_2 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 989 'getelementptr' 'output_13_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%output_13_1_addr_3 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 990 'getelementptr' 'output_13_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "%output_14_0_addr_2 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 991 'getelementptr' 'output_14_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%output_14_0_addr_3 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 992 'getelementptr' 'output_14_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 993 [1/1] (0.00ns)   --->   "%output_14_1_addr_2 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 993 'getelementptr' 'output_14_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%output_14_1_addr_3 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 994 'getelementptr' 'output_14_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "%output_15_0_addr_2 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 995 'getelementptr' 'output_15_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (0.00ns)   --->   "%output_15_0_addr_3 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 996 'getelementptr' 'output_15_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%output_15_1_addr_2 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast33" [./layer.h:68]   --->   Operation 997 'getelementptr' 'output_15_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%output_15_1_addr_3 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast34" [./layer.h:68]   --->   Operation 998 'getelementptr' 'output_15_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%input_padded_17247_addr = getelementptr i1 %input_padded_17247, i64 0, i64 %zext_ln69" [./layer.h:77]   --->   Operation 999 'getelementptr' 'input_padded_17247_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1000 [2/2] (0.63ns)   --->   "%input_padded_17247_load = load i5 %input_padded_17247_addr" [./layer.h:77]   --->   Operation 1000 'load' 'input_padded_17247_load' <Predicate = true> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_5 : Operation 1001 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_14_0_addr_2" [./layer.h:82]   --->   Operation 1001 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1002 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_14_1_addr_2" [./layer.h:82]   --->   Operation 1002 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1003 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_14_0_addr_3" [./layer.h:82]   --->   Operation 1003 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1004 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_14_1_addr_3" [./layer.h:82]   --->   Operation 1004 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1005 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_13_0_addr_2" [./layer.h:82]   --->   Operation 1005 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1006 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_13_1_addr_2" [./layer.h:82]   --->   Operation 1006 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1007 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_13_0_addr_3" [./layer.h:82]   --->   Operation 1007 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1008 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_13_1_addr_3" [./layer.h:82]   --->   Operation 1008 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1009 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_12_0_addr_2" [./layer.h:82]   --->   Operation 1009 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1010 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_12_1_addr_2" [./layer.h:82]   --->   Operation 1010 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1011 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_12_0_addr_3" [./layer.h:82]   --->   Operation 1011 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1012 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_12_1_addr_3" [./layer.h:82]   --->   Operation 1012 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1013 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_11_0_addr_2" [./layer.h:82]   --->   Operation 1013 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1014 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_11_1_addr_2" [./layer.h:82]   --->   Operation 1014 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1015 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_11_0_addr_3" [./layer.h:82]   --->   Operation 1015 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1016 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_11_1_addr_3" [./layer.h:82]   --->   Operation 1016 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1017 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_10_0_addr_2" [./layer.h:82]   --->   Operation 1017 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1018 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_10_1_addr_2" [./layer.h:82]   --->   Operation 1018 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1019 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_10_0_addr_3" [./layer.h:82]   --->   Operation 1019 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1020 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_10_1_addr_3" [./layer.h:82]   --->   Operation 1020 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1021 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_9_0_addr_2" [./layer.h:82]   --->   Operation 1021 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1022 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_9_1_addr_2" [./layer.h:82]   --->   Operation 1022 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1023 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_9_0_addr_3" [./layer.h:82]   --->   Operation 1023 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1024 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_9_1_addr_3" [./layer.h:82]   --->   Operation 1024 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1025 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_8_0_addr_2" [./layer.h:82]   --->   Operation 1025 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1026 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_8_1_addr_2" [./layer.h:82]   --->   Operation 1026 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1027 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_8_0_addr_3" [./layer.h:82]   --->   Operation 1027 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1028 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_8_1_addr_3" [./layer.h:82]   --->   Operation 1028 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1029 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_7_0_addr_2" [./layer.h:82]   --->   Operation 1029 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1030 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_7_1_addr_2" [./layer.h:82]   --->   Operation 1030 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1031 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_7_0_addr_3" [./layer.h:82]   --->   Operation 1031 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1032 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_7_1_addr_3" [./layer.h:82]   --->   Operation 1032 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1033 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_6_0_addr_2" [./layer.h:82]   --->   Operation 1033 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1034 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_6_1_addr_2" [./layer.h:82]   --->   Operation 1034 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1035 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_6_0_addr_3" [./layer.h:82]   --->   Operation 1035 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1036 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_6_1_addr_3" [./layer.h:82]   --->   Operation 1036 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1037 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_5_0_addr_2" [./layer.h:82]   --->   Operation 1037 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1038 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_5_1_addr_2" [./layer.h:82]   --->   Operation 1038 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1039 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_5_0_addr_3" [./layer.h:82]   --->   Operation 1039 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1040 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_5_1_addr_3" [./layer.h:82]   --->   Operation 1040 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1041 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_4_0_addr_2" [./layer.h:82]   --->   Operation 1041 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1042 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_4_1_addr_2" [./layer.h:82]   --->   Operation 1042 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1043 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_4_0_addr_3" [./layer.h:82]   --->   Operation 1043 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1044 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_4_1_addr_3" [./layer.h:82]   --->   Operation 1044 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1045 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_3_0_addr_2" [./layer.h:82]   --->   Operation 1045 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1046 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_3_1_addr_2" [./layer.h:82]   --->   Operation 1046 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1047 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_3_0_addr_3" [./layer.h:82]   --->   Operation 1047 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1048 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_3_1_addr_3" [./layer.h:82]   --->   Operation 1048 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1049 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_2_0_addr_2" [./layer.h:82]   --->   Operation 1049 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1050 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_2_1_addr_2" [./layer.h:82]   --->   Operation 1050 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1051 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_2_0_addr_3" [./layer.h:82]   --->   Operation 1051 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1052 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_2_1_addr_3" [./layer.h:82]   --->   Operation 1052 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1053 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_1_0_addr_2" [./layer.h:82]   --->   Operation 1053 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1054 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_1_1_addr_2" [./layer.h:82]   --->   Operation 1054 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1055 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_1_0_addr_3" [./layer.h:82]   --->   Operation 1055 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1056 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_1_1_addr_3" [./layer.h:82]   --->   Operation 1056 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1057 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_0_0_addr_2" [./layer.h:82]   --->   Operation 1057 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1058 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_0_1_addr_2" [./layer.h:82]   --->   Operation 1058 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1059 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_0_0_addr_3" [./layer.h:82]   --->   Operation 1059 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1060 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_0_1_addr_3" [./layer.h:82]   --->   Operation 1060 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1061 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_11, i7 %output_15_0_addr_2" [./layer.h:82]   --->   Operation 1061 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1062 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_12, i7 %output_15_1_addr_2" [./layer.h:82]   --->   Operation 1062 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1063 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_13, i7 %output_15_0_addr_3" [./layer.h:82]   --->   Operation 1063 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 1064 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_14, i7 %output_15_1_addr_3" [./layer.h:82]   --->   Operation 1064 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 0.76>
ST_6 : Operation 1065 [1/1] (0.00ns)   --->   "%empty_30 = or i7 %tmp, i7 4" [./layer.h:68]   --->   Operation 1065 'or' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1066 [1/1] (0.00ns)   --->   "%p_cast35 = zext i7 %empty_30" [./layer.h:68]   --->   Operation 1066 'zext' 'p_cast35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1067 [1/1] (0.00ns)   --->   "%output_0_0_addr_4 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1067 'getelementptr' 'output_0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1068 [1/1] (0.00ns)   --->   "%empty_31 = or i7 %tmp, i7 5" [./layer.h:68]   --->   Operation 1068 'or' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1069 [1/1] (0.00ns)   --->   "%p_cast36 = zext i7 %empty_31" [./layer.h:68]   --->   Operation 1069 'zext' 'p_cast36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1070 [1/1] (0.00ns)   --->   "%output_0_0_addr_5 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1070 'getelementptr' 'output_0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1071 [1/1] (0.00ns)   --->   "%output_0_1_addr_4 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1071 'getelementptr' 'output_0_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1072 [1/1] (0.00ns)   --->   "%output_0_1_addr_5 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1072 'getelementptr' 'output_0_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1073 [1/1] (0.00ns)   --->   "%output_1_0_addr_4 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1073 'getelementptr' 'output_1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1074 [1/1] (0.00ns)   --->   "%output_1_0_addr_5 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1074 'getelementptr' 'output_1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1075 [1/1] (0.00ns)   --->   "%output_1_1_addr_4 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1075 'getelementptr' 'output_1_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1076 [1/1] (0.00ns)   --->   "%output_1_1_addr_5 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1076 'getelementptr' 'output_1_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1077 [1/1] (0.00ns)   --->   "%output_2_0_addr_4 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1077 'getelementptr' 'output_2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1078 [1/1] (0.00ns)   --->   "%output_2_0_addr_5 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1078 'getelementptr' 'output_2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1079 [1/1] (0.00ns)   --->   "%output_2_1_addr_4 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1079 'getelementptr' 'output_2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1080 [1/1] (0.00ns)   --->   "%output_2_1_addr_5 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1080 'getelementptr' 'output_2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1081 [1/1] (0.00ns)   --->   "%output_3_0_addr_4 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1081 'getelementptr' 'output_3_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1082 [1/1] (0.00ns)   --->   "%output_3_0_addr_5 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1082 'getelementptr' 'output_3_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1083 [1/1] (0.00ns)   --->   "%output_3_1_addr_4 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1083 'getelementptr' 'output_3_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1084 [1/1] (0.00ns)   --->   "%output_3_1_addr_5 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1084 'getelementptr' 'output_3_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%output_4_0_addr_4 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1085 'getelementptr' 'output_4_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (0.00ns)   --->   "%output_4_0_addr_5 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1086 'getelementptr' 'output_4_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%output_4_1_addr_4 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1087 'getelementptr' 'output_4_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%output_4_1_addr_5 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1088 'getelementptr' 'output_4_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (0.00ns)   --->   "%output_5_0_addr_4 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1089 'getelementptr' 'output_5_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1090 [1/1] (0.00ns)   --->   "%output_5_0_addr_5 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1090 'getelementptr' 'output_5_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (0.00ns)   --->   "%output_5_1_addr_4 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1091 'getelementptr' 'output_5_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1092 [1/1] (0.00ns)   --->   "%output_5_1_addr_5 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1092 'getelementptr' 'output_5_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1093 [1/1] (0.00ns)   --->   "%output_6_0_addr_4 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1093 'getelementptr' 'output_6_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1094 [1/1] (0.00ns)   --->   "%output_6_0_addr_5 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1094 'getelementptr' 'output_6_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1095 [1/1] (0.00ns)   --->   "%output_6_1_addr_4 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1095 'getelementptr' 'output_6_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1096 [1/1] (0.00ns)   --->   "%output_6_1_addr_5 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1096 'getelementptr' 'output_6_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1097 [1/1] (0.00ns)   --->   "%output_7_0_addr_4 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1097 'getelementptr' 'output_7_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1098 [1/1] (0.00ns)   --->   "%output_7_0_addr_5 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1098 'getelementptr' 'output_7_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1099 [1/1] (0.00ns)   --->   "%output_7_1_addr_4 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1099 'getelementptr' 'output_7_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1100 [1/1] (0.00ns)   --->   "%output_7_1_addr_5 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1100 'getelementptr' 'output_7_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1101 [1/1] (0.00ns)   --->   "%output_8_0_addr_4 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1101 'getelementptr' 'output_8_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1102 [1/1] (0.00ns)   --->   "%output_8_0_addr_5 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1102 'getelementptr' 'output_8_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1103 [1/1] (0.00ns)   --->   "%output_8_1_addr_4 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1103 'getelementptr' 'output_8_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1104 [1/1] (0.00ns)   --->   "%output_8_1_addr_5 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1104 'getelementptr' 'output_8_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1105 [1/1] (0.00ns)   --->   "%output_9_0_addr_4 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1105 'getelementptr' 'output_9_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1106 [1/1] (0.00ns)   --->   "%output_9_0_addr_5 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1106 'getelementptr' 'output_9_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1107 [1/1] (0.00ns)   --->   "%output_9_1_addr_4 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1107 'getelementptr' 'output_9_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1108 [1/1] (0.00ns)   --->   "%output_9_1_addr_5 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1108 'getelementptr' 'output_9_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1109 [1/1] (0.00ns)   --->   "%output_10_0_addr_4 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1109 'getelementptr' 'output_10_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1110 [1/1] (0.00ns)   --->   "%output_10_0_addr_5 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1110 'getelementptr' 'output_10_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%output_10_1_addr_4 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1111 'getelementptr' 'output_10_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1112 [1/1] (0.00ns)   --->   "%output_10_1_addr_5 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1112 'getelementptr' 'output_10_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%output_11_0_addr_4 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1113 'getelementptr' 'output_11_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1114 [1/1] (0.00ns)   --->   "%output_11_0_addr_5 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1114 'getelementptr' 'output_11_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1115 [1/1] (0.00ns)   --->   "%output_11_1_addr_4 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1115 'getelementptr' 'output_11_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1116 [1/1] (0.00ns)   --->   "%output_11_1_addr_5 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1116 'getelementptr' 'output_11_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1117 [1/1] (0.00ns)   --->   "%output_12_0_addr_4 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1117 'getelementptr' 'output_12_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1118 [1/1] (0.00ns)   --->   "%output_12_0_addr_5 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1118 'getelementptr' 'output_12_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1119 [1/1] (0.00ns)   --->   "%output_12_1_addr_4 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1119 'getelementptr' 'output_12_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1120 [1/1] (0.00ns)   --->   "%output_12_1_addr_5 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1120 'getelementptr' 'output_12_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1121 [1/1] (0.00ns)   --->   "%output_13_0_addr_4 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1121 'getelementptr' 'output_13_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1122 [1/1] (0.00ns)   --->   "%output_13_0_addr_5 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1122 'getelementptr' 'output_13_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1123 [1/1] (0.00ns)   --->   "%output_13_1_addr_4 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1123 'getelementptr' 'output_13_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1124 [1/1] (0.00ns)   --->   "%output_13_1_addr_5 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1124 'getelementptr' 'output_13_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1125 [1/1] (0.00ns)   --->   "%output_14_0_addr_4 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1125 'getelementptr' 'output_14_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1126 [1/1] (0.00ns)   --->   "%output_14_0_addr_5 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1126 'getelementptr' 'output_14_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1127 [1/1] (0.00ns)   --->   "%output_14_1_addr_4 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1127 'getelementptr' 'output_14_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1128 [1/1] (0.00ns)   --->   "%output_14_1_addr_5 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1128 'getelementptr' 'output_14_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1129 [1/1] (0.00ns)   --->   "%output_15_0_addr_4 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1129 'getelementptr' 'output_15_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1130 [1/1] (0.00ns)   --->   "%output_15_0_addr_5 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1130 'getelementptr' 'output_15_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1131 [1/1] (0.00ns)   --->   "%output_15_1_addr_4 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast35" [./layer.h:68]   --->   Operation 1131 'getelementptr' 'output_15_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1132 [1/1] (0.00ns)   --->   "%output_15_1_addr_5 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast36" [./layer.h:68]   --->   Operation 1132 'getelementptr' 'output_15_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1133 [1/2] (0.63ns)   --->   "%input_padded_17247_load = load i5 %input_padded_17247_addr" [./layer.h:77]   --->   Operation 1133 'load' 'input_padded_17247_load' <Predicate = true> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_6 : Operation 1134 [1/1] (0.12ns)   --->   "%xor_ln77_141 = xor i1 %input_padded_17247_load, i1 %xor_ln68_6" [./layer.h:77]   --->   Operation 1134 'xor' 'xor_ln77_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [1/1] (0.00ns)   --->   "%input_padded_17247_addr_1 = getelementptr i1 %input_padded_17247, i64 0, i64 %zext_ln77" [./layer.h:77]   --->   Operation 1135 'getelementptr' 'input_padded_17247_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1136 [2/2] (0.63ns)   --->   "%input_padded_17247_load_1 = load i5 %input_padded_17247_addr_1" [./layer.h:77]   --->   Operation 1136 'load' 'input_padded_17247_load_1' <Predicate = true> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_6 : Operation 1137 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_14_0_addr_4" [./layer.h:82]   --->   Operation 1137 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1138 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_14_1_addr_4" [./layer.h:82]   --->   Operation 1138 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1139 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_14_0_addr_5" [./layer.h:82]   --->   Operation 1139 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1140 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_14_1_addr_5" [./layer.h:82]   --->   Operation 1140 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1141 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_13_0_addr_4" [./layer.h:82]   --->   Operation 1141 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1142 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_13_1_addr_4" [./layer.h:82]   --->   Operation 1142 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1143 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_13_0_addr_5" [./layer.h:82]   --->   Operation 1143 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1144 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_13_1_addr_5" [./layer.h:82]   --->   Operation 1144 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1145 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_12_0_addr_4" [./layer.h:82]   --->   Operation 1145 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1146 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_12_1_addr_4" [./layer.h:82]   --->   Operation 1146 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1147 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_12_0_addr_5" [./layer.h:82]   --->   Operation 1147 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1148 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_12_1_addr_5" [./layer.h:82]   --->   Operation 1148 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1149 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_11_0_addr_4" [./layer.h:82]   --->   Operation 1149 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1150 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_11_1_addr_4" [./layer.h:82]   --->   Operation 1150 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1151 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_11_0_addr_5" [./layer.h:82]   --->   Operation 1151 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1152 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_11_1_addr_5" [./layer.h:82]   --->   Operation 1152 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1153 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_10_0_addr_4" [./layer.h:82]   --->   Operation 1153 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1154 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_10_1_addr_4" [./layer.h:82]   --->   Operation 1154 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1155 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_10_0_addr_5" [./layer.h:82]   --->   Operation 1155 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1156 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_10_1_addr_5" [./layer.h:82]   --->   Operation 1156 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1157 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_9_0_addr_4" [./layer.h:82]   --->   Operation 1157 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1158 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_9_1_addr_4" [./layer.h:82]   --->   Operation 1158 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1159 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_9_0_addr_5" [./layer.h:82]   --->   Operation 1159 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1160 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_9_1_addr_5" [./layer.h:82]   --->   Operation 1160 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1161 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_8_0_addr_4" [./layer.h:82]   --->   Operation 1161 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1162 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_8_1_addr_4" [./layer.h:82]   --->   Operation 1162 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1163 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_8_0_addr_5" [./layer.h:82]   --->   Operation 1163 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1164 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_8_1_addr_5" [./layer.h:82]   --->   Operation 1164 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1165 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_7_0_addr_4" [./layer.h:82]   --->   Operation 1165 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1166 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_7_1_addr_4" [./layer.h:82]   --->   Operation 1166 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1167 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_7_0_addr_5" [./layer.h:82]   --->   Operation 1167 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1168 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_7_1_addr_5" [./layer.h:82]   --->   Operation 1168 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1169 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_6_0_addr_4" [./layer.h:82]   --->   Operation 1169 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1170 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_6_1_addr_4" [./layer.h:82]   --->   Operation 1170 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1171 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_6_0_addr_5" [./layer.h:82]   --->   Operation 1171 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1172 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_6_1_addr_5" [./layer.h:82]   --->   Operation 1172 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1173 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_5_0_addr_4" [./layer.h:82]   --->   Operation 1173 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1174 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_5_1_addr_4" [./layer.h:82]   --->   Operation 1174 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1175 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_5_0_addr_5" [./layer.h:82]   --->   Operation 1175 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1176 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_5_1_addr_5" [./layer.h:82]   --->   Operation 1176 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1177 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_4_0_addr_4" [./layer.h:82]   --->   Operation 1177 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1178 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_4_1_addr_4" [./layer.h:82]   --->   Operation 1178 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1179 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_4_0_addr_5" [./layer.h:82]   --->   Operation 1179 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1180 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_4_1_addr_5" [./layer.h:82]   --->   Operation 1180 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1181 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_3_0_addr_4" [./layer.h:82]   --->   Operation 1181 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1182 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_3_1_addr_4" [./layer.h:82]   --->   Operation 1182 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1183 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_3_0_addr_5" [./layer.h:82]   --->   Operation 1183 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1184 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_3_1_addr_5" [./layer.h:82]   --->   Operation 1184 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1185 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_2_0_addr_4" [./layer.h:82]   --->   Operation 1185 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1186 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_2_1_addr_4" [./layer.h:82]   --->   Operation 1186 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1187 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_2_0_addr_5" [./layer.h:82]   --->   Operation 1187 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1188 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_2_1_addr_5" [./layer.h:82]   --->   Operation 1188 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1189 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_1_0_addr_4" [./layer.h:82]   --->   Operation 1189 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1190 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_1_1_addr_4" [./layer.h:82]   --->   Operation 1190 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1191 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_1_0_addr_5" [./layer.h:82]   --->   Operation 1191 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1192 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_1_1_addr_5" [./layer.h:82]   --->   Operation 1192 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1193 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_0_0_addr_4" [./layer.h:82]   --->   Operation 1193 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1194 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_0_1_addr_4" [./layer.h:82]   --->   Operation 1194 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1195 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_0_0_addr_5" [./layer.h:82]   --->   Operation 1195 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1196 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_0_1_addr_5" [./layer.h:82]   --->   Operation 1196 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1197 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_15, i7 %output_15_0_addr_4" [./layer.h:82]   --->   Operation 1197 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1198 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_16, i7 %output_15_1_addr_4" [./layer.h:82]   --->   Operation 1198 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1199 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_17, i7 %output_15_0_addr_5" [./layer.h:82]   --->   Operation 1199 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 1200 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_18, i7 %output_15_1_addr_5" [./layer.h:82]   --->   Operation 1200 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 3.79>
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"   --->   Operation 1201 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1202 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 1202 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%empty_32 = or i7 %tmp, i7 6" [./layer.h:68]   --->   Operation 1203 'or' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1204 [1/1] (0.00ns)   --->   "%p_cast37 = zext i7 %empty_32" [./layer.h:68]   --->   Operation 1204 'zext' 'p_cast37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1205 [1/1] (0.00ns)   --->   "%output_0_0_addr_6 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1205 'getelementptr' 'output_0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1206 [1/1] (0.00ns)   --->   "%empty_33 = or i7 %tmp, i7 7" [./layer.h:68]   --->   Operation 1206 'or' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%p_cast38 = zext i7 %empty_33" [./layer.h:68]   --->   Operation 1207 'zext' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1208 [1/1] (0.00ns)   --->   "%output_0_0_addr_7 = getelementptr i1 %output_0_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1208 'getelementptr' 'output_0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1209 [1/1] (0.00ns)   --->   "%output_0_1_addr_6 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1209 'getelementptr' 'output_0_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1210 [1/1] (0.00ns)   --->   "%output_0_1_addr_7 = getelementptr i1 %output_0_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1210 'getelementptr' 'output_0_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%output_1_0_addr_6 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1211 'getelementptr' 'output_1_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1212 [1/1] (0.00ns)   --->   "%output_1_0_addr_7 = getelementptr i1 %output_1_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1212 'getelementptr' 'output_1_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%output_1_1_addr_6 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1213 'getelementptr' 'output_1_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] (0.00ns)   --->   "%output_1_1_addr_7 = getelementptr i1 %output_1_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1214 'getelementptr' 'output_1_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1215 [1/1] (0.00ns)   --->   "%output_2_0_addr_6 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1215 'getelementptr' 'output_2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%output_2_0_addr_7 = getelementptr i1 %output_2_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1216 'getelementptr' 'output_2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%output_2_1_addr_6 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1217 'getelementptr' 'output_2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1218 [1/1] (0.00ns)   --->   "%output_2_1_addr_7 = getelementptr i1 %output_2_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1218 'getelementptr' 'output_2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1219 [1/1] (0.00ns)   --->   "%output_3_0_addr_6 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1219 'getelementptr' 'output_3_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1220 [1/1] (0.00ns)   --->   "%output_3_0_addr_7 = getelementptr i1 %output_3_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1220 'getelementptr' 'output_3_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%output_3_1_addr_6 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1221 'getelementptr' 'output_3_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%output_3_1_addr_7 = getelementptr i1 %output_3_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1222 'getelementptr' 'output_3_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1223 [1/1] (0.00ns)   --->   "%output_4_0_addr_6 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1223 'getelementptr' 'output_4_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1224 [1/1] (0.00ns)   --->   "%output_4_0_addr_7 = getelementptr i1 %output_4_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1224 'getelementptr' 'output_4_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1225 [1/1] (0.00ns)   --->   "%output_4_1_addr_6 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1225 'getelementptr' 'output_4_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1226 [1/1] (0.00ns)   --->   "%output_4_1_addr_7 = getelementptr i1 %output_4_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1226 'getelementptr' 'output_4_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1227 [1/1] (0.00ns)   --->   "%output_5_0_addr_6 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1227 'getelementptr' 'output_5_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%output_5_0_addr_7 = getelementptr i1 %output_5_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1228 'getelementptr' 'output_5_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1229 [1/1] (0.00ns)   --->   "%output_5_1_addr_6 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1229 'getelementptr' 'output_5_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (0.00ns)   --->   "%output_5_1_addr_7 = getelementptr i1 %output_5_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1230 'getelementptr' 'output_5_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%output_6_0_addr_6 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1231 'getelementptr' 'output_6_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%output_6_0_addr_7 = getelementptr i1 %output_6_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1232 'getelementptr' 'output_6_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (0.00ns)   --->   "%output_6_1_addr_6 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1233 'getelementptr' 'output_6_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1234 [1/1] (0.00ns)   --->   "%output_6_1_addr_7 = getelementptr i1 %output_6_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1234 'getelementptr' 'output_6_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1235 [1/1] (0.00ns)   --->   "%output_7_0_addr_6 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1235 'getelementptr' 'output_7_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1236 [1/1] (0.00ns)   --->   "%output_7_0_addr_7 = getelementptr i1 %output_7_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1236 'getelementptr' 'output_7_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%output_7_1_addr_6 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1237 'getelementptr' 'output_7_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (0.00ns)   --->   "%output_7_1_addr_7 = getelementptr i1 %output_7_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1238 'getelementptr' 'output_7_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1239 [1/1] (0.00ns)   --->   "%output_8_0_addr_6 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1239 'getelementptr' 'output_8_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%output_8_0_addr_7 = getelementptr i1 %output_8_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1240 'getelementptr' 'output_8_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%output_8_1_addr_6 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1241 'getelementptr' 'output_8_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (0.00ns)   --->   "%output_8_1_addr_7 = getelementptr i1 %output_8_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1242 'getelementptr' 'output_8_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1243 [1/1] (0.00ns)   --->   "%output_9_0_addr_6 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1243 'getelementptr' 'output_9_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1244 [1/1] (0.00ns)   --->   "%output_9_0_addr_7 = getelementptr i1 %output_9_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1244 'getelementptr' 'output_9_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1245 [1/1] (0.00ns)   --->   "%output_9_1_addr_6 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1245 'getelementptr' 'output_9_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%output_9_1_addr_7 = getelementptr i1 %output_9_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1246 'getelementptr' 'output_9_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1247 [1/1] (0.00ns)   --->   "%output_10_0_addr_6 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1247 'getelementptr' 'output_10_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%output_10_0_addr_7 = getelementptr i1 %output_10_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1248 'getelementptr' 'output_10_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1249 [1/1] (0.00ns)   --->   "%output_10_1_addr_6 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1249 'getelementptr' 'output_10_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1250 [1/1] (0.00ns)   --->   "%output_10_1_addr_7 = getelementptr i1 %output_10_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1250 'getelementptr' 'output_10_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1251 [1/1] (0.00ns)   --->   "%output_11_0_addr_6 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1251 'getelementptr' 'output_11_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%output_11_0_addr_7 = getelementptr i1 %output_11_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1252 'getelementptr' 'output_11_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1253 [1/1] (0.00ns)   --->   "%output_11_1_addr_6 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1253 'getelementptr' 'output_11_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1254 [1/1] (0.00ns)   --->   "%output_11_1_addr_7 = getelementptr i1 %output_11_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1254 'getelementptr' 'output_11_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1255 [1/1] (0.00ns)   --->   "%output_12_0_addr_6 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1255 'getelementptr' 'output_12_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1256 [1/1] (0.00ns)   --->   "%output_12_0_addr_7 = getelementptr i1 %output_12_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1256 'getelementptr' 'output_12_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1257 [1/1] (0.00ns)   --->   "%output_12_1_addr_6 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1257 'getelementptr' 'output_12_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1258 [1/1] (0.00ns)   --->   "%output_12_1_addr_7 = getelementptr i1 %output_12_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1258 'getelementptr' 'output_12_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1259 [1/1] (0.00ns)   --->   "%output_13_0_addr_6 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1259 'getelementptr' 'output_13_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1260 [1/1] (0.00ns)   --->   "%output_13_0_addr_7 = getelementptr i1 %output_13_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1260 'getelementptr' 'output_13_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1261 [1/1] (0.00ns)   --->   "%output_13_1_addr_6 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1261 'getelementptr' 'output_13_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1262 [1/1] (0.00ns)   --->   "%output_13_1_addr_7 = getelementptr i1 %output_13_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1262 'getelementptr' 'output_13_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1263 [1/1] (0.00ns)   --->   "%output_14_0_addr_6 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1263 'getelementptr' 'output_14_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1264 [1/1] (0.00ns)   --->   "%output_14_0_addr_7 = getelementptr i1 %output_14_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1264 'getelementptr' 'output_14_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1265 [1/1] (0.00ns)   --->   "%output_14_1_addr_6 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1265 'getelementptr' 'output_14_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1266 [1/1] (0.00ns)   --->   "%output_14_1_addr_7 = getelementptr i1 %output_14_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1266 'getelementptr' 'output_14_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1267 [1/1] (0.00ns)   --->   "%output_15_0_addr_6 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1267 'getelementptr' 'output_15_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1268 [1/1] (0.00ns)   --->   "%output_15_0_addr_7 = getelementptr i1 %output_15_0, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1268 'getelementptr' 'output_15_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1269 [1/1] (0.00ns)   --->   "%output_15_1_addr_6 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast37" [./layer.h:68]   --->   Operation 1269 'getelementptr' 'output_15_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1270 [1/1] (0.00ns)   --->   "%output_15_1_addr_7 = getelementptr i1 %output_15_1, i64 0, i64 %p_cast38" [./layer.h:68]   --->   Operation 1270 'getelementptr' 'output_15_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1271 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:70]   --->   Operation 1271 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1272 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./layer.h:69]   --->   Operation 1272 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1273 [1/2] (0.63ns)   --->   "%input_padded_17247_load_1 = load i5 %input_padded_17247_addr_1" [./layer.h:77]   --->   Operation 1273 'load' 'input_padded_17247_load_1' <Predicate = true> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 18> <ROM>
ST_7 : Operation 1274 [1/1] (0.12ns)   --->   "%xor_ln77_142 = xor i1 %input_padded_17247_load_1, i1 %xor_ln68_7" [./layer.h:77]   --->   Operation 1274 'xor' 'xor_ln77_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln886_2033 = zext i1 %xor_ln77_141"   --->   Operation 1275 'zext' 'zext_ln886_2033' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln886_2034 = zext i1 %xor_ln77_142"   --->   Operation 1276 'zext' 'zext_ln886_2034' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln1715_1884 = zext i1 %xor_ln77_143"   --->   Operation 1277 'zext' 'zext_ln1715_1884' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln1715_1887 = zext i3 %add_ln1715_2008"   --->   Operation 1278 'zext' 'zext_ln1715_1887' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln1715_1888 = zext i2 %add_ln1715_2009"   --->   Operation 1279 'zext' 'zext_ln1715_1888' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_2010 = add i2 %zext_ln886_2034, i2 %zext_ln1715_1884"   --->   Operation 1280 'add' 'add_ln1715_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1281 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_2011 = add i2 %add_ln1715_2010, i2 %zext_ln886_2033"   --->   Operation 1281 'add' 'add_ln1715_2011' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1715_1889 = zext i2 %add_ln1715_2011"   --->   Operation 1282 'zext' 'zext_ln1715_1889' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1283 [1/1] (0.43ns)   --->   "%add_ln1715_2012 = add i3 %zext_ln1715_1889, i3 %zext_ln1715_1888"   --->   Operation 1283 'add' 'add_ln1715_2012' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln1715_1890 = zext i3 %add_ln1715_2012"   --->   Operation 1284 'zext' 'zext_ln1715_1890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1285 [1/1] (0.57ns)   --->   "%add_ln1715_22 = add i4 %zext_ln1715_1890, i4 %zext_ln1715_1887"   --->   Operation 1285 'add' 'add_ln1715_22' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1286 [1/1] (0.00ns)   --->   "%r_V_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln1715_22, i1 0"   --->   Operation 1286 'bitconcatenate' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1287 [1/1] (0.70ns)   --->   "%accum_V_22 = add i5 %r_V_22, i5 23"   --->   Operation 1287 'add' 'accum_V_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1288 [1/1] (0.63ns)   --->   "%icmp_ln1081_22 = icmp_sgt  i5 %accum_V_22, i5 %sext_ln68"   --->   Operation 1288 'icmp' 'icmp_ln1081_22' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1289 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_14_0_addr_6" [./layer.h:82]   --->   Operation 1289 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1290 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_14_1_addr_6" [./layer.h:82]   --->   Operation 1290 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1291 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_14_0_addr_7" [./layer.h:82]   --->   Operation 1291 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1292 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_14_1_addr_7" [./layer.h:82]   --->   Operation 1292 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1293 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_13_0_addr_6" [./layer.h:82]   --->   Operation 1293 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1294 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_13_1_addr_6" [./layer.h:82]   --->   Operation 1294 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1295 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_13_0_addr_7" [./layer.h:82]   --->   Operation 1295 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1296 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_13_1_addr_7" [./layer.h:82]   --->   Operation 1296 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1297 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_12_0_addr_6" [./layer.h:82]   --->   Operation 1297 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1298 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_12_1_addr_6" [./layer.h:82]   --->   Operation 1298 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1299 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_12_0_addr_7" [./layer.h:82]   --->   Operation 1299 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1300 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_12_1_addr_7" [./layer.h:82]   --->   Operation 1300 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1301 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_11_0_addr_6" [./layer.h:82]   --->   Operation 1301 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1302 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_11_1_addr_6" [./layer.h:82]   --->   Operation 1302 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1303 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_11_0_addr_7" [./layer.h:82]   --->   Operation 1303 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1304 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_11_1_addr_7" [./layer.h:82]   --->   Operation 1304 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1305 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_10_0_addr_6" [./layer.h:82]   --->   Operation 1305 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1306 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_10_1_addr_6" [./layer.h:82]   --->   Operation 1306 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1307 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_10_0_addr_7" [./layer.h:82]   --->   Operation 1307 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1308 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_10_1_addr_7" [./layer.h:82]   --->   Operation 1308 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1309 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_9_0_addr_6" [./layer.h:82]   --->   Operation 1309 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1310 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_9_1_addr_6" [./layer.h:82]   --->   Operation 1310 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1311 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_9_0_addr_7" [./layer.h:82]   --->   Operation 1311 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1312 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_9_1_addr_7" [./layer.h:82]   --->   Operation 1312 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1313 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_8_0_addr_6" [./layer.h:82]   --->   Operation 1313 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1314 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_8_1_addr_6" [./layer.h:82]   --->   Operation 1314 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1315 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_8_0_addr_7" [./layer.h:82]   --->   Operation 1315 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1316 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_8_1_addr_7" [./layer.h:82]   --->   Operation 1316 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1317 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_7_0_addr_6" [./layer.h:82]   --->   Operation 1317 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1318 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_7_1_addr_6" [./layer.h:82]   --->   Operation 1318 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1319 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_7_0_addr_7" [./layer.h:82]   --->   Operation 1319 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1320 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_7_1_addr_7" [./layer.h:82]   --->   Operation 1320 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1321 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_6_0_addr_6" [./layer.h:82]   --->   Operation 1321 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1322 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_6_1_addr_6" [./layer.h:82]   --->   Operation 1322 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1323 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_6_0_addr_7" [./layer.h:82]   --->   Operation 1323 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1324 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_6_1_addr_7" [./layer.h:82]   --->   Operation 1324 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1325 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_5_0_addr_6" [./layer.h:82]   --->   Operation 1325 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1326 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_5_1_addr_6" [./layer.h:82]   --->   Operation 1326 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1327 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_5_0_addr_7" [./layer.h:82]   --->   Operation 1327 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1328 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_5_1_addr_7" [./layer.h:82]   --->   Operation 1328 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1329 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_4_0_addr_6" [./layer.h:82]   --->   Operation 1329 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1330 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_4_1_addr_6" [./layer.h:82]   --->   Operation 1330 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1331 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_4_0_addr_7" [./layer.h:82]   --->   Operation 1331 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1332 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_4_1_addr_7" [./layer.h:82]   --->   Operation 1332 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1333 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_3_0_addr_6" [./layer.h:82]   --->   Operation 1333 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1334 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_3_1_addr_6" [./layer.h:82]   --->   Operation 1334 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1335 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_3_0_addr_7" [./layer.h:82]   --->   Operation 1335 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1336 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_3_1_addr_7" [./layer.h:82]   --->   Operation 1336 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1337 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_2_0_addr_6" [./layer.h:82]   --->   Operation 1337 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1338 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_2_1_addr_6" [./layer.h:82]   --->   Operation 1338 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1339 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_2_0_addr_7" [./layer.h:82]   --->   Operation 1339 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1340 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_2_1_addr_7" [./layer.h:82]   --->   Operation 1340 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1341 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_1_0_addr_6" [./layer.h:82]   --->   Operation 1341 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1342 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_1_1_addr_6" [./layer.h:82]   --->   Operation 1342 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1343 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_1_0_addr_7" [./layer.h:82]   --->   Operation 1343 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1344 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_1_1_addr_7" [./layer.h:82]   --->   Operation 1344 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1345 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_0_0_addr_6" [./layer.h:82]   --->   Operation 1345 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1346 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_0_1_addr_6" [./layer.h:82]   --->   Operation 1346 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1347 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_0_0_addr_7" [./layer.h:82]   --->   Operation 1347 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1348 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_0_1_addr_7" [./layer.h:82]   --->   Operation 1348 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1349 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_19, i7 %output_15_0_addr_6" [./layer.h:82]   --->   Operation 1349 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1350 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_20, i7 %output_15_1_addr_6" [./layer.h:82]   --->   Operation 1350 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1351 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_21, i7 %output_15_0_addr_7" [./layer.h:82]   --->   Operation 1351 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 1352 [1/1] (0.53ns)   --->   "%store_ln82 = store i1 %icmp_ln1081_22, i7 %output_15_1_addr_7" [./layer.h:82]   --->   Operation 1352 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('n') [62]  (0 ns)
	'load' operation ('n_load', ./layer.h:68) on local variable 'n' [75]  (0 ns)
	'add' operation ('add_ln68', ./layer.h:68) [76]  (0.707 ns)
	'select' operation ('select_ln68_3', ./layer.h:68) [357]  (0.351 ns)
	'getelementptr' operation ('threshold_conv1_V_addr', ./layer.h:68) [359]  (0 ns)
	'load' operation ('threshold_conv1_V_load', ./layer.h:68) on array 'threshold_conv1_V' [360]  (0.651 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next', ./layer.h:68) [395]  (0.707 ns)
	'getelementptr' operation ('input_padded_0230_addr_1', ./layer.h:77) [397]  (0 ns)
	'load' operation ('input_padded_0230_load_1', ./layer.h:77) on array 'input_padded_0230' [398]  (0.639 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'add' operation ('empty_34', ./layer.h:68) [400]  (0.707 ns)
	'getelementptr' operation ('input_padded_0230_addr_2', ./layer.h:77) [402]  (0 ns)
	'load' operation ('input_padded_0230_load_2', ./layer.h:77) on array 'input_padded_0230' [403]  (0.639 ns)

 <State 4>: 3.96ns
The critical path consists of the following:
	'load' operation ('input_padded_0230_load_2', ./layer.h:77) on array 'input_padded_0230' [403]  (0.639 ns)
	'xor' operation ('xor_ln77_2', ./layer.h:77) [404]  (0 ns)
	'add' operation ('add_ln1715_1902') [434]  (0.436 ns)
	'add' operation ('add_ln1715_1903') [436]  (0.436 ns)
	'add' operation ('add_ln1715') [445]  (0.572 ns)
	'add' operation ('accum.V') [447]  (0.707 ns)
	'icmp' operation ('icmp_ln1081') [448]  (0.637 ns)
	'store' operation ('store_ln82', ./layer.h:82) of variable 'icmp_ln1081' on array 'output_14_0' [1067]  (0.537 ns)

 <State 5>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_17247_addr', ./layer.h:77) [1030]  (0 ns)
	'load' operation ('input_padded_17247_load', ./layer.h:77) on array 'input_padded_17247' [1031]  (0.639 ns)

 <State 6>: 0.761ns
The critical path consists of the following:
	'load' operation ('input_padded_17247_load', ./layer.h:77) on array 'input_padded_17247' [1031]  (0.639 ns)
	'xor' operation ('xor_ln77_141', ./layer.h:77) [1032]  (0.122 ns)

 <State 7>: 3.8ns
The critical path consists of the following:
	'load' operation ('input_padded_17247_load_1', ./layer.h:77) on array 'input_padded_17247' [1034]  (0.639 ns)
	'xor' operation ('xor_ln77_142', ./layer.h:77) [1035]  (0.122 ns)
	'add' operation ('add_ln1715_2010') [1056]  (0 ns)
	'add' operation ('add_ln1715_2011') [1057]  (0.145 ns)
	'add' operation ('add_ln1715_2012') [1059]  (0.436 ns)
	'add' operation ('add_ln1715_22') [1061]  (0.572 ns)
	'add' operation ('accum.V') [1063]  (0.707 ns)
	'icmp' operation ('icmp_ln1081_22') [1064]  (0.637 ns)
	'store' operation ('store_ln82', ./layer.h:82) of variable 'icmp_ln1081_22' on array 'output_14_1' [1082]  (0.537 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
