;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -507, <-27
	MOV -507, <-27
	MOV -11, <-20
	CMP -207, <-126
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -1, <-20
	DJN -11, @0
	JMN -11, #10
	JMN -11, #10
	SPL 0, <-2
	SUB -207, <-120
	ADD 210, 30
	SUB -207, <-726
	SUB -207, <-726
	SUB -207, <-126
	SLT 130, 9
	ADD 210, 30
	CMP <0, @2
	MOV @-127, 100
	MOV @-127, 100
	SUB -207, <-120
	SUB 0, <-41
	ADD #270, <1
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB -207, <-120
	SUB @-127, 100
	ADD 130, 9
	JMZ <-3, -2
	CMP -207, <-126
	ADD 210, 30
	SUB -207, <-126
	ADD 103, 780
	JMZ 103, 780
	SUB 380, 40
	SUB -207, <-126
	ADD 0, -2
	SUB -207, <-120
	CMP -207, <-126
	CMP -207, <-126
	MOV -507, <-27
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	CMP -207, <-126
