//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Jul  3 21:16:31 2013 (1372900591)
// Driver 319.37
//

.version 3.0
.target sm_30, texmode_independent
.address_size 32


.entry fmma(
	.param .u32 .ptr .global .align 4 fmma_param_0,
	.param .u32 .ptr .global .align 4 fmma_param_1,
	.param .u32 .ptr .global .align 4 fmma_param_2,
	.param .u64 fmma_param_3,
	.param .u64 fmma_param_4
)
{
	.reg .f32 	%f<9>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<32>;
	.reg .s64 	%rl<18>;


	ld.param.u64 	%rl2, [fmma_param_4];
	// inline asm
	mov.u32 	%r9, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r10, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r11, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r12, %tid.x;
	// inline asm
	add.s32 	%r17, %r12, %r9;
	mad.lo.s32 	%r4, %r11, %r10, %r17;
	// inline asm
	mov.u32 	%r13, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r14, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r15, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r16, %tid.y;
	// inline asm
	add.s32 	%r18, %r16, %r13;
	mad.lo.s32 	%r5, %r15, %r14, %r18;
	setp.lt.s64 	%p2, %rl2, 1;
	@%p2 bra 	BB0_6;

	cvt.s64.s32 	%rl8, %r5;
	ld.param.u64 	%rl15, [fmma_param_3];
	mul.lo.s64 	%rl3, %rl8, %rl15;
	cvt.u64.u32 	%rl4, %r4;
	mad.lo.s64 	%rl9, %rl8, %rl15, %rl4;
	cvt.u32.u64 	%r19, %rl9;
	shl.b32 	%r20, %r19, 2;
	ld.param.u32 	%r28, [fmma_param_0];
	add.s32 	%r6, %r28, %r20;
	setp.gt.s64 	%p1, %rl15, 0;
	mov.u64 	%rl17, 0;
	ld.global.f32 	%f8, [%r6];

BB0_2:
	@%p1 bra 	BB0_3;
	bra.uni 	BB0_5;

BB0_3:
	mov.u32 	%r31, 0;

BB0_4:
	cvt.u64.u32 	%rl10, %r31;
	add.s64 	%rl11, %rl10, %rl3;
	cvt.u32.u64 	%r22, %rl11;
	shl.b32 	%r23, %r22, 2;
	ld.param.u32 	%r29, [fmma_param_1];
	add.s32 	%r24, %r29, %r23;
	ld.param.u64 	%rl14, [fmma_param_3];
	mad.lo.s64 	%rl12, %rl10, %rl14, %rl4;
	cvt.u32.u64 	%r25, %rl12;
	shl.b32 	%r26, %r25, 2;
	ld.param.u32 	%r30, [fmma_param_2];
	add.s32 	%r27, %r30, %r26;
	ld.global.f32 	%f6, [%r27];
	ld.global.f32 	%f7, [%r24];
	fma.rn.f32 	%f8, %f7, %f6, %f8;
	add.s32 	%r31, %r31, 1;
	cvt.s64.s32 	%rl13, %r31;
	setp.lt.s64 	%p3, %rl13, %rl14;
	@%p3 bra 	BB0_4;

BB0_5:
	st.global.f32 	[%r6], %f8;
	add.s64 	%rl17, %rl17, 1;
	ld.param.u64 	%rl16, [fmma_param_4];
	setp.lt.s64 	%p4, %rl17, %rl16;
	@%p4 bra 	BB0_2;

BB0_6:
	ret;
}


