Item(by='socialdemocrat', descendants=None, kids=None, score=None, time=1608478821, title=None, item_type='comment', url=None, parent=25486509, text='I don&#x27;t think you quite appreciate how clever RISC-V has been designed. RISC-V is very well designed to be used with both complex and simple micro-architectures. By combining instruction compression and macro and micro-fusion you get everything you claim only x86 and ARM can do an more. Here is a proper explanation of how:<p><a href="https:&#x2F;&#x2F;erik-engheim.medium.com&#x2F;the-genius-of-risc-v-microprocessors-b19d735abaa6" rel="nofollow">https:&#x2F;&#x2F;erik-engheim.medium.com&#x2F;the-genius-of-risc-v-micropr...</a>')