Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Aug 21 18:03:10 2016
| Host         : Pegasus-VI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file simple_count_timing_summary_routed.rpt -rpx simple_count_timing_summary_routed.rpx
| Design       : simple_count
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.012        0.000                      0                   30        0.324        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.012        0.000                      0                   30        0.324        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 2.148ns (71.889%)  route 0.840ns (28.111%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    count_reg[20]_i_1_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.746    count_reg[24]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.080 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.080    count_reg[28]_i_1_n_6
    SLICE_X86Y58         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611    14.797    clk_IBUF_BUFG
    SLICE_X86Y58         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y58         FDRE (Setup_fdre_C_D)        0.062    15.091    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 2.037ns (70.804%)  route 0.840ns (29.196%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    count_reg[20]_i_1_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.746    count_reg[24]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.969 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.969    count_reg[28]_i_1_n_7
    SLICE_X86Y58         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611    14.797    clk_IBUF_BUFG
    SLICE_X86Y58         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y58         FDRE (Setup_fdre_C_D)        0.062    15.091    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 2.034ns (70.774%)  route 0.840ns (29.226%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    count_reg[20]_i_1_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.966 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.966    count_reg[24]_i_1_n_6
    SLICE_X86Y57         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611    14.797    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)        0.062    15.091    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 2.013ns (70.559%)  route 0.840ns (29.441%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    count_reg[20]_i_1_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.945 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.945    count_reg[24]_i_1_n_4
    SLICE_X86Y57         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611    14.797    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)        0.062    15.091    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 1.939ns (69.775%)  route 0.840ns (30.225%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    count_reg[20]_i_1_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.871 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.871    count_reg[24]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611    14.797    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)        0.062    15.091    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.923ns (69.600%)  route 0.840ns (30.400%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    count_reg[20]_i_1_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.855 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.855    count_reg[24]_i_1_n_7
    SLICE_X86Y57         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611    14.797    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)        0.062    15.091    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 1.920ns (69.566%)  route 0.840ns (30.433%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.852 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.852    count_reg[20]_i_1_n_6
    SLICE_X86Y56         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.612    14.798    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)        0.062    15.092    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.899ns (69.333%)  route 0.840ns (30.667%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.831    count_reg[20]_i_1_n_4
    SLICE_X86Y56         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.612    14.798    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)        0.062    15.092    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.825ns (68.482%)  route 0.840ns (31.518%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.757 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.757    count_reg[20]_i_1_n_5
    SLICE_X86Y56         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.612    14.798    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)        0.062    15.092    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.809ns (68.291%)  route 0.840ns (31.709%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.733     5.092    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  count_reg[1]/Q
                         net (fo=1, routed)           0.840     6.388    count_reg_n_0_[1]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.062    count_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    count_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    count_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    count_reg[12]_i_1_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    count_reg[16]_i_1_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.741 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.741    count_reg[20]_i_1_n_7
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.612    14.798    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)        0.062    15.092    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.441    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.755    count_reg_n_0_[0]
    SLICE_X86Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.800    count[0]_i_6_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.870 r  count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.870    count_reg[0]_i_2_n_7
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.880     1.949    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.546    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.439    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count_reg[24]/Q
                         net (fo=1, routed)           0.176     1.757    count_reg_n_0_[24]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    count_reg[24]_i_1_n_7
    SLICE_X86Y57         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     1.947    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105     1.544    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.441    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.759    count_reg_n_0_[4]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.874 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    count_reg[4]_i_1_n_7
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.880     1.949    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.546    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.607     1.440    clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.758    count_reg_n_0_[12]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    count_reg[12]_i_1_n_7
    SLICE_X86Y54         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.879     1.948    clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.545    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.607     1.440    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.758    count_reg_n_0_[16]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    count_reg[16]_i_1_n_7
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.879     1.948    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.545    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.607     1.440    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.758    count_reg_n_0_[20]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    count_reg[20]_i_1_n_7
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.879     1.948    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.545    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.607     1.440    clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     1.758    count_reg_n_0_[8]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    count_reg[8]_i_1_n_7
    SLICE_X86Y53         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.879     1.948    clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.545    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.295%)  route 0.191ns (42.705%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.439    clk_IBUF_BUFG
    SLICE_X86Y58         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count_reg[28]/Q
                         net (fo=2, routed)           0.191     1.771    led_OBUF[2]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[28]_i_1_n_7
    SLICE_X86Y58         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     1.947    clk_IBUF_BUFG
    SLICE_X86Y58         FDRE                                         r  count_reg[28]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105     1.544    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.608     1.441    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.755    count_reg_n_0_[0]
    SLICE_X86Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.800    count[0]_i_6_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.906 r  count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.906    count_reg[0]_i_2_n_6
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.880     1.949    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.546    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.439    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count_reg[24]/Q
                         net (fo=1, routed)           0.176     1.757    count_reg_n_0_[24]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.908 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    count_reg[24]_i_1_n_6
    SLICE_X86Y57         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     1.947    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  count_reg[25]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105     1.544    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y51    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    count_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    count_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    count_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[13]/C



