#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  8 18:38:17 2022
# Process ID: 1396
# Current directory: D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1
# Command line: vivado.exe -log design_1_fast_accel_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fast_accel_0_1.tcl
# Log file: D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1/design_1_fast_accel_0_1.vds
# Journal file: D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fast_accel_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VitisHLSProjects/fast_hls/fast_accel_bi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_fast_accel_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fast_accel_0_1' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ip/design_1_fast_accel_0_1/synth/design_1_fast_accel_0_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'fast_accel' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 24'b100000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_CTRL_s_axi' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_THRESHOLD_DATA_0 bound to: 6'b010000 
	Parameter ADDR_THRESHOLD_CTRL bound to: 6'b010100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b011100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_COLS_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_CTRL_s_axi.v:206]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_CTRL_s_axi' (1#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_control_s_axi' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_IMG_IN_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IMG_IN_DATA_1 bound to: 6'b010100 
	Parameter ADDR_IMG_IN_CTRL bound to: 6'b011000 
	Parameter ADDR_IMG_OUT_DATA_0 bound to: 6'b011100 
	Parameter ADDR_IMG_OUT_DATA_1 bound to: 6'b100000 
	Parameter ADDR_IMG_OUT_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_control_s_axi.v:174]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_control_s_axi' (2#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_write' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_fifo' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_fifo' (3#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_reg_slice' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_reg_slice' (4#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_fifo__parameterized0' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_fifo__parameterized0' (4#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_buffer' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_buffer' (5#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_fifo__parameterized1' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_fifo__parameterized1' (5#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_fifo__parameterized2' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_fifo__parameterized2' (5#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_write' (6#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_read' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_buffer__parameterized0' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_buffer__parameterized0' (6#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_reg_slice__parameterized0' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_reg_slice__parameterized0' (6#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_read' (7#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_gmem_m_axi_throttle' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi_throttle' (8#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_gmem_m_axi' (9#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_mul_32ns_32ns_64_2_1' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32ns_64_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0' (10#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_mul_32ns_32ns_64_2_1' (11#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32ns_64_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_mul_32ns_32s_62_2_1' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32s_62_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_mul_32ns_32s_62_2_1_Multiplier_1' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32s_62_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_mul_32ns_32s_62_2_1_Multiplier_1' (12#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32s_62_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_mul_32ns_32s_62_2_1' (13#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32s_62_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'fast_accel_mul_33ns_32s_62_2_1' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_33ns_32s_62_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 33 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fast_accel_mul_33ns_32s_62_2_1_Multiplier_2' [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_33ns_32s_62_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_mul_33ns_32s_62_2_1_Multiplier_2' (14#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_33ns_32s_62_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel_mul_33ns_32s_62_2_1' (15#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_33ns_32s_62_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fast_accel' (16#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fast_accel_0_1' (17#1) [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ip/design_1_fast_accel_0_1/synth/design_1_fast_accel_0_1.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.992 ; gain = 29.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.992 ; gain = 29.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.992 ; gain = 29.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1134.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ip/design_1_fast_accel_0_1/constraints/fast_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/VivadoProjects/XilinxSummerCamp/FAST/FAST.gen/sources_1/bd/design_1/ip/design_1_fast_accel_0_1/constraints/fast_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1268.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1283.262 ; gain = 14.617
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1283.262 ; gain = 177.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1283.262 ; gain = 177.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1283.262 ; gain = 177.391
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fast_accel_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fast_accel_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fast_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fast_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fast_accel_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fast_accel_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fast_accel_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fast_accel_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fast_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fast_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fast_accel_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fast_accel_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1283.262 ; gain = 177.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 29    
	   2 Input   63 Bit       Adders := 5     
	   2 Input   62 Bit       Adders := 10    
	   3 Input   62 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   3 Input   36 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 32    
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 10    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 24    
	               63 Bit    Registers := 17    
	               62 Bit    Registers := 27    
	               61 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 81    
+---Multipliers : 
	              32x32  Multipliers := 1     
	              32x33  Multipliers := 8     
	              32x34  Multipliers := 2     
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   62 Bit        Muxes := 3     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   3 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 9     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 40    
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln14_reg_2202_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register select_ln14_1_reg_2207_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register select_ln14_reg_2202_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register select_ln14_1_reg_2207_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register indvars_iv_next77_reg_2439_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register indvars_iv_next77_reg_2439_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U8/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U2/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln14_5_reg_2342_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register add_ln14_5_reg_2342_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U5/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln14_7_reg_2399_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register add_ln14_7_reg_2399_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U7/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register empty_21_reg_2359_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register empty_21_reg_2359_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U6/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register indvars_iv_next77_mid1_reg_2450_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register indvars_iv_next77_mid1_reg_2450_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U9/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln14_8_reg_2492_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register add_ln14_8_reg_2492_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U10/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln14_6_reg_2497_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register add_ln14_6_reg_2497_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_33ns_32s_62_2_1_U11/fast_accel_mul_33ns_32s_62_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln14_18_reg_2326_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register add_ln14_18_reg_2326_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U4/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register select_ln14_10_reg_2320_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register select_ln14_10_reg_2320_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln14_reg_2222_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32s_62_2_1_U3/fast_accel_mul_32ns_32s_62_2_1_Multiplier_1_U/p_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1332.797 ; gain = 226.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fast_accel  | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B            | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A*B2  | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A''*B2           | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fast_accel  | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fast_accel  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1337.156 ; gain = 231.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1613.473 ; gain = 507.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1447|
|2     |DSP48E1  |    44|
|11    |LUT1     |   433|
|12    |LUT2     |  3444|
|13    |LUT3     |  1007|
|14    |LUT4     |  1604|
|15    |LUT5     |   291|
|16    |LUT6     |   679|
|17    |MUXF7    |     2|
|18    |RAMB18E1 |     2|
|19    |SRL16E   |   132|
|20    |FDRE     |  6373|
|21    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1631.555 ; gain = 525.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1631.555 ; gain = 377.414
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1631.555 ; gain = 525.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1631.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1631.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1631.555 ; gain = 525.684
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1/design_1_fast_accel_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fast_accel_0_1, cache-ID = e7328eafa2764deb
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/XilinxSummerCamp/FAST/FAST.runs/design_1_fast_accel_0_1_synth_1/design_1_fast_accel_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fast_accel_0_1_utilization_synth.rpt -pb design_1_fast_accel_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  8 18:40:33 2022...
