{
  "main": {
    "id": "4a5e39568d64ce11",
    "type": "split",
    "children": [
      {
        "id": "943cfa589b71b91c",
        "type": "leaf",
        "state": {
          "type": "markdown",
          "state": {
            "file": "FPGA读SD图片实验.md",
            "mode": "source",
            "backlinks": false,
            "source": false
          }
        }
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "195183d54d966933",
    "type": "split",
    "children": [
      {
        "id": "4abf3cee6248c43e",
        "type": "tabs",
        "children": [
          {
            "id": "28f332193ab4ef8f",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {}
            }
          },
          {
            "id": "2964a48889a845a4",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "69189ab062b16644",
            "type": "leaf",
            "state": {
              "type": "recent-files",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "e4a725f7ea50a4ea",
    "type": "split",
    "children": [
      {
        "id": "d6ffb6aa39c856c1",
        "type": "tabs",
        "children": [
          {
            "id": "3cd0d4e33d94e8df",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "FPGA读SD图片实验.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "d914acafc5f64554",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "FPGA读SD图片实验.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "active": "943cfa589b71b91c",
  "lastOpenFiles": [
    "zedboard教程集中.md",
    "FPGA读SD图片实验.md",
    "SD读取图片输出HDMI.md",
    "文件系统.md",
    "SDSPI实验记录.md",
    "翻译.md",
    "SPI Mode.md",
    "SPI协议.md",
    "SD返回响应格式.md",
    "Optimization of Write Performance.md"
  ]
}