set_max_delay 4.0 -rise -rise_from core_clock -rise_through ff1 -to port* -rise_to clk2 -ignore_clock_latency -probe -reset_path
