Running: /mnt/linux-data/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /mnt/linux-data/opt/xilinx/projects/1.1/eq2/eq_testbench_isim_beh.exe -prj /mnt/linux-data/opt/xilinx/projects/1.1/eq2/eq_testbench_beh.prj work.eq_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/mnt/linux-data/opt/xilinx/projects/1.1/eq2/eq1.vhd" into library work
Parsing VHDL file "/mnt/linux-data/opt/xilinx/projects/1.1/eq2/eq2.vhd" into library work
Parsing VHDL file "/mnt/linux-data/opt/xilinx/projects/1.1/eq2/eq_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95012 KB
Fuse CPU Usage: 990 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture sop_arch of entity eq1 [eq1_default]
Compiling architecture struc_arch of entity eq2 [eq2_default]
Compiling architecture tb_arch of entity eq_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /mnt/linux-data/opt/xilinx/projects/1.1/eq2/eq_testbench_isim_beh.exe
Fuse Memory Usage: 660740 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 240 ms
