async_fifo_1024x32b.v,verilog,xil_defaultlib,../../../../ov5640_udp_pc.srcs/sources_1/ip/async_fifo_1024x32b/sim/async_fifo_1024x32b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
