{
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.86486799999999997,
            "ru_nivcsw": 91,
            "ru_stime_sec": 0.052991000000000003,
            "ru_minflt": 14718,
            "ru_maxrss_kb": 61932,
            "ru_nvcsw": 294,
            "ru_majflt": 0
        },
        "totalObjSize": 136575,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "mopSpeed": 58259.102984841389,
        "nMops": 1864,
        "nQuads": 823,
        "ru_self_end": {
            "ru_utime_sec": 0.89686299999999997,
            "ru_nivcsw": 109,
            "ru_stime_sec": 0.061990000000000003,
            "ru_minflt": 16411,
            "ru_maxrss_kb": 65156,
            "ru_nvcsw": 383,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "mop/quad": 2.2648845686512757,
        "quadSpeed": 25722.769182684799,
        "outputSizePerQuad": 165.0,
        "Frontend(%)": 96.432565508890434,
        "CodeGen(%)": 3.5674344911095672
    },
    "MlibObjs": {},
    "CompileProcesses": [
        "cgproc.13235.json"
    ],
    "LVLData": [
        "SIM"
    ],
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7231,
                "checksum": 4294967295,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        },
        "FA": {
            "VDQdt_d": {
                "bytes": 7866,
                "checksum": 4294967295,
                "mod": "FA",
                "mode": 4,
                "archive": "archive.38/_prev_archive_1.a",
                "out": "VDQdt_d.o"
            }
        },
        "timeunit": {
            "H0Y6L_d": {
                "bytes": 7559,
                "checksum": 4294967295,
                "mod": "timeunit",
                "mode": 4,
                "archive": "archive.38/_prev_archive_1.a",
                "out": "H0Y6L_d.o"
            }
        },
        "HA": {
            "wasrd_d": {
                "bytes": 6422,
                "checksum": 4294967295,
                "mod": "HA",
                "mode": 4,
                "archive": "archive.38/_prev_archive_1.a",
                "out": "wasrd_d.o"
            }
        },
        "top": {
            "Emx8S_d": {
                "bytes": 36675,
                "checksum": 4294967295,
                "mod": "top",
                "out": "Emx8S_d.o",
                "mode": 4,
                "archive": "archive.38/_13235_archive_1.a"
            }
        },
        "MULT": {
            "He3ce_d": {
                "bytes": 1024748,
                "checksum": 4294967295,
                "mod": "MULT",
                "mode": 4,
                "archive": "archive.38/_prev_archive_1.a",
                "out": "He3ce_d.o"
            }
        }
    },
    "CurCompileModules": [
        "...MASTER...",
        "top"
    ],
    "NameTable": {
        "HA": [
            "HA",
            "wasrd",
            "module"
        ],
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module"
        ],
        "top": [
            "top",
            "Emx8S",
            "module"
        ],
        "MULT": [
            "MULT",
            "He3ce",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "FA": [
            "FA",
            "VDQdt",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 92669
    },
    "Misc": {
        "cwd": "/home/ecelrc/students/atung/vlsi1/vlsi1_project/rtl/40fracs",
        "csrc": "csrc",
        "csrc_abs": "/home/ecelrc/students/atung/vlsi1/vlsi1_project/rtl/40fracs/csrc",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/ecelrc/students/atung/vlsi1/vlsi1_project/rtl/40fracs/simv.daidir",
        "archive_dir": "archive.38"
    },
    "CompileStatus": "Successful"
}