// Seed: 1560395276
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  logic id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd41
) (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire _id_3,
    input supply0 id_4,
    input tri0 id_5,
    output logic id_6,
    output supply0 id_7[1 : (  id_3  )],
    output logic id_8,
    output wand void id_9,
    input wire id_10,
    input wire id_11
);
  final id_6 <= -1;
  initial id_8 <= id_4 >> (id_10);
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_0 = 0;
  wire id_13, id_14, id_15;
endmodule
