$date
	Thu Oct 05 13:38:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Divider_Unit_TB $end
$var wire 1 ! div_unit_busy $end
$var wire 32 " div_output [31:0] $end
$var parameter 32 # DIV_APX_ACC_CONTROL $end
$var parameter 32 $ DIV_USER_DESIGN $end
$var parameter 32 % DIV_X_EXTENISION $end
$var reg 1 & CLK $end
$var reg 8 ' accuracy_level [7:0] $end
$var reg 3 ( funct3 [2:0] $end
$var reg 7 ) funct7 [6:0] $end
$var reg 7 * opcode [6:0] $end
$var reg 32 + rs1 [31:0] $end
$var reg 32 , rs2 [31:0] $end
$scope module uut $end
$var wire 1 & CLK $end
$var wire 8 - accuracy_level [7:0] $end
$var wire 1 . busy $end
$var wire 3 / funct3 [2:0] $end
$var wire 7 0 funct7 [6:0] $end
$var wire 7 1 opcode [6:0] $end
$var wire 32 2 rs1 [31:0] $end
$var wire 32 3 rs2 [31:0] $end
$var wire 32 4 result [31:0] $end
$var wire 32 5 remainder [31:0] $end
$var parameter 32 6 DIV_APX_ACC_CONTROL $end
$var parameter 32 7 DIV_USER_DESIGN $end
$var parameter 32 8 DIV_X_EXTENISION $end
$var reg 8 9 accuracy [7:0] $end
$var reg 32 : div_output [31:0] $end
$var reg 1 ! div_unit_busy $end
$var reg 32 ; input_1 [31:0] $end
$var reg 32 < input_2 [31:0] $end
$var reg 32 = operand_1 [31:0] $end
$var reg 32 > operand_2 [31:0] $end
$scope module div $end
$var wire 1 & CLK $end
$var wire 8 ? accuracy [7:0] $end
$var wire 1 . busy $end
$var wire 32 @ input_1 [31:0] $end
$var wire 32 A input_2 [31:0] $end
$var reg 32 B output_div [31:0] $end
$var reg 32 C remainder [31:0] $end
$var reg 32 D result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 8
b1 7
b1 6
b1 %
b1 $
b1 #
$end
#0
$dumpvars
b10100 D
b0 C
b10100 B
b10100 A
b110010000 @
b0 ?
b10100 >
b110010000 =
b10100 <
b110010000 ;
b10100 :
b0 9
b0 5
b10100 4
b10100 3
b110010000 2
b110011 1
b1 0
b100 /
z.
b0 -
b10100 ,
b110010000 +
b110011 *
b1 )
b100 (
b0 '
0&
b10100 "
z!
$end
#10
1&
#20
b100 "
b100 :
b100 4
b100 D
b100 B
b1100100 ;
b1100100 @
b1 9
b1 ?
b1100100 =
0&
b1100100 +
b1100100 2
b1 '
b1 -
#30
1&
#40
b10111 "
b10111 :
b10111 4
b10111 D
b10111 B
b111110100 ;
b111110100 @
b10 9
b10 ?
b111110100 =
0&
b111110100 +
b111110100 2
b10 '
b10 -
#50
1&
#60
0&
