Xiaolong Jin , Geyong Min, Modelling and analysis of priority queueing systems with multi-class self-similar network traffic: a novel and efficient queue-decomposition approach, IEEE Transactions on Communications, v.57 n.5, p.1444-1452, May 2009
Yehuda Afek , Anat Bremler-Barr , Liron Schiff, Recursive design of hardware priority queues, Proceedings of the 25th ACM symposium on Parallelism in algorithms and architectures, July 23-25, 2013, Montréal, Québec, Canada
Yuhui Bai , Syed Zahid Ahmed , Bertrand Granado, ARC 2014: Towards a Fast FPGA Implementation of a Heap-Based Priority Queue for Image Coding Using a Parallel Index-Aware Tree, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.9 n.1, November 2015
Yanni Ellen Liu , Johnny W. Wong, Deadline-based scheduling in support of real-time data delivery, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.52 n.3, p.514-530, February, 2008
Louis-Charles Caron , Michiel D'haene , Frédéric Mailhot , Benjamin Schrauwen , Jean Rouat, 2013 Special Issue: Event management for large scale event-driven digital hardware spiking neural networks, Neural Networks, 45, p.83-93, September, 2013
Radhika Mittal , Rachit Agarwal , Sylvia Ratnasamy , Scott Shenker, Universal Packet Scheduling, Proceedings of the 14th ACM Workshop on Hot Topics in Networks, p.1-7, November 16-17, 2015, Philadelphia, PA, USA
Anirudh Sivaraman , Suvinay Subramanian , Anurag Agrawal , Sharad Chole , Shang-Tse Chuang , Tom Edsall , Mohammad Alizadeh , Sachin Katti , Nick McKeown , Hari Balakrishnan, Towards Programmable Packet Scheduling, Proceedings of the 14th ACM Workshop on Hot Topics in Networks, p.1-7, November 16-17, 2015, Philadelphia, PA, USA
Mustafa Sanlı , Ece GüRan Schmidt , Hasan Cengiz GüRan, Hardware design and implementation of packet fair queuing algorithms for the quality of service support in the high-speed internet, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.56 n.13, p.3065-3075, September, 2012
Stefan Scholze , Holger Eisenreich , Sebastian Höppner , Georg Ellguth , Stephan Henker , Mario Ander , Stefan Hänzsche , Johannes Partzsch , Christian Mayr , René Schüffny, A 32GBit/s communication SoC for a waferscale neuromorphic system, Integration, the VLSI Journal, v.45 n.1, p.61-75, January, 2012
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-37, June 2009
