================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri May 30 22:09:18 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         GSM
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              2872
FF:               2302
DSP:              40
BRAM:             4
URAM:             0
SRL:              9


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 2.710       |
| Post-Route     | 3.642       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                               | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                               | 2872 | 2302 | 40  | 4    |      |     |        |      |         |          |        |
|   (inst)                                                           | 9    | 22   |     |      |      |     |        |      |         |          |        |
|   L_ACF_U                                                          | 224  |      |     | 4    |      |     |        |      |         |          |        |
|   grp_Autocorrelation_fu_103                                       | 1699 | 1736 | 34  |      |      |     |        |      |         |          |        |
|     (grp_Autocorrelation_fu_103)                                   | 509  | 1058 | 4   |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_16s_33_4_1_U57                               |      |      | 1   |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_16s_33_4_1_U66                               | 1    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_32s_33_4_1_U55                       |      |      | 2   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_32s_33_4_1_U56                       |      |      | 2   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U65                       | 1    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U67                       | 3    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U68                       | 3    |      | 1   |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_Autocorrelation_label2_fu_342     | 17   | 7    |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_Autocorrelation_label2_fu_342) |      | 5    |     |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348     | 943  | 610  | 4   |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348) | 291  | 608  |     |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U10                                       | 63   |      | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U11                                       | 93   |      | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U12                                       | 157  |      | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U9                                        | 63   |      | 1   |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373     | 19   | 12   |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373) | 2    | 10   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 17   | 2    |     |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379     | 48   | 19   |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379) | 25   | 17   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 23   | 2    |     |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333            | 47   | 30   | 1   |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333)        | 14   | 28   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 17   | 2    |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_15ns_15ns_31_4_1_U3                           | 16   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U58                              | 8    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U59                              | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U60                              | 5    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U61                              | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U62                              | 8    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U69                              | 33   |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_33s_33_4_1_U63                              | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_33s_33_4_1_U64                              | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U46                                         | 33   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U52                                         | 31   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_Quantization_and_coding_fu_122                               | 229  | 76   | 3   |      |      |     |        |      |         |          |        |
|     (grp_Quantization_and_coding_fu_122)                           | 187  | 76   |     |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U90                                        | 13   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U91                                        | 14   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U92                                        | 15   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_Reflection_coefficients_fu_113                               | 684  | 440  | 3   |      |      |     |        |      |         |          |        |
|     (grp_Reflection_coefficients_fu_113)                           | 143  | 238  |     |      |      |     |        |      |         |          |        |
|     ACF_U                                                          | 13   | 16   |     |      |      |     |        |      |         |          |        |
|     K_U                                                            | 17   | 16   |     |      |      |     |        |      |         |          |        |
|     P_U                                                            | 50   | 16   |     |      |      |     |        |      |         |          |        |
|     grp_gsm_div_fu_306                                             | 304  | 154  |     |      |      |     |        |      |         |          |        |
|       (grp_gsm_div_fu_306)                                         | 159  | 53   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U83                             | 52   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U84                             | 59   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U85                             | 50   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_gsm_norm_fu_323                                              | 31   | 28   |     |      |      |     |        |      |         |          |        |
|     bitoff_U                                                       | 29   | 16   |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.33%  | OK     |
| FD                                                        | 50%       | 0.13%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.18%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.67%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.15%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.41%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 76     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.07   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                | ENDPOINT PIN                                                                                                                                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                               |                                                                                                                                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.358 | L_ACF_U/ram_reg_bram_0/CLKBWRCLK              | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/SP/I                                                                                         |            3 |         11 |          3.495 |          1.396 |        2.099 |
| Path2 | 4.606 | L_ACF_U/ram_reg_bram_0/CLKBWRCLK              | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I                                                                                         |            4 |         11 |          3.254 |          1.359 |        1.895 |
| Path3 | 4.618 | L_ACF_U/ram_reg_bram_0/CLKBWRCLK              | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I                                                                                       |            3 |         13 |          3.235 |          1.204 |        2.031 |
| Path4 | 4.619 | L_ACF_U/ram_reg_bram_0/CLKBWRCLK              | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/SP/I                                                                                         |            4 |         11 |          3.254 |          1.345 |        1.909 |
| Path5 | 4.620 | grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C | grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A[4] |            1 |         64 |          3.092 |          0.176 |        2.916 |
+-------+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------+------------------------+
    | Path1 Cells                                                  | Primitive Type         |
    +--------------------------------------------------------------+------------------------+
    | L_ACF_U/ram_reg_bram_0                                       | BLOCKRAM.BRAM.RAMB36E2 |
    | L_ACF_U/ram_reg_0_15_8_8_i_3                                 | CLB.LUT.LUT6           |
    | L_ACF_U/ram_reg_0_15_8_8_i_2__0                              | CLB.LUT.LUT6           |
    | L_ACF_U/ram_reg_0_15_8_8_i_1__0                              | CLB.LUT.LUT4           |
    | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/SP | CLB.LUTRAM.RAM32X1S    |
    +--------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------+------------------------+
    | Path2 Cells                                                  | Primitive Type         |
    +--------------------------------------------------------------+------------------------+
    | L_ACF_U/ram_reg_bram_0                                       | BLOCKRAM.BRAM.RAMB36E2 |
    | L_ACF_U/ram_reg_0_15_4_4_i_3                                 | CLB.LUT.LUT5           |
    | L_ACF_U/ram_reg_0_15_0_0_i_10__0                             | CLB.LUT.LUT6           |
    | L_ACF_U/ram_reg_0_15_0_0_i_6__0                              | CLB.LUT.LUT3           |
    | L_ACF_U/ram_reg_0_15_0_0_i_1__0                              | CLB.LUT.LUT6           |
    | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP | CLB.LUTRAM.RAM32X1S    |
    +--------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------+------------------------+
    | Path3 Cells                                                    | Primitive Type         |
    +----------------------------------------------------------------+------------------------+
    | L_ACF_U/ram_reg_bram_0                                         | BLOCKRAM.BRAM.RAMB36E2 |
    | L_ACF_U/ram_reg_0_15_5_5_i_3                                   | CLB.LUT.LUT5           |
    | L_ACF_U/ram_reg_0_15_11_11_i_2__0                              | CLB.LUT.LUT6           |
    | L_ACF_U/ram_reg_0_15_11_11_i_1__0                              | CLB.LUT.LUT4           |
    | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP | CLB.LUTRAM.RAM32X1S    |
    +----------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------+------------------------+
    | Path4 Cells                                                  | Primitive Type         |
    +--------------------------------------------------------------+------------------------+
    | L_ACF_U/ram_reg_bram_0                                       | BLOCKRAM.BRAM.RAMB36E2 |
    | L_ACF_U/ram_reg_0_15_4_4_i_3                                 | CLB.LUT.LUT5           |
    | L_ACF_U/ram_reg_0_15_0_0_i_10__0                             | CLB.LUT.LUT6           |
    | L_ACF_U/ram_reg_0_15_2_2_i_2__0                              | CLB.LUT.LUT3           |
    | L_ACF_U/ram_reg_0_15_3_3_i_1__1                              | CLB.LUT.LUT6           |
    | grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/SP | CLB.LUTRAM.RAM32X1S    |
    +--------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                       | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]                                                                                                       | REGISTER.SDR.FDRE      |
    | grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg_i_13              | CLB.LUT.LUT3           |
    | grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------------+
| Report Type              | Report Location                                                          |
+--------------------------+--------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/Gsm_LPC_Analysis_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/Gsm_LPC_Analysis_failfast_routed.rpt                 |
| status                   | impl/verilog/report/Gsm_LPC_Analysis_status_routed.rpt                   |
| timing                   | impl/verilog/report/Gsm_LPC_Analysis_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/Gsm_LPC_Analysis_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/Gsm_LPC_Analysis_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/Gsm_LPC_Analysis_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------------+


