m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/SAMSUNG/Desktop/University/Graduate School - EASY LAB/2. Graduate_Project/My_Project/My_Project
vbaud_generator
Z0 !s110 1761122647
!i10b 1
!s100 R1US0f>ACnd4=gS3Zk92F1
I?3zVN:hJ8z09E`gF=Dge81
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/SAMSUNG/Documents/Graduate_Project
Z3 w1760431174
8C:/Users/SAMSUNG/Documents/Graduate_Project/baud_generator.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/baud_generator.v
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1761122647.000000
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/baud_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/baud_generator.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbaudrate_gen
Z8 !s110 1761109980
!i10b 1
!s100 2VzCM7nbCM;7DT5zgILS53
InG5oX?AcH3NlgDj<`alk;2
R1
R2
Z9 w1761098265
Z10 8C:/Users/SAMSUNG/Documents/Graduate_Project/uart_clock_module.v
Z11 FC:/Users/SAMSUNG/Documents/Graduate_Project/uart_clock_module.v
L0 16
R4
r1
!s85 0
31
Z12 !s108 1761109980.000000
Z13 !s107 C:/Users/SAMSUNG/Documents/Graduate_Project/uart_clock_module.v|
Z14 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/uart_clock_module.v|
!i113 1
R6
R7
vBram
Z15 !s110 1761122646
!i10b 1
!s100 YfjfY7[4ZR2^d1OBkR=Ta1
ILRUde^M^_SB[:]omkH4JS3
R1
R2
Z16 w1760878042
Z17 8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/BRAM.v
Z18 FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/BRAM.v
L0 1
R4
r1
!s85 0
31
Z19 !s108 1761122646.000000
Z20 !s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/BRAM.v|
Z21 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/BRAM.v|
!i113 1
R6
R7
n@bram
vBram_interface
!s110 1760857464
!i10b 1
!s100 808E2CAnT@H6ED?jS:WdI1
IV:biBBGTV;2QR?NSk5?X<0
R1
R2
w1760767434
8C:/Users/SAMSUNG/Documents/Graduate_Project/Bram_interface.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Bram_interface.v
L0 2
R4
r1
!s85 0
31
!s108 1760857464.000000
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Bram_interface.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Bram_interface.v|
!i113 1
R6
R7
n@bram_interface
vBram_interface_FIFO
R15
!i10b 1
!s100 L:DcGoebKYzGN`jUXOi]T1
I181KO5nnD6Tg1z>9[Z;_U0
R1
R2
w1761091497
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_FIFO.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_FIFO.v
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_FIFO.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_FIFO.v|
!i113 1
R6
R7
n@bram_interface_@f@i@f@o
vBram_interface_Tiling
R0
!i10b 1
!s100 ^jQ<>YoJ_dNQ:F8j=S1@91
IKKP=@X>8ISSdQbkfMOdf43
R1
R2
w1761122482
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_Tiling.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_Tiling.v
L0 2
R4
r1
!s85 0
31
R19
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_Tiling.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Bram_interface_Tiling.v|
!i113 1
R6
R7
n@bram_interface_@tiling
vBram_Tiling
R15
!i10b 1
!s100 zOV<M_9ANihQ:OiK0fcb03
I]MY2eooMkBS:f4OBL]Nef0
R1
R2
R16
R17
R18
L0 63
R4
r1
!s85 0
31
R19
R20
R21
!i113 1
R6
R7
n@bram_@tiling
vclock_module
R8
!i10b 1
!s100 M3WeH4]9EGB74GehWY?2U3
IWWJ?GYn<n0aS2DP7MSR803
R1
R2
R9
R10
R11
L0 3
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
vCNN_Core
R0
!i10b 1
!s100 HV:bjPhA17BaKD5k@@bOK3
I56HL3fihzZFzjn;RSDSAY1
R1
R2
w1761092081
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/CNN_Core.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/CNN_Core.v
L0 167
R4
r1
!s85 0
31
R5
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/CNN_Core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/CNN_Core.v|
!i113 1
R6
R7
n@c@n@n_@core
vfifo
!s110 1761111009
!i10b 1
!s100 E:Gj9^`8PR84LSzcNIOe:0
In4cj3An9FJZb_<omLBL5S3
R1
R2
R3
8C:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/fifo.v
FC:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/fifo.v
L0 3
R4
r1
!s85 0
31
!s108 1761111009.000000
!s107 C:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/fifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/fifo.v|
!i113 1
R6
R7
vSNN_Core
R0
!i10b 1
!s100 XOT2PIS>Y=W`L8_UE42_J2
Ill`^6i`l@A]0lk>44zoW:3
R1
R2
w1761069051
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/SNN_Core.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/SNN_Core.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/SNN_Core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/SNN_Core.v|
!i113 1
R6
R7
n@s@n@n_@core
vtb_Top_module
Z22 !s110 1761124195
!i10b 1
!s100 Al_Dhen:OPB00Pn7SBkMF2
I1Zjo_a>``ZcnDoOJoRK3=3
R1
R2
w1761124174
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_Testbench.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_Testbench.v
L0 3
R4
r1
!s85 0
31
!s108 1761124195.000000
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_Testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_Testbench.v|
!i113 1
R6
R7
ntb_@top_module
vtb_Topmodule
!s110 1760928280
!i10b 1
!s100 JSVPLV8DgkmS[LGUnR:U^0
IknBC2oacSbPcnURg9QOhA3
R1
dC:/Users/htaek/Documents/Graduate_Project
w1760796548
8C:/Users/htaek/Documents/Graduate_Project/Top_Testbench.v
FC:/Users/htaek/Documents/Graduate_Project/Top_Testbench.v
L0 3
R4
r1
!s85 0
31
!s108 1760928280.000000
!s107 C:/Users/htaek/Documents/Graduate_Project/Top_Testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/htaek/Documents/Graduate_Project/Top_Testbench.v|
!i113 1
R6
R7
ntb_@topmodule
vtb_uart_10bytes
!s110 1761111588
!i10b 1
!s100 N]SQjnU>G4C46GHc4UJKn3
IB7AILNcVA0Me<A4dh3]o43
R1
R2
w1761111586
Z23 8C:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART_new.v
Z24 FC:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART_new.v
L0 3
R4
r1
!s85 0
31
!s108 1761111588.000000
Z25 !s107 C:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART_new.v|
Z26 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART_new.v|
!i113 1
R6
R7
vtb_uart_new
!s110 1761110952
!i10b 1
!s100 EXodc56M5LeBhHo[A5Z4X0
IkZl?:zzI`8gV533>@40ND0
R1
R2
w1761110931
R23
R24
L0 3
R4
r1
!s85 0
31
!s108 1761110952.000000
R25
R26
!i113 1
R6
R7
vtb_uart_top
R8
!i10b 1
!s100 ji;RKSU<]GQ6X:LhbBOH]3
I57]R6IoLzdbJRFn6@AHVR1
R1
R2
w1761109914
Z27 8C:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART.v
Z28 FC:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART.v
L0 3
R4
r1
!s85 0
31
R12
Z29 !s107 C:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART.v|
Z30 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/tb_UART.v|
!i113 1
R6
R7
vtb_uart_top_parallel
!s110 1761110567
!i10b 1
!s100 9TQW:Rh4Y8KG8]Q6:;GYF0
IELPc`g:e?V5[2KQR70P9>1
R1
R2
w1761110564
R27
R28
L0 3
R4
r1
!s85 0
31
!s108 1761110567.000000
R29
R30
!i113 1
R6
R7
vTop_module
R22
!i10b 1
!s100 dz@a6FR6Pde:WmF]gb_mS3
IhGJ55dQJ_R3jfG=>UKBGl0
R1
R2
w1761124189
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_module.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_module.v
L0 3
R4
r1
!s85 0
31
!s108 1761124194.000000
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Top_module.v|
!i113 1
R6
R7
n@top_module
vuart
R0
!i10b 1
!s100 l6ia;^L3Y;oCIK?af3z^N3
Iinh`0el5MU7bZgUKP87oD0
R1
R2
w1761120842
8C:/Users/SAMSUNG/Documents/Graduate_Project/uart.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/uart.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/uart.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/uart.v|
!i113 1
R6
R7
vuart_rx
R0
!i10b 1
!s100 LCi?fY`SRo`UmiMX;;jWT0
ISfdCCPk]CX^?D><UW_@EG3
R1
R2
w1761121709
8C:/Users/SAMSUNG/Documents/Graduate_Project/uart_rx.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/uart_rx.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/uart_rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/uart_rx.v|
!i113 1
R6
R7
vuart_top
R8
!i10b 1
!s100 eU[JIT@fe>ZFl?fbOIXcI0
ImZRSJLSlG]C=ckVI9]IPW3
R1
R2
w1761097985
Z31 8C:/Users/SAMSUNG/Documents/Graduate_Project/uart_top.v
Z32 FC:/Users/SAMSUNG/Documents/Graduate_Project/uart_top.v
L0 1
R4
r1
!s85 0
31
R12
Z33 !s107 C:/Users/SAMSUNG/Documents/Graduate_Project/uart_top.v|
Z34 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/uart_top.v|
!i113 1
R6
R7
vuart_top_parallel
!s110 1761110433
!i10b 1
!s100 UgfU;G;>VYL_CoHUMV@2Y2
IV:dnh2P:NVgGLV;1o>fb=0
R1
R2
w1761110430
R31
R32
L0 1
R4
r1
!s85 0
31
!s108 1761110433.000000
R33
R34
!i113 1
R6
R7
vuart_tx
!s110 1761110978
!i10b 1
!s100 ZKJEKZicjNP;L=DN3V0fe0
IId27:;AN?zNm`79zgJd1J1
R1
R2
R3
8C:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/uart_tx.v
FC:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/uart_tx.v
L0 3
R4
r1
!s85 0
31
!s108 1761110978.000000
!s107 C:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/uart_tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/FPGA_RealTime_and_Static_Sobel_Edge_Detection/src2/uart_tx.v|
!i113 1
R6
R7
vWorkloadAllocator
!s110 1760768464
!i10b 1
!s100 QoPlZBmc1O:HckbLH?6L11
ICE=65AIP40_K[0k:6bIoX0
R1
R2
w1760768363
Z35 8C:/Users/SAMSUNG/Documents/Graduate_Project/Workload_Allocator.v
Z36 FC:/Users/SAMSUNG/Documents/Graduate_Project/Workload_Allocator.v
L0 3
R4
r1
!s85 0
31
!s108 1760768464.000000
Z37 !s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Workload_Allocator.v|
Z38 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Workload_Allocator.v|
!i113 1
R6
R7
n@workload@allocator
vWorkloadAllocator_SAD
R0
!i10b 1
!s100 G5c2UQP7Cffii8XeKB3m32
IaGG1l`8]XiF?oKMDm9QaE3
R1
R2
w1760883136
8C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Workload_Allocator.v
FC:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Workload_Allocator.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Workload_Allocator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/SAMSUNG/Documents/Graduate_Project/Verilog/Workload_Allocator.v|
!i113 1
R6
R7
n@workload@allocator_@s@a@d
vWorkloadAllocator_SAD_Pipelined
!s110 1760857262
!i10b 1
!s100 0]1^zfLO9o2A_MA3n0]f01
IddgYeRW4SZ`[W=SBh^eID3
R1
R2
w1760857257
R35
R36
L0 3
R4
r1
!s85 0
31
!s108 1760857262.000000
R37
R38
!i113 1
R6
R7
n@workload@allocator_@s@a@d_@pipelined
vWorkloadAllocator_TiledInput
!s110 1760777903
!i10b 1
!s100 5WJ2BYGi[_XV>8kPoO4Xi3
I<fFnb=Ckb`DAic75B;5@h3
R1
R2
w1760777836
R35
R36
L0 3
R4
r1
!s85 0
31
!s108 1760777902.000000
R37
R38
!i113 1
R6
R7
n@workload@allocator_@tiled@input
