Analysis & Synthesis report for pro_2003
Wed Aug 02 20:26:28 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |pro_2003|three_chufa:U3|three_state
 10. State Machine - |pro_2003|single_chufa:U2|sigle_state
 11. Registers Removed During Synthesis
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated
 14. Source assignments for three_chufa:U3|ram_logic:ram_three_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated
 15. Parameter Settings for User Entity Instance: shift_sig:U1
 16. Parameter Settings for User Entity Instance: single_chufa:U2
 17. Parameter Settings for User Entity Instance: single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: three_chufa:U3
 19. Parameter Settings for User Entity Instance: three_chufa:U3|ram_logic:ram_three_inst|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: key_control:U5|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: key_control:U5|lpm_divide:Div1
 22. Partition Dependent Files
 23. Partition "sld_hub:auto_hub" Resource Utilization by Entity
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. SignalTap II Logic Analyzer Settings
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 02 20:26:28 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; pro_2003                                    ;
; Top-level Entity Name           ; pro_2003                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI TX Channels          ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pro_2003           ; pro_2003           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; key_control.v                                                    ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003-2/program/key_control.v                                                    ;         ;
; three_chufa.v                                                    ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003-2/program/three_chufa.v                                                    ;         ;
; key_board.v                                                      ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003-2/program/key_board.v                                                      ;         ;
; single_chufa.v                                                   ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003-2/program/single_chufa.v                                                   ;         ;
; shift_sig.v                                                      ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003-2/program/shift_sig.v                                                      ;         ;
; pro_2003.v                                                       ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003-2/program/pro_2003.v                                                       ;         ;
; ram_logic.v                                                      ; yes             ; User Wizard-Generated File   ; E:/Electronic-competition/2003-2/program/ram_logic.v                                                      ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal131.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                             ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_4jt1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/altsyncram_4jt1.tdf                                           ;         ;
; incremental_db/compiled_partitions/pro_2003.u6_aaa11.imp.qxp.txt ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/incremental_db/compiled_partitions/pro_2003.u6_aaa11.imp.qxp.txt ; work    ;
; sld_signaltap.vhd                                                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;         ;
; sld_signaltap_impl.vhd                                           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;         ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;         ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;         ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; dffeea.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;         ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;         ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;         ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;         ;
; db/altsyncram_ma84.tdf                                           ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/altsyncram_ma84.tdf                                           ;         ;
; altdpram.tdf                                                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                               ;         ;
; memmodes.inc                                                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                             ;         ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                ;         ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;         ;
; altsyncram.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                             ;         ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;         ;
; muxlut.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;         ;
; bypassff.inc                                                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; db/mux_dlc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/mux_dlc.tdf                                                   ;         ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;         ;
; declut.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                 ;         ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;         ;
; db/decode_vnf.tdf                                                ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/decode_vnf.tdf                                                ;         ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;         ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; cmpconst.inc                                                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;         ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;         ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;         ;
; db/cntr_lai.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cntr_lai.tdf                                                  ;         ;
; db/cmpr_f9c.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cmpr_f9c.tdf                                                  ;         ;
; db/cntr_22j.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cntr_22j.tdf                                                  ;         ;
; db/cntr_19i.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cntr_19i.tdf                                                  ;         ;
; db/cmpr_d9c.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cmpr_d9c.tdf                                                  ;         ;
; db/cntr_kri.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cntr_kri.tdf                                                  ;         ;
; db/cmpr_99c.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/cmpr_99c.tdf                                                  ;         ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;         ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ;         ;
; sld_jtag_hub.vhd                                                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;         ;
; lpm_divide.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc                                              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_gbm.tdf                                            ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/lpm_divide_gbm.tdf                                            ;         ;
; db/sign_div_unsign_mlh.tdf                                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/sign_div_unsign_mlh.tdf                                       ;         ;
; db/alt_u_div_ive.tdf                                             ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003-2/program/db/alt_u_div_ive.tdf                                             ;         ;
+------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |pro_2003|single_chufa:U2|ram_logic:ram_logic_inst ; E:/Electronic-competition/2003-2/program/ram_logic.v ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |pro_2003|three_chufa:U3|ram_logic:ram_three_inst  ; E:/Electronic-competition/2003-2/program/ram_logic.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Partition Status Summary                                                             ;
+--------------------------------+-------------+---------------------------------------+
; Partition Name                 ; Synthesized ; Reason                                ;
+--------------------------------+-------------+---------------------------------------+
; Top                            ; yes         ; netlist type = Source File            ;
; vga_top:U6                     ; no          ; Netlist imported from another project ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes                   ;
; sld_hub:auto_hub               ; yes         ; Parameters changed                    ;
+--------------------------------+-------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |pro_2003                                    ; 436 (0)           ; 272 (0)      ; 1024              ; 0          ; 0    ; 0            ; |pro_2003                                                                                                                ; work         ;
;    |key_board:U4|                            ; 47 (47)           ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_board:U4                                                                                                   ; work         ;
;    |key_control:U5|                          ; 217 (87)          ; 76 (76)      ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_gbm:auto_generated|     ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_ive:divider|       ; 65 (65)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; work         ;
;       |lpm_divide:Div1|                      ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_gbm:auto_generated|     ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div1|lpm_divide_gbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div1|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_ive:divider|       ; 65 (65)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|key_control:U5|lpm_divide:Div1|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; work         ;
;    |shift_sig:U1|                            ; 50 (50)           ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|shift_sig:U1                                                                                                   ; work         ;
;    |single_chufa:U2|                         ; 58 (58)           ; 43 (43)      ; 512               ; 0          ; 0    ; 0            ; |pro_2003|single_chufa:U2                                                                                                ; work         ;
;       |ram_logic:ram_logic_inst|             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |pro_2003|single_chufa:U2|ram_logic:ram_logic_inst                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |pro_2003|single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component                                       ; work         ;
;             |altsyncram_4jt1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |pro_2003|single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated        ; work         ;
;    |three_chufa:U3|                          ; 64 (64)           ; 67 (67)      ; 512               ; 0          ; 0    ; 0            ; |pro_2003|three_chufa:U3                                                                                                 ; work         ;
;       |ram_logic:ram_three_inst|             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |pro_2003|three_chufa:U3|ram_logic:ram_three_inst                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |pro_2003|three_chufa:U3|ram_logic:ram_three_inst|altsyncram:altsyncram_component                                        ; work         ;
;             |altsyncram_4jt1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |pro_2003|three_chufa:U3|ram_logic:ram_three_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |pro_2003|three_chufa:U3|three_state                                                            ;
+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; three_state.0011 ; three_state.0010 ; three_state.0001 ; three_state.0000 ; three_state.0100 ;
+------------------+------------------+------------------+------------------+------------------+------------------+
; three_state.0000 ; 0                ; 0                ; 0                ; 0                ; 0                ;
; three_state.0001 ; 0                ; 0                ; 1                ; 1                ; 0                ;
; three_state.0010 ; 0                ; 1                ; 0                ; 1                ; 0                ;
; three_state.0011 ; 1                ; 0                ; 0                ; 1                ; 0                ;
; three_state.0100 ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |pro_2003|single_chufa:U2|sigle_state                 ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; sigle_state.000 ; sigle_state.010 ; sigle_state.001 ;
+-----------------+-----------------+-----------------+-----------------+
; sigle_state.000 ; 0               ; 0               ; 0               ;
; sigle_state.001 ; 1               ; 0               ; 1               ;
; sigle_state.010 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; single_chufa:U2|q_buffer[7]            ; Merged with three_chufa:U3|q_buffer[7] ;
; single_chufa:U2|q_buffer[6]            ; Merged with three_chufa:U3|q_buffer[6] ;
; single_chufa:U2|q_buffer[5]            ; Merged with three_chufa:U3|q_buffer[5] ;
; single_chufa:U2|q_buffer[4]            ; Merged with three_chufa:U3|q_buffer[4] ;
; single_chufa:U2|q_buffer[3]            ; Merged with three_chufa:U3|q_buffer[3] ;
; single_chufa:U2|q_buffer[2]            ; Merged with three_chufa:U3|q_buffer[2] ;
; single_chufa:U2|q_buffer[1]            ; Merged with three_chufa:U3|q_buffer[1] ;
; single_chufa:U2|q_buffer[0]            ; Merged with three_chufa:U3|q_buffer[0] ;
; single_chufa:U2|data_sig[7]            ; Merged with three_chufa:U3|data_sig[7] ;
; single_chufa:U2|data_sig[6]            ; Merged with three_chufa:U3|data_sig[6] ;
; single_chufa:U2|data_sig[5]            ; Merged with three_chufa:U3|data_sig[5] ;
; single_chufa:U2|data_sig[4]            ; Merged with three_chufa:U3|data_sig[4] ;
; single_chufa:U2|data_sig[3]            ; Merged with three_chufa:U3|data_sig[3] ;
; single_chufa:U2|data_sig[2]            ; Merged with three_chufa:U3|data_sig[2] ;
; single_chufa:U2|data_sig[1]            ; Merged with three_chufa:U3|data_sig[1] ;
; single_chufa:U2|data_sig[0]            ; Merged with three_chufa:U3|data_sig[0] ;
; single_chufa:U2|r_addr[5]              ; Merged with three_chufa:U3|r_addr[5]   ;
; single_chufa:U2|r_addr[4]              ; Merged with three_chufa:U3|r_addr[4]   ;
; single_chufa:U2|r_addr[3]              ; Merged with three_chufa:U3|r_addr[3]   ;
; single_chufa:U2|r_addr[2]              ; Merged with three_chufa:U3|r_addr[2]   ;
; single_chufa:U2|r_addr[1]              ; Merged with three_chufa:U3|r_addr[1]   ;
; single_chufa:U2|r_addr[0]              ; Merged with three_chufa:U3|r_addr[0]   ;
; key_board:U4|state[2]                  ; Stuck at GND due to stuck port data_in ;
; three_chufa:U3|three_state~4           ; Lost fanout                            ;
; three_chufa:U3|three_state~5           ; Lost fanout                            ;
; three_chufa:U3|three_state~7           ; Lost fanout                            ;
; single_chufa:U2|sigle_state~6          ; Lost fanout                            ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pro_2003|three_chufa:U3|cnt_100hz[28]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pro_2003|single_chufa:U2|cnt_100hz[8]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pro_2003|three_chufa:U3|w_addr[3]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pro_2003|key_control:U5|one_chufa_data[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pro_2003|key_control:U5|many_chufa_data[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pro_2003|single_chufa:U2|w_addr[1]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pro_2003|key_control:U5|vga_data[3]        ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |pro_2003|key_board:U4|cnt_time[3]          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pro_2003|key_control:U5|time_line[4]       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |pro_2003|key_board:U4|state[2]             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |pro_2003|key_board:U4|col[3]               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pro_2003|key_control:U5|time_line[0]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_chufa:U3|ram_logic:ram_three_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_sig:U1           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; NUM_100HZ      ; 00000000000000000000000000110001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_chufa:U2        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; NUM_100HZ      ; 00000000000000000000000000110001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_4jt1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_chufa:U3         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; NUM_100HZ      ; 00000000000000000000000000110001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_chufa:U3|ram_logic:ram_three_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4jt1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key_control:U5|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key_control:U5|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal131.inc        ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 76fa39e5e3333865ead3c4853c7cdc4b ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; db/altsyncram_4jt1.tdf                        ; Project Directory  ; work    ; b9ff2a8bca0d238173c62380f838f219 ;
; key_board.v                                   ; Project Directory  ; work    ; 3ad6c90d3f279da15edd68bc4aaff3c7 ;
; key_control.v                                 ; Project Directory  ; work    ; 82c8082f0fb29745c0784c0d22f45834 ;
; pro_2003.v                                    ; Project Directory  ; work    ; 313310fa37da92eeb8f5a7f5278669f6 ;
; ram_logic.v                                   ; Project Directory  ; work    ; 8d258def16d528cccffe6012fba8dbbf ;
; shift_sig.v                                   ; Project Directory  ; work    ; 27f7b6158b8200b7c9816f76e5b885c3 ;
; single_chufa.v                                ; Project Directory  ; work    ; 27ab8356dc9155bd6809b28994df9503 ;
; three_chufa.v                                 ; Project Directory  ; work    ; 117b42a681ebc06d9e6d06561fc44e02 ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                       ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |pro_2003                                            ; 92 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pro_2003                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                ; 92 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|sld_hub:auto_hub                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst| ; 91 (59)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                   ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                 ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |pro_2003|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 116                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 116                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 25937                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 4707                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 373                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 116                 ; 116              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Aug 02 20:26:20 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pro_2003 -c pro_2003
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vga_top.qxp
    Info (12023): Found entity 1: vga_top
Info (12021): Found 1 design units, including 1 entities, in source file key_control.v
    Info (12023): Found entity 1: key_control
Info (12021): Found 1 design units, including 1 entities, in source file tb_2003.v
    Info (12023): Found entity 1: tb_2003
Info (12021): Found 1 design units, including 1 entities, in source file three_chufa.v
    Info (12023): Found entity 1: three_chufa
Info (12021): Found 1 design units, including 1 entities, in source file key_board.v
    Info (12023): Found entity 1: key_board
Info (12021): Found 1 design units, including 1 entities, in source file single_chufa.v
    Info (12023): Found entity 1: single_chufa
Info (12021): Found 1 design units, including 1 entities, in source file shift_sig.v
    Info (12023): Found entity 1: shift_sig
Info (12021): Found 1 design units, including 1 entities, in source file pro_2003.v
    Info (12023): Found entity 1: pro_2003
Info (12021): Found 1 design units, including 1 entities, in source file ram_logic.v
    Info (12023): Found entity 1: ram_logic
Info (12021): Found 1 design units, including 1 entities, in source file ram_256x64.v
    Info (12023): Found entity 1: ram_256x64
Info (12127): Elaborating entity "pro_2003" for the top level hierarchy
Info (12128): Elaborating entity "shift_sig" for hierarchy "shift_sig:U1"
Info (12128): Elaborating entity "single_chufa" for hierarchy "single_chufa:U2"
Info (12128): Elaborating entity "ram_logic" for hierarchy "single_chufa:U2|ram_logic:ram_logic_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jt1.tdf
    Info (12023): Found entity 1: altsyncram_4jt1
Info (12128): Elaborating entity "altsyncram_4jt1" for hierarchy "single_chufa:U2|ram_logic:ram_logic_inst|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated"
Info (12128): Elaborating entity "three_chufa" for hierarchy "three_chufa:U3"
Info (12128): Elaborating entity "key_board" for hierarchy "key_board:U4"
Info (12128): Elaborating entity "key_control" for hierarchy "key_control:U5"
Warning (10230): Verilog HDL assignment warning at key_control.v(170): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at key_control.v(243): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "vga_top" for hierarchy "vga_top:U6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ma84.tdf
    Info (12023): Found entity 1: altsyncram_ma84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lai.tdf
    Info (12023): Found entity 1: cntr_lai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12208): 2 design partitions do not require synthesis
    Info (12227): Partition "vga_top:U6" does not require synthesis because its netlist was imported from a bottom-up project
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "key_control:U5|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "key_control:U5|Div1"
Info (12130): Elaborated megafunction instantiation "key_control:U5|lpm_divide:Div0"
Info (12133): Instantiated megafunction "key_control:U5|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 671 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 149 output pins
    Info (21061): Implemented 497 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21071): Implemented 1 partitions
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 190 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 130 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 672 megabytes
    Info: Processing ended: Wed Aug 02 20:26:29 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


