

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Thu Nov 21 13:55:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4066|  4066|  4066|  4066|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- copyLoop  |    32|    32|         8|          -|          -|     4|    no    |
        |- sizeLoop  |  4031|  4031|        36|          4|          4|  1000|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 4, D = 36, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	10  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	46  / (tmp_s)
	11  / (!tmp_s)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	10  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_s = alloca float"   --->   Operation 47 'alloca' 'p_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_1_s = alloca float"   --->   Operation 48 'alloca' 'p_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_2_s = alloca float"   --->   Operation 49 'alloca' 'p_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_3_s = alloca float"   --->   Operation 50 'alloca' 'p_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:26]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_3104_s = phi float [ undef, %0 ], [ %p_3104_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 62 'phi' 'p_3104_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_2103_s = phi float [ undef, %0 ], [ %p_2103_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 63 'phi' 'p_2103_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_1102_s = phi float [ undef, %0 ], [ %p_1102_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 64 'phi' 'p_1102_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_0101_s = phi float [ undef, %0 ], [ %p_0101_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 65 'phi' 'p_0101_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_375_s = phi float [ undef, %0 ], [ %p_375_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 66 'phi' 'p_375_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_274_s = phi float [ undef, %0 ], [ %p_274_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 67 'phi' 'p_274_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_173_s = phi float [ undef, %0 ], [ %p_173_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 68 'phi' 'p_173_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_072_s = phi float [ undef, %0 ], [ %p_072_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 69 'phi' 'p_072_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_346_s = phi float [ undef, %0 ], [ %p_346_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 70 'phi' 'p_346_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_245_s = phi float [ undef, %0 ], [ %p_245_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 71 'phi' 'p_245_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_144_s = phi float [ undef, %0 ], [ %p_144_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 72 'phi' 'p_144_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_043_s = phi float [ undef, %0 ], [ %p_043_1, %branch0 ]" [../myAccel.c:26]   --->   Operation 73 'phi' 'p_043_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%z = phi i3 [ 0, %0 ], [ %z_1, %branch0 ]"   --->   Operation 74 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.13ns)   --->   "%tmp = icmp eq i3 %z, -4" [../myAccel.c:26]   --->   Operation 75 'icmp' 'tmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.65ns)   --->   "%z_1 = add i3 %z, 1" [../myAccel.c:26]   --->   Operation 77 'add' 'z_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader5.preheader, label %2" [../myAccel.c:26]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i3 %z to i2" [../myAccel.c:26]   --->   Operation 79 'trunc' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_6, i2 0)" [../myAccel.c:28]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %tmp_1 to i64" [../myAccel.c:28]   --->   Operation 81 'zext' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 %tmp_2" [../myAccel.c:28]   --->   Operation 82 'getelementptr' 'data0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (8.75ns)   --->   "%data0_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 1) nounwind" [../myAccel.c:28]   --->   Operation 83 'readreq' 'data0_load_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader5" [../myAccel.c:35]   --->   Operation 84 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 85 [1/2] (8.75ns)   --->   "%data0_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 1) nounwind" [../myAccel.c:28]   --->   Operation 85 'readreq' 'data0_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:26]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:28]   --->   Operation 87 'read' 'data0_addr_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 88 [1/1] (1.30ns)   --->   "switch i2 %tmp_6, label %branch3 [
    i2 0, label %.branch0_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [../myAccel.c:28]   --->   Operation 88 'switch' <Predicate = true> <Delay = 1.30>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "store float %data0_addr_read, float* %p_2_s" [../myAccel.c:28]   --->   Operation 89 'store' <Predicate = (tmp_6 == 2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %branch0" [../myAccel.c:28]   --->   Operation 90 'br' <Predicate = (tmp_6 == 2)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "store float %data0_addr_read, float* %p_1_s" [../myAccel.c:28]   --->   Operation 91 'store' <Predicate = (tmp_6 == 1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %branch0" [../myAccel.c:28]   --->   Operation 92 'br' <Predicate = (tmp_6 == 1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store float %data0_addr_read, float* %p_0_s" [../myAccel.c:28]   --->   Operation 93 'store' <Predicate = (tmp_6 == 0)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %branch0" [../myAccel.c:28]   --->   Operation 94 'br' <Predicate = (tmp_6 == 0)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "store float %data0_addr_read, float* %p_3_s" [../myAccel.c:28]   --->   Operation 95 'store' <Predicate = (tmp_6 == 3)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %branch0" [../myAccel.c:28]   --->   Operation 96 'br' <Predicate = (tmp_6 == 3)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_4 = or i4 %tmp_1, 1" [../myAccel.c:29]   --->   Operation 97 'or' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %tmp_4 to i64" [../myAccel.c:29]   --->   Operation 98 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%data0_addr_1 = getelementptr inbounds float* %data0, i64 %tmp_5" [../myAccel.c:29]   --->   Operation 99 'getelementptr' 'data0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (8.75ns)   --->   "%data0_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_1, i32 3) nounwind" [../myAccel.c:29]   --->   Operation 100 'readreq' 'data0_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 101 [1/2] (8.75ns)   --->   "%data0_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_1, i32 3) nounwind" [../myAccel.c:29]   --->   Operation 101 'readreq' 'data0_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 102 [1/1] (8.75ns)   --->   "%data0_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:29]   --->   Operation 102 'read' 'data0_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 103 [1/1] (0.95ns)   --->   "%tmp_15 = icmp eq i2 %tmp_6, 0" [../myAccel.c:26]   --->   Operation 103 'icmp' 'tmp_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_16 = select i1 %tmp_15, float %data0_addr_1_read, float %p_043_s" [../myAccel.c:26]   --->   Operation 104 'select' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.95ns)   --->   "%tmp_17 = icmp eq i2 %tmp_6, 1" [../myAccel.c:26]   --->   Operation 105 'icmp' 'tmp_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_18 = select i1 %tmp_17, float %p_043_s, float %tmp_16" [../myAccel.c:26]   --->   Operation 106 'select' 'tmp_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.95ns)   --->   "%tmp_19 = icmp eq i2 %tmp_6, -2" [../myAccel.c:26]   --->   Operation 107 'icmp' 'tmp_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_043_1 = select i1 %tmp_19, float %p_043_s, float %tmp_18" [../myAccel.c:26]   --->   Operation 108 'select' 'p_043_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_144_1)   --->   "%tmp_30 = select i1 %tmp_17, float %data0_addr_1_read, float %p_144_s" [../myAccel.c:26]   --->   Operation 109 'select' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_144_1 = select i1 %tmp_19, float %p_144_s, float %tmp_30" [../myAccel.c:26]   --->   Operation 110 'select' 'p_144_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.69ns)   --->   "%p_245_1 = select i1 %tmp_19, float %data0_addr_1_read, float %p_245_s" [../myAccel.c:26]   --->   Operation 111 'select' 'p_245_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_31 = select i1 %tmp_15, float %p_346_s, float %data0_addr_1_read" [../myAccel.c:26]   --->   Operation 112 'select' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_32 = select i1 %tmp_17, float %p_346_s, float %tmp_31" [../myAccel.c:26]   --->   Operation 113 'select' 'tmp_32' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_346_1 = select i1 %tmp_19, float %p_346_s, float %tmp_32" [../myAccel.c:26]   --->   Operation 114 'select' 'p_346_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (8.75ns)   --->   "%data0_addr_1_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:30]   --->   Operation 115 'read' 'data0_addr_1_read_1' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_34)   --->   "%tmp_33 = select i1 %tmp_15, float %data0_addr_1_read_1, float %p_072_s" [../myAccel.c:26]   --->   Operation 116 'select' 'tmp_33' <Predicate = (!tmp_17 & !tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_34 = select i1 %tmp_17, float %p_072_s, float %tmp_33" [../myAccel.c:26]   --->   Operation 117 'select' 'tmp_34' <Predicate = (!tmp_19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_072_1 = select i1 %tmp_19, float %p_072_s, float %tmp_34" [../myAccel.c:26]   --->   Operation 118 'select' 'p_072_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_173_1)   --->   "%tmp_35 = select i1 %tmp_17, float %data0_addr_1_read_1, float %p_173_s" [../myAccel.c:26]   --->   Operation 119 'select' 'tmp_35' <Predicate = (!tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_173_1 = select i1 %tmp_19, float %p_173_s, float %tmp_35" [../myAccel.c:26]   --->   Operation 120 'select' 'p_173_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.69ns)   --->   "%p_274_1 = select i1 %tmp_19, float %data0_addr_1_read_1, float %p_274_s" [../myAccel.c:26]   --->   Operation 121 'select' 'p_274_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_36 = select i1 %tmp_15, float %p_375_s, float %data0_addr_1_read_1" [../myAccel.c:26]   --->   Operation 122 'select' 'tmp_36' <Predicate = (!tmp_17 & !tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_37 = select i1 %tmp_17, float %p_375_s, float %tmp_36" [../myAccel.c:26]   --->   Operation 123 'select' 'tmp_37' <Predicate = (!tmp_19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_375_1 = select i1 %tmp_19, float %p_375_s, float %tmp_37" [../myAccel.c:26]   --->   Operation 124 'select' 'p_375_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (8.75ns)   --->   "%data0_addr_1_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:31]   --->   Operation 125 'read' 'data0_addr_1_read_2' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 1.39>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_38 = select i1 %tmp_15, float %data0_addr_1_read_2, float %p_0101_s" [../myAccel.c:26]   --->   Operation 126 'select' 'tmp_38' <Predicate = (!tmp_17 & !tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_39 = select i1 %tmp_17, float %p_0101_s, float %tmp_38" [../myAccel.c:26]   --->   Operation 127 'select' 'tmp_39' <Predicate = (!tmp_19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_0101_1 = select i1 %tmp_19, float %p_0101_s, float %tmp_39" [../myAccel.c:26]   --->   Operation 128 'select' 'p_0101_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_1102_1)   --->   "%tmp_40 = select i1 %tmp_17, float %data0_addr_1_read_2, float %p_1102_s" [../myAccel.c:26]   --->   Operation 129 'select' 'tmp_40' <Predicate = (!tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_1102_1 = select i1 %tmp_19, float %p_1102_s, float %tmp_40" [../myAccel.c:26]   --->   Operation 130 'select' 'p_1102_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.69ns)   --->   "%p_2103_1 = select i1 %tmp_19, float %data0_addr_1_read_2, float %p_2103_s" [../myAccel.c:26]   --->   Operation 131 'select' 'p_2103_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_41 = select i1 %tmp_15, float %p_3104_s, float %data0_addr_1_read_2" [../myAccel.c:26]   --->   Operation 132 'select' 'tmp_41' <Predicate = (!tmp_17 & !tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_42 = select i1 %tmp_17, float %p_3104_s, float %tmp_41" [../myAccel.c:26]   --->   Operation 133 'select' 'tmp_42' <Predicate = (!tmp_19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_3104_1 = select i1 %tmp_19, float %p_3104_s, float %tmp_42" [../myAccel.c:26]   --->   Operation 134 'select' 'p_3104_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:26]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.74>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader4.preheader ], [ 0, %.preheader5.preheader ]"   --->   Operation 136 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.77ns)   --->   "%tmp_s = icmp eq i10 %i, -24" [../myAccel.c:35]   --->   Operation 137 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 138 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:35]   --->   Operation 139 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %.preheader4.preheader" [../myAccel.c:35]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:41]   --->   Operation 141 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_s)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 8.75>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8 = zext i12 %tmp_7 to i64" [../myAccel.c:41]   --->   Operation 142 'zext' 'tmp_8' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_8" [../myAccel.c:41]   --->   Operation 143 'getelementptr' 'data2_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_8" [../myAccel.c:49]   --->   Operation 144 'getelementptr' 'data1_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:49]   --->   Operation 145 'readreq' 'data1_addr_req' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 4> <Delay = 8.75>
ST_12 : Operation 146 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:49]   --->   Operation 146 'readreq' 'data1_addr_req' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 5> <Delay = 8.75>
ST_13 : Operation 147 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:49]   --->   Operation 147 'read' 'data1_addr_read' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 6> <Delay = 8.75>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%p_0_load = load float* %p_0_s" [../myAccel.c:49]   --->   Operation 148 'load' 'p_0_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%p_1_load = load float* %p_1_s" [../myAccel.c:49]   --->   Operation 149 'load' 'p_1_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%p_2_load = load float* %p_2_s" [../myAccel.c:49]   --->   Operation 150 'load' 'p_2_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%p_3_load = load float* %p_3_s" [../myAccel.c:49]   --->   Operation 151 'load' 'p_3_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_14 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %p_0_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 152 'fmul' 'tmp_9' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:49]   --->   Operation 153 'read' 'data1_addr_read_1' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_14 : Operation 154 [4/4] (5.70ns)   --->   "%tmp_24_1 = fmul float %p_1_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 154 'fmul' 'tmp_24_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [4/4] (5.70ns)   --->   "%tmp_24_2 = fmul float %p_2_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 155 'fmul' 'tmp_24_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [4/4] (5.70ns)   --->   "%tmp_24_3 = fmul float %p_3_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 156 'fmul' 'tmp_24_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 8.75>
ST_15 : Operation 157 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %p_0_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 157 'fmul' 'tmp_9' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %p_043_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 158 'fmul' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:49]   --->   Operation 159 'read' 'data1_addr_read_2' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_15 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_24_1 = fmul float %p_1_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 160 'fmul' 'tmp_24_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [4/4] (5.70ns)   --->   "%tmp_25_1 = fmul float %p_144_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 161 'fmul' 'tmp_25_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [3/4] (5.70ns)   --->   "%tmp_24_2 = fmul float %p_2_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 162 'fmul' 'tmp_24_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [4/4] (5.70ns)   --->   "%tmp_25_2 = fmul float %p_245_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 163 'fmul' 'tmp_25_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [3/4] (5.70ns)   --->   "%tmp_24_3 = fmul float %p_3_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 164 'fmul' 'tmp_24_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [4/4] (5.70ns)   --->   "%tmp_25_3 = fmul float %p_346_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 165 'fmul' 'tmp_25_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 8.75>
ST_16 : Operation 166 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %p_0_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 166 'fmul' 'tmp_9' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %p_043_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 167 'fmul' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [4/4] (5.70ns)   --->   "%tmp_12 = fmul float %p_072_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 168 'fmul' 'tmp_12' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:49]   --->   Operation 169 'read' 'data1_addr_read_3' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 170 [2/4] (5.70ns)   --->   "%tmp_24_1 = fmul float %p_1_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 170 'fmul' 'tmp_24_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [3/4] (5.70ns)   --->   "%tmp_25_1 = fmul float %p_144_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 171 'fmul' 'tmp_25_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [4/4] (5.70ns)   --->   "%tmp_27_1 = fmul float %p_173_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 172 'fmul' 'tmp_27_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [2/4] (5.70ns)   --->   "%tmp_24_2 = fmul float %p_2_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 173 'fmul' 'tmp_24_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [3/4] (5.70ns)   --->   "%tmp_25_2 = fmul float %p_245_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 174 'fmul' 'tmp_25_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [4/4] (5.70ns)   --->   "%tmp_27_2 = fmul float %p_274_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 175 'fmul' 'tmp_27_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [2/4] (5.70ns)   --->   "%tmp_24_3 = fmul float %p_3_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 176 'fmul' 'tmp_24_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [3/4] (5.70ns)   --->   "%tmp_25_3 = fmul float %p_346_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 177 'fmul' 'tmp_25_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_27_3 = fmul float %p_375_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 178 'fmul' 'tmp_27_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 5.70>
ST_17 : Operation 179 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %p_0_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 179 'fmul' 'tmp_9' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %p_043_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 180 'fmul' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [3/4] (5.70ns)   --->   "%tmp_12 = fmul float %p_072_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 181 'fmul' 'tmp_12' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [4/4] (5.70ns)   --->   "%tmp_20 = fmul float %p_0101_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 182 'fmul' 'tmp_20' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/4] (5.70ns)   --->   "%tmp_24_1 = fmul float %p_1_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 183 'fmul' 'tmp_24_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [2/4] (5.70ns)   --->   "%tmp_25_1 = fmul float %p_144_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 184 'fmul' 'tmp_25_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [3/4] (5.70ns)   --->   "%tmp_27_1 = fmul float %p_173_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 185 'fmul' 'tmp_27_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [4/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %p_1102_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 186 'fmul' 'tmp_29_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/4] (5.70ns)   --->   "%tmp_24_2 = fmul float %p_2_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 187 'fmul' 'tmp_24_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [2/4] (5.70ns)   --->   "%tmp_25_2 = fmul float %p_245_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 188 'fmul' 'tmp_25_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [3/4] (5.70ns)   --->   "%tmp_27_2 = fmul float %p_274_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 189 'fmul' 'tmp_27_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [4/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %p_2103_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 190 'fmul' 'tmp_29_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/4] (5.70ns)   --->   "%tmp_24_3 = fmul float %p_3_load, %data1_addr_read" [../myAccel.c:49]   --->   Operation 191 'fmul' 'tmp_24_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [2/4] (5.70ns)   --->   "%tmp_25_3 = fmul float %p_346_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 192 'fmul' 'tmp_25_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [3/4] (5.70ns)   --->   "%tmp_27_3 = fmul float %p_375_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 193 'fmul' 'tmp_27_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [4/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %p_3104_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 194 'fmul' 'tmp_29_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.70>
ST_18 : Operation 195 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %p_043_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 195 'fmul' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [2/4] (5.70ns)   --->   "%tmp_12 = fmul float %p_072_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 196 'fmul' 'tmp_12' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [3/4] (5.70ns)   --->   "%tmp_20 = fmul float %p_0101_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 197 'fmul' 'tmp_20' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/4] (5.70ns)   --->   "%tmp_25_1 = fmul float %p_144_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 198 'fmul' 'tmp_25_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_27_1 = fmul float %p_173_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 199 'fmul' 'tmp_27_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [3/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %p_1102_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 200 'fmul' 'tmp_29_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/4] (5.70ns)   --->   "%tmp_25_2 = fmul float %p_245_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 201 'fmul' 'tmp_25_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [2/4] (5.70ns)   --->   "%tmp_27_2 = fmul float %p_274_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 202 'fmul' 'tmp_27_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [3/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %p_2103_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 203 'fmul' 'tmp_29_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/4] (5.70ns)   --->   "%tmp_25_3 = fmul float %p_346_s, %data1_addr_read_1" [../myAccel.c:49]   --->   Operation 204 'fmul' 'tmp_25_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [2/4] (5.70ns)   --->   "%tmp_27_3 = fmul float %p_375_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 205 'fmul' 'tmp_27_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [3/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %p_3104_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 206 'fmul' 'tmp_29_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 7.25>
ST_19 : Operation 207 [5/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_9, %tmp_10" [../myAccel.c:49]   --->   Operation 207 'fadd' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/4] (5.70ns)   --->   "%tmp_12 = fmul float %p_072_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 208 'fmul' 'tmp_12' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [2/4] (5.70ns)   --->   "%tmp_20 = fmul float %p_0101_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 209 'fmul' 'tmp_20' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [5/5] (7.25ns)   --->   "%tmp_26_1 = fadd float %tmp_24_1, %tmp_25_1" [../myAccel.c:49]   --->   Operation 210 'fadd' 'tmp_26_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/4] (5.70ns)   --->   "%tmp_27_1 = fmul float %p_173_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 211 'fmul' 'tmp_27_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [2/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %p_1102_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 212 'fmul' 'tmp_29_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [5/5] (7.25ns)   --->   "%tmp_26_2 = fadd float %tmp_24_2, %tmp_25_2" [../myAccel.c:49]   --->   Operation 213 'fadd' 'tmp_26_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/4] (5.70ns)   --->   "%tmp_27_2 = fmul float %p_274_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 214 'fmul' 'tmp_27_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [2/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %p_2103_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 215 'fmul' 'tmp_29_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/4] (5.70ns)   --->   "%tmp_27_3 = fmul float %p_375_s, %data1_addr_read_2" [../myAccel.c:49]   --->   Operation 216 'fmul' 'tmp_27_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [2/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %p_3104_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 217 'fmul' 'tmp_29_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 7.25>
ST_20 : Operation 218 [4/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_9, %tmp_10" [../myAccel.c:49]   --->   Operation 218 'fadd' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/4] (5.70ns)   --->   "%tmp_20 = fmul float %p_0101_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 219 'fmul' 'tmp_20' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [4/5] (7.25ns)   --->   "%tmp_26_1 = fadd float %tmp_24_1, %tmp_25_1" [../myAccel.c:49]   --->   Operation 220 'fadd' 'tmp_26_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %p_1102_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 221 'fmul' 'tmp_29_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [4/5] (7.25ns)   --->   "%tmp_26_2 = fadd float %tmp_24_2, %tmp_25_2" [../myAccel.c:49]   --->   Operation 222 'fadd' 'tmp_26_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %p_2103_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 223 'fmul' 'tmp_29_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [5/5] (7.25ns)   --->   "%tmp_26_3 = fadd float %tmp_24_3, %tmp_25_3" [../myAccel.c:49]   --->   Operation 224 'fadd' 'tmp_26_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %p_3104_s, %data1_addr_read_3" [../myAccel.c:49]   --->   Operation 225 'fmul' 'tmp_29_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 7.25>
ST_21 : Operation 226 [3/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_9, %tmp_10" [../myAccel.c:49]   --->   Operation 226 'fadd' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [3/5] (7.25ns)   --->   "%tmp_26_1 = fadd float %tmp_24_1, %tmp_25_1" [../myAccel.c:49]   --->   Operation 227 'fadd' 'tmp_26_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [3/5] (7.25ns)   --->   "%tmp_26_2 = fadd float %tmp_24_2, %tmp_25_2" [../myAccel.c:49]   --->   Operation 228 'fadd' 'tmp_26_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_26_3 = fadd float %tmp_24_3, %tmp_25_3" [../myAccel.c:49]   --->   Operation 229 'fadd' 'tmp_26_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 7.25>
ST_22 : Operation 230 [2/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_9, %tmp_10" [../myAccel.c:49]   --->   Operation 230 'fadd' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [2/5] (7.25ns)   --->   "%tmp_26_1 = fadd float %tmp_24_1, %tmp_25_1" [../myAccel.c:49]   --->   Operation 231 'fadd' 'tmp_26_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [2/5] (7.25ns)   --->   "%tmp_26_2 = fadd float %tmp_24_2, %tmp_25_2" [../myAccel.c:49]   --->   Operation 232 'fadd' 'tmp_26_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [3/5] (7.25ns)   --->   "%tmp_26_3 = fadd float %tmp_24_3, %tmp_25_3" [../myAccel.c:49]   --->   Operation 233 'fadd' 'tmp_26_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 15> <Delay = 7.25>
ST_23 : Operation 234 [1/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_9, %tmp_10" [../myAccel.c:49]   --->   Operation 234 'fadd' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/5] (7.25ns)   --->   "%tmp_26_1 = fadd float %tmp_24_1, %tmp_25_1" [../myAccel.c:49]   --->   Operation 235 'fadd' 'tmp_26_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 236 [1/5] (7.25ns)   --->   "%tmp_26_2 = fadd float %tmp_24_2, %tmp_25_2" [../myAccel.c:49]   --->   Operation 236 'fadd' 'tmp_26_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 237 [2/5] (7.25ns)   --->   "%tmp_26_3 = fadd float %tmp_24_3, %tmp_25_3" [../myAccel.c:49]   --->   Operation 237 'fadd' 'tmp_26_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 16> <Delay = 7.25>
ST_24 : Operation 238 [5/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_11, %tmp_12" [../myAccel.c:49]   --->   Operation 238 'fadd' 'tmp_13' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [5/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %tmp_26_1, %tmp_27_1" [../myAccel.c:49]   --->   Operation 239 'fadd' 'tmp_28_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_26_3 = fadd float %tmp_24_3, %tmp_25_3" [../myAccel.c:49]   --->   Operation 240 'fadd' 'tmp_26_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 17> <Delay = 7.25>
ST_25 : Operation 241 [4/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_11, %tmp_12" [../myAccel.c:49]   --->   Operation 241 'fadd' 'tmp_13' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [4/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %tmp_26_1, %tmp_27_1" [../myAccel.c:49]   --->   Operation 242 'fadd' 'tmp_28_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [5/5] (7.25ns)   --->   "%tmp_28_2 = fadd float %tmp_26_2, %tmp_27_2" [../myAccel.c:49]   --->   Operation 243 'fadd' 'tmp_28_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [5/5] (7.25ns)   --->   "%tmp_28_3 = fadd float %tmp_26_3, %tmp_27_3" [../myAccel.c:49]   --->   Operation 244 'fadd' 'tmp_28_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 18> <Delay = 7.25>
ST_26 : Operation 245 [3/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_11, %tmp_12" [../myAccel.c:49]   --->   Operation 245 'fadd' 'tmp_13' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 246 [3/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %tmp_26_1, %tmp_27_1" [../myAccel.c:49]   --->   Operation 246 'fadd' 'tmp_28_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [4/5] (7.25ns)   --->   "%tmp_28_2 = fadd float %tmp_26_2, %tmp_27_2" [../myAccel.c:49]   --->   Operation 247 'fadd' 'tmp_28_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [4/5] (7.25ns)   --->   "%tmp_28_3 = fadd float %tmp_26_3, %tmp_27_3" [../myAccel.c:49]   --->   Operation 248 'fadd' 'tmp_28_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 19> <Delay = 7.25>
ST_27 : Operation 249 [2/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_11, %tmp_12" [../myAccel.c:49]   --->   Operation 249 'fadd' 'tmp_13' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [2/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %tmp_26_1, %tmp_27_1" [../myAccel.c:49]   --->   Operation 250 'fadd' 'tmp_28_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [3/5] (7.25ns)   --->   "%tmp_28_2 = fadd float %tmp_26_2, %tmp_27_2" [../myAccel.c:49]   --->   Operation 251 'fadd' 'tmp_28_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [3/5] (7.25ns)   --->   "%tmp_28_3 = fadd float %tmp_26_3, %tmp_27_3" [../myAccel.c:49]   --->   Operation 252 'fadd' 'tmp_28_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 20> <Delay = 7.25>
ST_28 : Operation 253 [1/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_11, %tmp_12" [../myAccel.c:49]   --->   Operation 253 'fadd' 'tmp_13' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %tmp_26_1, %tmp_27_1" [../myAccel.c:49]   --->   Operation 254 'fadd' 'tmp_28_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [2/5] (7.25ns)   --->   "%tmp_28_2 = fadd float %tmp_26_2, %tmp_27_2" [../myAccel.c:49]   --->   Operation 255 'fadd' 'tmp_28_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [2/5] (7.25ns)   --->   "%tmp_28_3 = fadd float %tmp_26_3, %tmp_27_3" [../myAccel.c:49]   --->   Operation 256 'fadd' 'tmp_28_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 21> <Delay = 7.25>
ST_29 : Operation 257 [5/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_13, %tmp_20" [../myAccel.c:49]   --->   Operation 257 'fadd' 'tmp_21' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/5] (7.25ns)   --->   "%tmp_28_2 = fadd float %tmp_26_2, %tmp_27_2" [../myAccel.c:49]   --->   Operation 258 'fadd' 'tmp_28_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/5] (7.25ns)   --->   "%tmp_28_3 = fadd float %tmp_26_3, %tmp_27_3" [../myAccel.c:49]   --->   Operation 259 'fadd' 'tmp_28_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 22> <Delay = 7.25>
ST_30 : Operation 260 [4/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_13, %tmp_20" [../myAccel.c:49]   --->   Operation 260 'fadd' 'tmp_21' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 261 [5/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_28_1, %tmp_29_1" [../myAccel.c:49]   --->   Operation 261 'fadd' 'tmp_30_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 262 [5/5] (7.25ns)   --->   "%tmp_30_2 = fadd float %tmp_28_2, %tmp_29_2" [../myAccel.c:49]   --->   Operation 262 'fadd' 'tmp_30_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [5/5] (7.25ns)   --->   "%tmp_30_3 = fadd float %tmp_28_3, %tmp_29_3" [../myAccel.c:49]   --->   Operation 263 'fadd' 'tmp_30_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 23> <Delay = 7.25>
ST_31 : Operation 264 [3/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_13, %tmp_20" [../myAccel.c:49]   --->   Operation 264 'fadd' 'tmp_21' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 265 [4/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_28_1, %tmp_29_1" [../myAccel.c:49]   --->   Operation 265 'fadd' 'tmp_30_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [4/5] (7.25ns)   --->   "%tmp_30_2 = fadd float %tmp_28_2, %tmp_29_2" [../myAccel.c:49]   --->   Operation 266 'fadd' 'tmp_30_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 267 [4/5] (7.25ns)   --->   "%tmp_30_3 = fadd float %tmp_28_3, %tmp_29_3" [../myAccel.c:49]   --->   Operation 267 'fadd' 'tmp_30_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 24> <Delay = 7.25>
ST_32 : Operation 268 [2/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_13, %tmp_20" [../myAccel.c:49]   --->   Operation 268 'fadd' 'tmp_21' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 269 [3/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_28_1, %tmp_29_1" [../myAccel.c:49]   --->   Operation 269 'fadd' 'tmp_30_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 270 [3/5] (7.25ns)   --->   "%tmp_30_2 = fadd float %tmp_28_2, %tmp_29_2" [../myAccel.c:49]   --->   Operation 270 'fadd' 'tmp_30_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 271 [3/5] (7.25ns)   --->   "%tmp_30_3 = fadd float %tmp_28_3, %tmp_29_3" [../myAccel.c:49]   --->   Operation 271 'fadd' 'tmp_30_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 25> <Delay = 7.25>
ST_33 : Operation 272 [1/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_13, %tmp_20" [../myAccel.c:49]   --->   Operation 272 'fadd' 'tmp_21' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 273 [2/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_28_1, %tmp_29_1" [../myAccel.c:49]   --->   Operation 273 'fadd' 'tmp_30_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 274 [2/5] (7.25ns)   --->   "%tmp_30_2 = fadd float %tmp_28_2, %tmp_29_2" [../myAccel.c:49]   --->   Operation 274 'fadd' 'tmp_30_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 275 [2/5] (7.25ns)   --->   "%tmp_30_3 = fadd float %tmp_28_3, %tmp_29_3" [../myAccel.c:49]   --->   Operation 275 'fadd' 'tmp_30_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 26> <Delay = 7.25>
ST_34 : Operation 276 [1/1] (6.78ns)   --->   "%tmp_25 = fcmp ole float %tmp_21, 1.000000e+02" [../myAccel.c:54]   --->   Operation 276 'fcmp' 'tmp_25' <Predicate = (!tmp_s)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 277 [1/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_28_1, %tmp_29_1" [../myAccel.c:49]   --->   Operation 277 'fadd' 'tmp_30_1' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 278 [1/5] (7.25ns)   --->   "%tmp_30_2 = fadd float %tmp_28_2, %tmp_29_2" [../myAccel.c:49]   --->   Operation 278 'fadd' 'tmp_30_2' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 279 [1/5] (7.25ns)   --->   "%tmp_30_3 = fadd float %tmp_28_3, %tmp_29_3" [../myAccel.c:49]   --->   Operation 279 'fadd' 'tmp_30_3' <Predicate = (!tmp_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 27> <Delay = 7.76>
ST_35 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_27_to_int = bitcast float %tmp_21 to i32" [../myAccel.c:54]   --->   Operation 280 'bitcast' 'tmp_27_to_int' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_27_to_int, i32 23, i32 30)" [../myAccel.c:54]   --->   Operation 281 'partselect' 'tmp_22' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %tmp_27_to_int to i23" [../myAccel.c:54]   --->   Operation 282 'trunc' 'tmp_23' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_22, -1" [../myAccel.c:54]   --->   Operation 283 'icmp' 'notlhs' <Predicate = (!tmp_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_23, 0" [../myAccel.c:54]   --->   Operation 284 'icmp' 'notrhs' <Predicate = (!tmp_s)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_24 = or i1 %notrhs, %notlhs" [../myAccel.c:54]   --->   Operation 285 'or' 'tmp_24' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_26 = and i1 %tmp_24, %tmp_25" [../myAccel.c:54]   --->   Operation 286 'and' 'tmp_26' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_30_1_to_int = bitcast float %tmp_30_1 to i32" [../myAccel.c:54]   --->   Operation 287 'bitcast' 'tmp_30_1_to_int' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_35 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_30_1_to_int, i32 23, i32 30)" [../myAccel.c:54]   --->   Operation 288 'partselect' 'tmp_27' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_35 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %tmp_30_1_to_int to i23" [../myAccel.c:54]   --->   Operation 289 'trunc' 'tmp_28' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_35 : Operation 290 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_27, -1" [../myAccel.c:54]   --->   Operation 290 'icmp' 'notlhs6' <Predicate = (!tmp_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 291 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_28, 0" [../myAccel.c:54]   --->   Operation 291 'icmp' 'notrhs7' <Predicate = (!tmp_s)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_43 = or i1 %notrhs7, %notlhs6" [../myAccel.c:54]   --->   Operation 292 'or' 'tmp_43' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ole float %tmp_30_1, 1.000000e+02" [../myAccel.c:54]   --->   Operation 293 'fcmp' 'tmp_44' <Predicate = (!tmp_s)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_45 = and i1 %tmp_43, %tmp_44" [../myAccel.c:54]   --->   Operation 294 'and' 'tmp_45' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_56 = or i1 %tmp_45, %tmp_26" [../myAccel.c:63]   --->   Operation 295 'or' 'tmp_56' <Predicate = (!tmp_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 28> <Delay = 6.78>
ST_36 : Operation 296 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ole float %tmp_30_2, 1.000000e+02" [../myAccel.c:54]   --->   Operation 296 'fcmp' 'tmp_49' <Predicate = (!tmp_s)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 29> <Delay = 7.76>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_30_2_to_int = bitcast float %tmp_30_2 to i32" [../myAccel.c:54]   --->   Operation 297 'bitcast' 'tmp_30_2_to_int' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_30_2_to_int, i32 23, i32 30)" [../myAccel.c:54]   --->   Operation 298 'partselect' 'tmp_46' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %tmp_30_2_to_int to i23" [../myAccel.c:54]   --->   Operation 299 'trunc' 'tmp_47' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (1.55ns)   --->   "%notlhs8 = icmp ne i8 %tmp_46, -1" [../myAccel.c:54]   --->   Operation 300 'icmp' 'notlhs8' <Predicate = (!tmp_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (2.44ns)   --->   "%notrhs9 = icmp eq i23 %tmp_47, 0" [../myAccel.c:54]   --->   Operation 301 'icmp' 'notrhs9' <Predicate = (!tmp_s)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_48 = or i1 %notrhs9, %notlhs8" [../myAccel.c:54]   --->   Operation 302 'or' 'tmp_48' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_50 = and i1 %tmp_48, %tmp_49" [../myAccel.c:54]   --->   Operation 303 'and' 'tmp_50' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_30_3_to_int = bitcast float %tmp_30_3 to i32" [../myAccel.c:54]   --->   Operation 304 'bitcast' 'tmp_30_3_to_int' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_30_3_to_int, i32 23, i32 30)" [../myAccel.c:54]   --->   Operation 305 'partselect' 'tmp_51' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %tmp_30_3_to_int to i23" [../myAccel.c:54]   --->   Operation 306 'trunc' 'tmp_52' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_51, -1" [../myAccel.c:54]   --->   Operation 307 'icmp' 'notlhs1' <Predicate = (!tmp_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 308 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_52, 0" [../myAccel.c:54]   --->   Operation 308 'icmp' 'notrhs1' <Predicate = (!tmp_s)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_53 = or i1 %notrhs1, %notlhs1" [../myAccel.c:54]   --->   Operation 309 'or' 'tmp_53' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (6.78ns)   --->   "%tmp_54 = fcmp ole float %tmp_30_3, 1.000000e+02" [../myAccel.c:54]   --->   Operation 310 'fcmp' 'tmp_54' <Predicate = (!tmp_s)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_55 = and i1 %tmp_53, %tmp_54" [../myAccel.c:54]   --->   Operation 311 'and' 'tmp_55' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_57 = or i1 %tmp_55, %tmp_50" [../myAccel.c:63]   --->   Operation 312 'or' 'tmp_57' <Predicate = (!tmp_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 30> <Delay = 6.68>
ST_38 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_58 = or i1 %tmp_57, %tmp_56" [../myAccel.c:63]   --->   Operation 313 'or' 'tmp_58' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 314 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %tmp_58, float 1.000000e+00, float 0.000000e+00" [../myAccel.c:63]   --->   Operation 314 'select' 'tmp_14' <Predicate = (!tmp_s)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 315 [4/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_21, %tmp_14" [../myAccel.c:63]   --->   Operation 315 'fmul' 'tmp_29' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 31> <Delay = 5.70>
ST_39 : Operation 316 [3/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_21, %tmp_14" [../myAccel.c:63]   --->   Operation 316 'fmul' 'tmp_29' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 317 [4/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %tmp_30_1, %tmp_14" [../myAccel.c:63]   --->   Operation 317 'fmul' 'tmp_37_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 32> <Delay = 5.70>
ST_40 : Operation 318 [2/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_21, %tmp_14" [../myAccel.c:63]   --->   Operation 318 'fmul' 'tmp_29' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [3/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %tmp_30_1, %tmp_14" [../myAccel.c:63]   --->   Operation 319 'fmul' 'tmp_37_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 320 [4/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %tmp_30_2, %tmp_14" [../myAccel.c:63]   --->   Operation 320 'fmul' 'tmp_37_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 5.70>
ST_41 : Operation 321 [1/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_21, %tmp_14" [../myAccel.c:63]   --->   Operation 321 'fmul' 'tmp_29' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 322 [2/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %tmp_30_1, %tmp_14" [../myAccel.c:63]   --->   Operation 322 'fmul' 'tmp_37_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 323 [3/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %tmp_30_2, %tmp_14" [../myAccel.c:63]   --->   Operation 323 'fmul' 'tmp_37_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 324 [4/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %tmp_30_3, %tmp_14" [../myAccel.c:63]   --->   Operation 324 'fmul' 'tmp_37_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 34> <Delay = 8.75>
ST_42 : Operation 325 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:63]   --->   Operation 325 'writereq' 'data2_addr_req' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_42 : Operation 326 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29) nounwind" [../myAccel.c:63]   --->   Operation 326 'write' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_42 : Operation 327 [1/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %tmp_30_1, %tmp_14" [../myAccel.c:63]   --->   Operation 327 'fmul' 'tmp_37_1' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 328 [2/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %tmp_30_2, %tmp_14" [../myAccel.c:63]   --->   Operation 328 'fmul' 'tmp_37_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 329 [3/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %tmp_30_3, %tmp_14" [../myAccel.c:63]   --->   Operation 329 'fmul' 'tmp_37_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 35> <Delay = 8.75>
ST_43 : Operation 330 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_37_1) nounwind" [../myAccel.c:63]   --->   Operation 330 'write' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_43 : Operation 331 [1/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %tmp_30_2, %tmp_14" [../myAccel.c:63]   --->   Operation 331 'fmul' 'tmp_37_2' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 332 [2/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %tmp_30_3, %tmp_14" [../myAccel.c:63]   --->   Operation 332 'fmul' 'tmp_37_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 36> <Delay = 8.75>
ST_44 : Operation 333 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_37_2) nounwind" [../myAccel.c:63]   --->   Operation 333 'write' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_44 : Operation 334 [1/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %tmp_30_3, %tmp_14" [../myAccel.c:63]   --->   Operation 334 'fmul' 'tmp_37_3' <Predicate = (!tmp_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 37> <Delay = 8.75>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [../myAccel.c:36]   --->   Operation 335 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_45 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [../myAccel.c:36]   --->   Operation 336 'specregionbegin' 'tmp_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_45 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:37]   --->   Operation 337 'specpipeline' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_45 : Operation 338 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_37_3) nounwind" [../myAccel.c:63]   --->   Operation 338 'write' <Predicate = (!tmp_s)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_45 : Operation 339 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [../myAccel.c:67]   --->   Operation 339 'specregionend' 'empty_5' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_45 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader5" [../myAccel.c:35]   --->   Operation 340 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 46 <SV = 3> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:68]   --->   Operation 341 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_3104_s', ../myAccel.c:26) with incoming values : ('p_3104_1', ../myAccel.c:26) [23]  (1.77 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'phi' operation ('z') with incoming values : ('z', ../myAccel.c:26) [35]  (0 ns)
	'getelementptr' operation ('data0_addr', ../myAccel.c:28) [45]  (0 ns)
	bus request on port 'data0' (../myAccel.c:28) [46]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:28) [46]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:28) [47]  (8.75 ns)
	'store' operation (../myAccel.c:28) of variable 'data0_addr_read', ../myAccel.c:28 on local variable 'p_2_s' [50]  (0 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:29) [65]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:29) [66]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:30) [79]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:31) [89]  (8.75 ns)

 <State 9>: 1.4ns
The critical path consists of the following:
	'select' operation ('tmp_38', ../myAccel.c:26) [90]  (0 ns)
	'select' operation ('tmp_39', ../myAccel.c:26) [91]  (0.698 ns)
	'select' operation ('p_0101_1', ../myAccel.c:26) [92]  (0.698 ns)

 <State 10>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ../myAccel.c:35) [104]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 11>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data1_addr', ../myAccel.c:49) [119]  (0 ns)
	bus request on port 'data1' (../myAccel.c:49) [120]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'data1' (../myAccel.c:49) [120]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'data1' (../myAccel.c:49) [121]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'data1' (../myAccel.c:49) [123]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'data1' (../myAccel.c:49) [126]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'data1' (../myAccel.c:49) [129]  (8.75 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', ../myAccel.c:49) [122]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', ../myAccel.c:49) [124]  (5.7 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../myAccel.c:49) [125]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../myAccel.c:49) [125]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../myAccel.c:49) [125]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../myAccel.c:49) [125]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../myAccel.c:49) [125]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', ../myAccel.c:49) [128]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', ../myAccel.c:49) [128]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', ../myAccel.c:49) [128]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', ../myAccel.c:49) [128]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', ../myAccel.c:49) [128]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', ../myAccel.c:49) [131]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', ../myAccel.c:49) [131]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', ../myAccel.c:49) [131]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', ../myAccel.c:49) [131]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', ../myAccel.c:49) [131]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_30_1', ../myAccel.c:49) [146]  (7.26 ns)

 <State 35>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_44', ../myAccel.c:54) [153]  (6.79 ns)
	'and' operation ('tmp_45', ../myAccel.c:54) [154]  (0 ns)
	'or' operation ('tmp_56', ../myAccel.c:63) [185]  (0.978 ns)

 <State 36>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', ../myAccel.c:54) [168]  (6.79 ns)

 <State 37>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_54', ../myAccel.c:54) [183]  (6.79 ns)
	'and' operation ('tmp_55', ../myAccel.c:54) [184]  (0 ns)
	'or' operation ('tmp_57', ../myAccel.c:63) [186]  (0.978 ns)

 <State 38>: 6.68ns
The critical path consists of the following:
	'or' operation ('tmp_58', ../myAccel.c:63) [187]  (0 ns)
	'select' operation ('tmp_14', ../myAccel.c:63) [188]  (0.978 ns)
	'fmul' operation ('tmp_29', ../myAccel.c:63) [189]  (5.7 ns)

 <State 39>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29', ../myAccel.c:63) [189]  (5.7 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29', ../myAccel.c:63) [189]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29', ../myAccel.c:63) [189]  (5.7 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:63) [190]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:63) [193]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:63) [195]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:63) [197]  (8.75 ns)

 <State 46>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
