## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Fri Aug 31 15:18:14 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 15:18:14 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_double_div4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_double_div4.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_double_div4.tcl -notrace
Command: synth_design -top operator_double_div4 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30199 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.352 ; gain = 80.895 ; free physical = 1647 ; free virtual = 9367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_double_div4' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:98]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:13' bound to instance 'operator_double_dbkb_U1' of component 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:149]
INFO: [Synth 8-638] synthesizing module 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dbkb' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 55 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:13' bound to instance 'operator_double_dcud_U2' of component 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:165]
INFO: [Synth 8-638] synthesizing module 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 55 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dcud' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_div4' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:25]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[54]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[53]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[52]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[50]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[49]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[48]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[47]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[46]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[45]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[44]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[43]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[42]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[41]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[40]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[39]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[38]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[37]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[36]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[35]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[34]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[33]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[32]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[8]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[7]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[6]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[5]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[4]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[3]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[2]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[50]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[49]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[48]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[47]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[46]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[45]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[44]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[43]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[42]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[41]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[40]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[39]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[38]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[37]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[36]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[35]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[34]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[33]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[32]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[8]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[7]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[6]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.977 ; gain = 126.520 ; free physical = 1659 ; free virtual = 9379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.977 ; gain = 126.520 ; free physical = 1659 ; free virtual = 9379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.977 ; gain = 126.520 ; free physical = 1659 ; free virtual = 9379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1659.453 ; gain = 0.000 ; free physical = 1387 ; free virtual = 9108
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1465 ; free virtual = 9185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1465 ; free virtual = 9185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1467 ; free virtual = 9186
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_300_reg' and it is trimmed from '55' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.vhd:213]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_160_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_94_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_100_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1458 ; free virtual = 9178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 6     
	               52 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_double_div4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               52 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module operator_double_dbkb 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 6     
	                2 Bit    Registers := 6     
Module operator_double_dcud 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 6     
	                2 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U2/din1_cast_array_reg[0][1:0]' into 'operator_double_dbkb_U1/din1_cast_array_reg[0][1:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:62]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U2/dout_array_loop[1].din1_cast_array_reg[1][1:0]' into 'operator_double_dbkb_U1/dout_array_loop[1].din1_cast_array_reg[1][1:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U2/dout_array_loop[2].din1_cast_array_reg[2][1:0]' into 'operator_double_dbkb_U1/dout_array_loop[2].din1_cast_array_reg[2][1:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U2/dout_array_loop[3].din1_cast_array_reg[3][1:0]' into 'operator_double_dbkb_U1/dout_array_loop[3].din1_cast_array_reg[3][1:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U2/dout_array_loop[4].din1_cast_array_reg[4][1:0]' into 'operator_double_dbkb_U1/dout_array_loop[4].din1_cast_array_reg[4][1:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U2/dout_array_loop[5].din1_cast_array_reg[5][1:0]' into 'operator_double_dbkb_U1/dout_array_loop[5].din1_cast_array_reg[5][1:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U2/din1_cast_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U2/dout_array_loop[1].din1_cast_array_reg[1] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U2/dout_array_loop[2].din1_cast_array_reg[2] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U2/dout_array_loop[3].din1_cast_array_reg[3] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U2/dout_array_loop[4].din1_cast_array_reg[4] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U2/dout_array_loop[5].din1_cast_array_reg[5] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-5546] ROM "icmp4_fu_160_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_94_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'operator_double_dbkb_U1/dout_array_reg[0][51:0]' into 'operator_double_dcud_U2/dout_array_reg[0][51:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:61]
INFO: [Synth 8-4471] merging register 'operator_double_dbkb_U1/dout_array_loop[1].dout_array_reg[1][51:0]' into 'operator_double_dcud_U2/dout_array_loop[1].dout_array_reg[1][51:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
INFO: [Synth 8-4471] merging register 'operator_double_dbkb_U1/dout_array_loop[2].dout_array_reg[2][51:0]' into 'operator_double_dcud_U2/dout_array_loop[2].dout_array_reg[2][51:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
INFO: [Synth 8-4471] merging register 'operator_double_dbkb_U1/dout_array_loop[3].dout_array_reg[3][51:0]' into 'operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][51:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
INFO: [Synth 8-4471] merging register 'operator_double_dbkb_U1/dout_array_loop[4].dout_array_reg[4][51:0]' into 'operator_double_dcud_U2/dout_array_loop[4].dout_array_reg[4][51:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dbkb_U1/dout_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dbkb_U1/dout_array_loop[1].dout_array_reg[1] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dbkb_U1/dout_array_loop[2].dout_array_reg[2] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dbkb_U1/dout_array_loop[3].dout_array_reg[3] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dbkb_U1/dout_array_loop[4].dout_array_reg[4] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_dbkb.vhd:83]
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U1/dout_array_loop[5].din1_cast_array_reg[5][1]) is unused and will be removed from module operator_double_div4.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U2/dout_array_loop[5].dout_array_reg[5][54]) is unused and will be removed from module operator_double_div4.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U2/dout_array_loop[5].dout_array_reg[5][53]) is unused and will be removed from module operator_double_div4.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U2/dout_array_loop[5].dout_array_reg[5][52]) is unused and will be removed from module operator_double_div4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1435 ; free virtual = 9163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1294 ; free virtual = 9023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1281 ; free virtual = 9014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|operator_double_div4 | operator_double_dbkb_U1/dout_array_loop[4].din1_cast_array_reg[4][1] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|operator_double_div4 | operator_double_dbkb_U1/dout_array_loop[5].din1_cast_array_reg[5][0] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|operator_double_div4 | operator_double_dcud_U2/dout_array_loop[4].dout_array_reg[4][51]     | 5      | 52    | YES          | NO                 | YES               | 52     | 0       | 
+---------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |    64|
|2     |LUT3   |   206|
|3     |LUT4   |     8|
|4     |LUT5   |    62|
|5     |LUT6   |     4|
|6     |SRL16E |    54|
|7     |FDRE   |   397|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------+------+
|      |Instance                  |Module               |Cells |
+------+--------------------------+---------------------+------+
|1     |top                       |                     |   796|
|2     |  operator_double_dbkb_U1 |operator_double_dbkb |   167|
|3     |  operator_double_dcud_U2 |operator_double_dcud |   366|
+------+--------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.453 ; gain = 473.996 ; free physical = 1280 ; free virtual = 9011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.453 ; gain = 126.520 ; free physical = 1332 ; free virtual = 9066
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.461 ; gain = 473.996 ; free physical = 1332 ; free virtual = 9066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1659.461 ; gain = 474.109 ; free physical = 1308 ; free virtual = 9045
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/synth_1/operator_double_div4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_double_div4_utilization_synth.rpt -pb operator_double_div4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1683.465 ; gain = 0.000 ; free physical = 1271 ; free virtual = 9010
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:19:04 2018...
[Fri Aug 31 15:19:04 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.457 ; gain = 0.000 ; free physical = 1836 ; free virtual = 9571
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/operator_double_div4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1488.801 ; gain = 303.344 ; free physical = 1591 ; free virtual = 9323
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1488.801 ; gain = 0.000 ; free physical = 1588 ; free virtual = 9321
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 2014.383 ; gain = 525.582 ; free physical = 1180 ; free virtual = 8916
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 15:19:50 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 15:19:50 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_double_div4.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_double_div4.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_double_div4.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1055 ; free virtual = 8788
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1983.949 ; gain = 800.609 ; free physical = 273 ; free virtual = 8041
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.965 ; gain = 48.016 ; free physical = 245 ; free virtual = 8006

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101937268

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 246 ; free virtual = 8007

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101937268

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 101937268

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 101937268

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 101937268

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 101937268

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 101937268

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
Ending Logic Optimization Task | Checksum: 101937268

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 101937268

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 101937268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 310 ; free virtual = 8071
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_double_div4_drc_opted.rpt -pb operator_double_div4_drc_opted.pb -rpx operator_double_div4_drc_opted.rpx
Command: report_drc -file operator_double_div4_drc_opted.rpt -pb operator_double_div4_drc_opted.pb -rpx operator_double_div4_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 266 ; free virtual = 8042
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8ffcbcf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 266 ; free virtual = 8042
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 266 ; free virtual = 8042

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4cf63b3

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2031.965 ; gain = 0.000 ; free physical = 270 ; free virtual = 8037

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19ca63849

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2058.988 ; gain = 27.023 ; free physical = 268 ; free virtual = 8036

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ca63849

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2058.988 ; gain = 27.023 ; free physical = 268 ; free virtual = 8036
Phase 1 Placer Initialization | Checksum: 19ca63849

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2058.988 ; gain = 27.023 ; free physical = 268 ; free virtual = 8036

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1decf4ef9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2091.004 ; gain = 59.039 ; free physical = 266 ; free virtual = 8033

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.012 ; gain = 0.000 ; free physical = 252 ; free virtual = 8020

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13d2ca626

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 252 ; free virtual = 8020
Phase 2 Global Placement | Checksum: 13eb68ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 252 ; free virtual = 8020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13eb68ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 252 ; free virtual = 8020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1521f5f77

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8019

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e34e773f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8019

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1561f45ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8019

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2125ecf37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 248 ; free virtual = 8015

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1523c117c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 248 ; free virtual = 8015

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1523c117c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 248 ; free virtual = 8015
Phase 3 Detail Placement | Checksum: 1523c117c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 248 ; free virtual = 8015

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a8162c05

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a8162c05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 249 ; free virtual = 8016
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19f45ab0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 249 ; free virtual = 8016
Phase 4.1 Post Commit Optimization | Checksum: 19f45ab0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 249 ; free virtual = 8016

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f45ab0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8018

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19f45ab0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8018

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e2a45fb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8018
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e2a45fb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 251 ; free virtual = 8018
Ending Placer Task | Checksum: 67dc7be6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.012 ; gain = 75.047 ; free physical = 269 ; free virtual = 8036
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2107.012 ; gain = 0.000 ; free physical = 268 ; free virtual = 8035
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_double_div4_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2107.012 ; gain = 0.000 ; free physical = 254 ; free virtual = 8019
INFO: [runtcl-4] Executing : report_utilization -file operator_double_div4_utilization_placed.rpt -pb operator_double_div4_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2107.012 ; gain = 0.000 ; free physical = 267 ; free virtual = 8029
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_double_div4_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2107.012 ; gain = 0.000 ; free physical = 267 ; free virtual = 8029
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2107.012 ; gain = 0.000 ; free physical = 262 ; free virtual = 8026
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3cdb10fe ConstDB: 0 ShapeSum: 2b016ae8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 92b335af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2243.828 ; gain = 136.816 ; free physical = 135 ; free virtual = 7820
Post Restoration Checksum: NetGraph: 668a032a NumContArr: 2c293285 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 92b335af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2243.828 ; gain = 136.816 ; free physical = 135 ; free virtual = 7820

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 92b335af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2259.828 ; gain = 152.816 ; free physical = 140 ; free virtual = 7802

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 92b335af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2259.828 ; gain = 152.816 ; free physical = 145 ; free virtual = 7801
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 213bcf982

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 148 ; free virtual = 7801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.615  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a2c5f1a4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 146 ; free virtual = 7800

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17628b903

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 139 ; free virtual = 7793

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.496  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1609cee68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793
Phase 4 Rip-up And Reroute | Checksum: 1609cee68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1609cee68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1609cee68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793
Phase 5 Delay and Skew Optimization | Checksum: 1609cee68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1540eff3c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.496  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1540eff3c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793
Phase 6 Post Hold Fix | Checksum: 1540eff3c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0204465 %
  Global Horizontal Routing Utilization  = 0.0244246 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e1674d49

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.648 ; gain = 164.637 ; free physical = 145 ; free virtual = 7793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e1674d49

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.648 ; gain = 165.637 ; free physical = 144 ; free virtual = 7792

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a969d82b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.648 ; gain = 165.637 ; free physical = 144 ; free virtual = 7792

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.496  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a969d82b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.648 ; gain = 165.637 ; free physical = 145 ; free virtual = 7793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.648 ; gain = 165.637 ; free physical = 166 ; free virtual = 7814

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2272.648 ; gain = 165.637 ; free physical = 166 ; free virtual = 7814
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2272.648 ; gain = 0.000 ; free physical = 164 ; free virtual = 7813
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_double_div4_drc_routed.rpt -pb operator_double_div4_drc_routed.pb -rpx operator_double_div4_drc_routed.rpx
Command: report_drc -file operator_double_div4_drc_routed.rpt -pb operator_double_div4_drc_routed.pb -rpx operator_double_div4_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_double_div4_methodology_drc_routed.rpt -pb operator_double_div4_methodology_drc_routed.pb -rpx operator_double_div4_methodology_drc_routed.rpx
Command: report_methodology -file operator_double_div4_methodology_drc_routed.rpt -pb operator_double_div4_methodology_drc_routed.pb -rpx operator_double_div4_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4/impl/vhdl/project.runs/impl_1/operator_double_div4_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_double_div4_power_routed.rpt -pb operator_double_div4_power_summary_routed.pb -rpx operator_double_div4_power_routed.rpx
Command: report_power -file operator_double_div4_power_routed.rpt -pb operator_double_div4_power_summary_routed.pb -rpx operator_double_div4_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_double_div4_route_status.rpt -pb operator_double_div4_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_double_div4_timing_summary_routed.rpt -pb operator_double_div4_timing_summary_routed.pb -rpx operator_double_div4_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_double_div4_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_double_div4_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_double_div4_bus_skew_routed.rpt -pb operator_double_div4_bus_skew_routed.pb -rpx operator_double_div4_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:21:23 2018...
[Fri Aug 31 15:21:23 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2061.547 ; gain = 4.000 ; free physical = 1282 ; free virtual = 8923
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2188.875 ; gain = 0.000 ; free physical = 1188 ; free virtual = 8823
Restored from archive | CPU: 0.050000 secs | Memory: 0.687347 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2188.875 ; gain = 0.000 ; free physical = 1188 ; free virtual = 8823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2244.902 ; gain = 56.027 ; free physical = 1186 ; free virtual = 8821


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div4
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:21:24 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          146
LUT:            396
FF:             398
DSP:              0
BRAM:             0
SRL:             54
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    1.607
CP achieved post-implementation:    2.004
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:21:24 2018...
