Protel Design System Design Rule Check
PCB File : C:\Users\grayd\home\git\Altium-Designs\CPRacing Designs\BMS Master\BMS Master 3.PcbDoc
Date     : 3/6/2019
Time     : 22:54:53

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=10mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=5mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C1-1(95.65mm,32.218mm) on Top Layer And Pad C1-2(97mm,32.218mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C11-1(51.877mm,43.514mm) on Bottom Layer And Pad C11-2(51.877mm,42.164mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C12-1(42.164mm,38.989mm) on Bottom Layer And Pad C12-2(43.514mm,38.989mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C17-1(52.325mm,43mm) on Top Layer And Pad C17-2(53.675mm,43mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C18-1(46mm,51.675mm) on Top Layer And Pad C18-2(46mm,50.325mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C19-1(53.675mm,47mm) on Top Layer And Pad C19-2(52.325mm,47mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C2-1(102mm,47.762mm) on Top Layer And Pad C2-2(102mm,46.412mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C23-1(71.647mm,40.6mm) on Top Layer And Pad C23-2(70.692mm,39.645mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C24-1(57.734mm,50.363mm) on Top Layer And Pad C24-2(58.689mm,51.318mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C3-1(83.675mm,42mm) on Top Layer And Pad C3-2(82.325mm,42mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C4-1(68.072mm,35.306mm) on Bottom Layer And Pad C4-2(68.072mm,33.956mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C5-1(59.378mm,53.355mm) on Top Layer And Pad C5-2(60.333mm,52.4mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C6-1(80.096mm,52.969mm) on Top Layer And Pad C6-2(79.142mm,52.015mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C7-1(69.001mm,29.845mm) on Bottom Layer And Pad C7-2(67.651mm,29.845mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C8-1(98mm,34.043mm) on Bottom Layer And Pad C8-2(98mm,32.693mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C9-1(97.703mm,29.845mm) on Bottom Layer And Pad C9-2(96.353mm,29.845mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-1(53.1mm,56.825mm) on Bottom Layer And Pad J1-2(53.75mm,56.825mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-2(53.75mm,56.825mm) on Bottom Layer And Pad J1-3(54.4mm,56.825mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-3(54.4mm,56.825mm) on Bottom Layer And Pad J1-4(55.05mm,56.825mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-4(55.05mm,56.825mm) on Bottom Layer And Pad J1-5(55.7mm,56.825mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Via (93.828mm,37.385mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R10-1(80.613mm,31.987mm) on Top Layer And Pad R10-2(80.613mm,30.687mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-1(82.125mm,55.8mm) on Top Layer And Pad R1-2(82.125mm,54.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R11-1(85.516mm,35.403mm) on Top Layer And Pad R11-2(85.516mm,36.703mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R12-1(75.033mm,32.273mm) on Top Layer And Pad R12-2(75.033mm,30.973mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R13-1(59.817mm,30.861mm) on Top Layer And Pad R13-2(59.817mm,32.161mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R14-1(96.647mm,30.067mm) on Top Layer And Pad R14-2(96.647mm,28.767mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R15-1(79.248mm,35.276mm) on Top Layer And Pad R15-2(79.248mm,36.576mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R16-1(41.783mm,42.052mm) on Bottom Layer And Pad R16-2(41.783mm,40.752mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R17-1(41.783mm,45.227mm) on Bottom Layer And Pad R17-2(41.783mm,43.927mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R18-1(45.491mm,46.609mm) on Bottom Layer And Pad R18-2(44.191mm,46.609mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R19-1(101.708mm,52.192mm) on Top Layer And Pad R19-2(103.008mm,52.192mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R20-1(100.137mm,50mm) on Top Layer And Pad R20-2(101.437mm,50mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R2-1(83.853mm,55.823mm) on Top Layer And Pad R2-2(83.853mm,54.523mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R21-1(52.35mm,45mm) on Top Layer And Pad R21-2(53.65mm,45mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R2-2(83.853mm,54.523mm) on Top Layer And Via (83.178mm,53.349mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R22-1(52.35mm,41mm) on Top Layer And Pad R22-2(53.65mm,41mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R23-1(50mm,51.65mm) on Top Layer And Pad R23-2(50mm,50.35mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad R23-2(50mm,50.35mm) on Top Layer And Via (49mm,49.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R24-1(48mm,51.65mm) on Top Layer And Pad R24-2(48mm,50.35mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad R24-2(48mm,50.35mm) on Top Layer And Via (49mm,49.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R3-1(92.583mm,46.562mm) on Top Layer And Pad R3-2(92.583mm,47.862mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R4-1(52.203mm,31.607mm) on Bottom Layer And Pad R4-2(52.203mm,30.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R5-1(45.966mm,34.192mm) on Bottom Layer And Pad R5-2(44.666mm,34.192mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R6-1(88.743mm,49.276mm) on Top Layer And Pad R6-2(90.043mm,49.276mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R7-1(88.743mm,51.134mm) on Top Layer And Pad R7-2(90.043mm,51.134mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R8-1(76.659mm,49.532mm) on Top Layer And Pad R8-2(77.579mm,50.452mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R9-1(69.866mm,55.96mm) on Top Layer And Pad R9-2(70.786mm,56.88mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-1(45mm,52.35mm) on Bottom Layer And Pad U8-2(45mm,53mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-2(45mm,53mm) on Bottom Layer And Pad U8-3(45mm,53.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-4(46.9mm,53.65mm) on Bottom Layer And Pad U8-5(46.9mm,53mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-5(46.9mm,53mm) on Bottom Layer And Pad U8-6(46.9mm,52.35mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (48.239mm,48.725mm) from Top Layer to Bottom Layer And Via (49mm,49.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (56.5mm,51.875mm) from Top Layer to Bottom Layer And Via (57.504mm,52.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Via (81.407mm,50.586mm) from Top Layer to Bottom Layer And Via (82.469mm,50.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.157mm] / [Bottom Solder] Mask Sliver [0.157mm]
Rule Violations :55

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (53.493mm,34.767mm) on Bottom Overlay And Pad D2-1(54.743mm,34.417mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Arc (78.313mm,36.814mm) on Top Overlay And Pad R15-2(79.248mm,36.576mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Arc (93.828mm,35.818mm) on Bottom Overlay And Pad N1-2(93.828mm,36.28mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(95.65mm,32.218mm) on Top Layer And Track (94.925mm,31.518mm)(94.925mm,31.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(95.65mm,32.218mm) on Top Layer And Track (94.925mm,31.518mm)(97.725mm,31.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(95.65mm,32.218mm) on Top Layer And Track (94.925mm,32.618mm)(94.925mm,32.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(95.65mm,32.218mm) on Top Layer And Track (94.925mm,32.918mm)(97.725mm,32.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-1(95.65mm,32.218mm) on Top Layer And Track (96.325mm,31.518mm)(96.325mm,32.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(51.877mm,43.514mm) on Bottom Layer And Track (51.177mm,41.439mm)(51.177mm,44.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(51.877mm,43.514mm) on Bottom Layer And Track (51.177mm,42.839mm)(52.577mm,42.839mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(51.877mm,43.514mm) on Bottom Layer And Track (51.177mm,44.239mm)(51.477mm,44.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(51.877mm,43.514mm) on Bottom Layer And Track (52.277mm,44.239mm)(52.577mm,44.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(51.877mm,43.514mm) on Bottom Layer And Track (52.577mm,41.439mm)(52.577mm,44.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(51.877mm,42.164mm) on Bottom Layer And Track (51.177mm,41.439mm)(51.177mm,44.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(51.877mm,42.164mm) on Bottom Layer And Track (51.177mm,41.439mm)(51.477mm,41.439mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(51.877mm,42.164mm) on Bottom Layer And Track (51.177mm,42.839mm)(52.577mm,42.839mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(51.877mm,42.164mm) on Bottom Layer And Track (52.277mm,41.439mm)(52.577mm,41.439mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(51.877mm,42.164mm) on Bottom Layer And Track (52.577mm,41.439mm)(52.577mm,44.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(97mm,32.218mm) on Top Layer And Track (94.925mm,31.518mm)(97.725mm,31.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(97mm,32.218mm) on Top Layer And Track (94.925mm,32.918mm)(97.725mm,32.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(97mm,32.218mm) on Top Layer And Track (96.325mm,31.518mm)(96.325mm,32.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(97mm,32.218mm) on Top Layer And Track (97.725mm,31.518mm)(97.725mm,31.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(97mm,32.218mm) on Top Layer And Track (97.725mm,32.618mm)(97.725mm,32.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(42.164mm,38.989mm) on Bottom Layer And Track (41.439mm,38.289mm)(41.439mm,38.589mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(42.164mm,38.989mm) on Bottom Layer And Track (41.439mm,38.289mm)(44.239mm,38.289mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(42.164mm,38.989mm) on Bottom Layer And Track (41.439mm,39.389mm)(41.439mm,39.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(42.164mm,38.989mm) on Bottom Layer And Track (41.439mm,39.689mm)(44.239mm,39.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(42.164mm,38.989mm) on Bottom Layer And Track (42.839mm,38.289mm)(42.839mm,39.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(43.514mm,38.989mm) on Bottom Layer And Track (41.439mm,38.289mm)(44.239mm,38.289mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(43.514mm,38.989mm) on Bottom Layer And Track (41.439mm,39.689mm)(44.239mm,39.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(43.514mm,38.989mm) on Bottom Layer And Track (42.839mm,38.289mm)(42.839mm,39.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(43.514mm,38.989mm) on Bottom Layer And Track (44.239mm,38.289mm)(44.239mm,38.589mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(43.514mm,38.989mm) on Bottom Layer And Track (44.239mm,39.389mm)(44.239mm,39.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(52.325mm,43mm) on Top Layer And Track (51.6mm,42.3mm)(51.6mm,42.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(52.325mm,43mm) on Top Layer And Track (51.6mm,42.3mm)(54.4mm,42.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(52.325mm,43mm) on Top Layer And Track (51.6mm,43.4mm)(51.6mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(52.325mm,43mm) on Top Layer And Track (51.6mm,43.7mm)(54.4mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(52.325mm,43mm) on Top Layer And Track (53mm,42.3mm)(53mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(53.675mm,43mm) on Top Layer And Track (51.6mm,42.3mm)(54.4mm,42.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(53.675mm,43mm) on Top Layer And Track (51.6mm,43.7mm)(54.4mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(53.675mm,43mm) on Top Layer And Track (53mm,42.3mm)(53mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(53.675mm,43mm) on Top Layer And Track (54.4mm,42.3mm)(54.4mm,42.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(53.675mm,43mm) on Top Layer And Track (54.4mm,43.4mm)(54.4mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(46mm,51.675mm) on Top Layer And Track (45.3mm,49.6mm)(45.3mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(46mm,51.675mm) on Top Layer And Track (45.3mm,51mm)(46.7mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(46mm,51.675mm) on Top Layer And Track (45.3mm,52.4mm)(45.6mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(46mm,51.675mm) on Top Layer And Track (46.4mm,52.4mm)(46.7mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(46mm,51.675mm) on Top Layer And Track (46.7mm,49.6mm)(46.7mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(46mm,50.325mm) on Top Layer And Track (45.3mm,49.6mm)(45.3mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(46mm,50.325mm) on Top Layer And Track (45.3mm,49.6mm)(45.6mm,49.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(46mm,50.325mm) on Top Layer And Track (45.3mm,51mm)(46.7mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(46mm,50.325mm) on Top Layer And Track (46.4mm,49.6mm)(46.7mm,49.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(46mm,50.325mm) on Top Layer And Track (46.7mm,49.6mm)(46.7mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(53.675mm,47mm) on Top Layer And Track (51.6mm,46.3mm)(54.4mm,46.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(53.675mm,47mm) on Top Layer And Track (51.6mm,47.7mm)(54.4mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(53.675mm,47mm) on Top Layer And Track (53mm,46.3mm)(53mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(53.675mm,47mm) on Top Layer And Track (54.4mm,46.3mm)(54.4mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(53.675mm,47mm) on Top Layer And Track (54.4mm,47.4mm)(54.4mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(52.325mm,47mm) on Top Layer And Track (51.6mm,46.3mm)(51.6mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(52.325mm,47mm) on Top Layer And Track (51.6mm,46.3mm)(54.4mm,46.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(52.325mm,47mm) on Top Layer And Track (51.6mm,47.4mm)(51.6mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(52.325mm,47mm) on Top Layer And Track (51.6mm,47.7mm)(54.4mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(52.325mm,47mm) on Top Layer And Track (53mm,46.3mm)(53mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(102mm,47.762mm) on Top Layer And Track (101.3mm,45.687mm)(101.3mm,48.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(102mm,47.762mm) on Top Layer And Track (101.3mm,47.087mm)(102.7mm,47.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(102mm,47.762mm) on Top Layer And Track (101.3mm,48.487mm)(101.6mm,48.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(102mm,47.762mm) on Top Layer And Track (102.4mm,48.487mm)(102.7mm,48.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(102mm,47.762mm) on Top Layer And Track (102.7mm,45.687mm)(102.7mm,48.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(102mm,46.412mm) on Top Layer And Track (101.3mm,45.687mm)(101.3mm,48.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(102mm,46.412mm) on Top Layer And Track (101.3mm,45.687mm)(101.6mm,45.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(102mm,46.412mm) on Top Layer And Track (101.3mm,47.087mm)(102.7mm,47.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(102mm,46.412mm) on Top Layer And Track (102.4mm,45.687mm)(102.7mm,45.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(102mm,46.412mm) on Top Layer And Track (102.7mm,45.687mm)(102.7mm,48.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(71.647mm,40.6mm) on Top Layer And Track (69.684mm,39.628mm)(71.664mm,41.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(71.647mm,40.6mm) on Top Layer And Track (70.674mm,38.638mm)(72.654mm,40.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(71.647mm,40.6mm) on Top Layer And Track (70.674mm,40.618mm)(71.664mm,39.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(71.647mm,40.6mm) on Top Layer And Track (71.664mm,41.608mm)(71.876mm,41.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(71.647mm,40.6mm) on Top Layer And Track (72.442mm,40.83mm)(72.654mm,40.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(70.692mm,39.645mm) on Top Layer And Track (69.684mm,39.628mm)(69.896mm,39.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(70.692mm,39.645mm) on Top Layer And Track (69.684mm,39.628mm)(71.664mm,41.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(70.692mm,39.645mm) on Top Layer And Track (70.462mm,38.85mm)(70.674mm,38.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(70.692mm,39.645mm) on Top Layer And Track (70.674mm,38.638mm)(72.654mm,40.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(70.692mm,39.645mm) on Top Layer And Track (70.674mm,40.618mm)(71.664mm,39.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(57.734mm,50.363mm) on Top Layer And Track (56.727mm,50.346mm)(56.939mm,50.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-1(57.734mm,50.363mm) on Top Layer And Track (56.727mm,50.346mm)(58.706mm,52.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(57.734mm,50.363mm) on Top Layer And Track (57.504mm,49.568mm)(57.717mm,49.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(57.734mm,50.363mm) on Top Layer And Track (57.716mm,51.336mm)(58.706mm,50.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-1(57.734mm,50.363mm) on Top Layer And Track (57.717mm,49.356mm)(59.696mm,51.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(58.689mm,51.318mm) on Top Layer And Track (56.727mm,50.346mm)(58.706mm,52.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(58.689mm,51.318mm) on Top Layer And Track (57.716mm,51.336mm)(58.706mm,50.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(58.689mm,51.318mm) on Top Layer And Track (57.717mm,49.356mm)(59.696mm,51.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(58.689mm,51.318mm) on Top Layer And Track (58.706mm,52.326mm)(58.919mm,52.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(58.689mm,51.318mm) on Top Layer And Track (59.484mm,51.548mm)(59.696mm,51.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(83.675mm,42mm) on Top Layer And Track (81.6mm,41.3mm)(84.4mm,41.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(83.675mm,42mm) on Top Layer And Track (81.6mm,42.7mm)(84.4mm,42.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(83.675mm,42mm) on Top Layer And Track (83mm,41.3mm)(83mm,42.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(83.675mm,42mm) on Top Layer And Track (84.4mm,41.3mm)(84.4mm,41.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(83.675mm,42mm) on Top Layer And Track (84.4mm,42.4mm)(84.4mm,42.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(82.325mm,42mm) on Top Layer And Track (81.6mm,41.3mm)(81.6mm,41.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(82.325mm,42mm) on Top Layer And Track (81.6mm,41.3mm)(84.4mm,41.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(82.325mm,42mm) on Top Layer And Track (81.6mm,42.4mm)(81.6mm,42.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(82.325mm,42mm) on Top Layer And Track (81.6mm,42.7mm)(84.4mm,42.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(82.325mm,42mm) on Top Layer And Track (83mm,41.3mm)(83mm,42.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(68.072mm,35.306mm) on Bottom Layer And Track (67.372mm,33.231mm)(67.372mm,36.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(68.072mm,35.306mm) on Bottom Layer And Track (67.372mm,34.631mm)(68.772mm,34.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(68.072mm,35.306mm) on Bottom Layer And Track (67.372mm,36.031mm)(67.672mm,36.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(68.072mm,35.306mm) on Bottom Layer And Track (68.472mm,36.031mm)(68.772mm,36.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(68.072mm,35.306mm) on Bottom Layer And Track (68.772mm,33.231mm)(68.772mm,36.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(68.072mm,33.956mm) on Bottom Layer And Track (67.372mm,33.231mm)(67.372mm,36.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(68.072mm,33.956mm) on Bottom Layer And Track (67.372mm,33.231mm)(67.672mm,33.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(68.072mm,33.956mm) on Bottom Layer And Track (67.372mm,34.631mm)(68.772mm,34.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(68.072mm,33.956mm) on Bottom Layer And Track (68.472mm,33.231mm)(68.772mm,33.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(68.072mm,33.956mm) on Bottom Layer And Track (68.772mm,33.231mm)(68.772mm,36.031mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(59.378mm,53.355mm) on Top Layer And Track (58.371mm,53.372mm)(58.583mm,53.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(59.378mm,53.355mm) on Top Layer And Track (58.371mm,53.372mm)(60.35mm,51.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(59.378mm,53.355mm) on Top Layer And Track (59.148mm,54.15mm)(59.361mm,54.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(59.378mm,53.355mm) on Top Layer And Track (59.361mm,52.382mm)(60.351mm,53.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(59.378mm,53.355mm) on Top Layer And Track (59.361mm,54.362mm)(61.34mm,52.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(60.333mm,52.4mm) on Top Layer And Track (58.371mm,53.372mm)(60.35mm,51.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(60.333mm,52.4mm) on Top Layer And Track (59.361mm,52.382mm)(60.351mm,53.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(60.333mm,52.4mm) on Top Layer And Track (59.361mm,54.362mm)(61.34mm,52.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(60.333mm,52.4mm) on Top Layer And Track (60.35mm,51.392mm)(60.563mm,51.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(60.333mm,52.4mm) on Top Layer And Track (61.128mm,52.17mm)(61.34mm,52.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(80.096mm,52.969mm) on Top Layer And Track (78.134mm,51.997mm)(80.114mm,53.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(80.096mm,52.969mm) on Top Layer And Track (79.124mm,51.007mm)(81.104mm,52.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(80.096mm,52.969mm) on Top Layer And Track (79.124mm,52.987mm)(80.114mm,51.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(80.096mm,52.969mm) on Top Layer And Track (80.114mm,53.977mm)(80.326mm,53.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(80.096mm,52.969mm) on Top Layer And Track (80.892mm,53.199mm)(81.104mm,52.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(79.142mm,52.015mm) on Top Layer And Track (78.134mm,51.997mm)(78.346mm,51.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(79.142mm,52.015mm) on Top Layer And Track (78.134mm,51.997mm)(80.114mm,53.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(79.142mm,52.015mm) on Top Layer And Track (78.912mm,51.219mm)(79.124mm,51.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(79.142mm,52.015mm) on Top Layer And Track (79.124mm,51.007mm)(81.104mm,52.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(79.142mm,52.015mm) on Top Layer And Track (79.124mm,52.987mm)(80.114mm,51.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(69.001mm,29.845mm) on Bottom Layer And Track (66.926mm,29.145mm)(69.726mm,29.145mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(69.001mm,29.845mm) on Bottom Layer And Track (66.926mm,30.545mm)(69.726mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(69.001mm,29.845mm) on Bottom Layer And Track (68.326mm,29.145mm)(68.326mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(69.001mm,29.845mm) on Bottom Layer And Track (69.726mm,29.145mm)(69.726mm,29.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(69.001mm,29.845mm) on Bottom Layer And Track (69.726mm,30.245mm)(69.726mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(67.651mm,29.845mm) on Bottom Layer And Track (66.926mm,29.145mm)(66.926mm,29.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(67.651mm,29.845mm) on Bottom Layer And Track (66.926mm,29.145mm)(69.726mm,29.145mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(67.651mm,29.845mm) on Bottom Layer And Track (66.926mm,30.245mm)(66.926mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(67.651mm,29.845mm) on Bottom Layer And Track (66.926mm,30.545mm)(69.726mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(67.651mm,29.845mm) on Bottom Layer And Track (68.326mm,29.145mm)(68.326mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(98mm,34.043mm) on Bottom Layer And Track (97.3mm,31.968mm)(97.3mm,34.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(98mm,34.043mm) on Bottom Layer And Track (97.3mm,33.368mm)(98.7mm,33.368mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(98mm,34.043mm) on Bottom Layer And Track (97.3mm,34.768mm)(97.6mm,34.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(98mm,34.043mm) on Bottom Layer And Track (98.4mm,34.768mm)(98.7mm,34.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(98mm,34.043mm) on Bottom Layer And Track (98.7mm,31.968mm)(98.7mm,34.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(98mm,32.693mm) on Bottom Layer And Track (97.3mm,31.968mm)(97.3mm,34.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(98mm,32.693mm) on Bottom Layer And Track (97.3mm,31.968mm)(97.6mm,31.968mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(98mm,32.693mm) on Bottom Layer And Track (97.3mm,33.368mm)(98.7mm,33.368mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(98mm,32.693mm) on Bottom Layer And Track (98.4mm,31.968mm)(98.7mm,31.968mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(98mm,32.693mm) on Bottom Layer And Track (98.7mm,31.968mm)(98.7mm,34.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(97.703mm,29.845mm) on Bottom Layer And Track (95.628mm,29.145mm)(98.428mm,29.145mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(97.703mm,29.845mm) on Bottom Layer And Track (95.628mm,30.545mm)(98.428mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(97.703mm,29.845mm) on Bottom Layer And Track (97.028mm,29.145mm)(97.028mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(97.703mm,29.845mm) on Bottom Layer And Track (98.428mm,29.145mm)(98.428mm,29.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(97.703mm,29.845mm) on Bottom Layer And Track (98.428mm,30.245mm)(98.428mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(96.353mm,29.845mm) on Bottom Layer And Track (95.628mm,29.145mm)(95.628mm,29.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(96.353mm,29.845mm) on Bottom Layer And Track (95.628mm,29.145mm)(98.428mm,29.145mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(96.353mm,29.845mm) on Bottom Layer And Track (95.628mm,30.245mm)(95.628mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(96.353mm,29.845mm) on Bottom Layer And Track (95.628mm,30.545mm)(98.428mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-2(96.353mm,29.845mm) on Bottom Layer And Track (97.028mm,29.145mm)(97.028mm,30.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D4-1(40.498mm,52.252mm) on Top Layer And Track (39.609mm,49.07mm)(39.609mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D4-1(40.498mm,52.252mm) on Top Layer And Track (41.387mm,49.07mm)(41.387mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D4-2(40.498mm,49.952mm) on Top Layer And Track (39.609mm,49.07mm)(39.609mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D4-2(40.498mm,49.952mm) on Top Layer And Track (39.609mm,49.07mm)(41.387mm,49.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D4-2(40.498mm,49.952mm) on Top Layer And Track (41.387mm,49.07mm)(41.387mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D5-1(43.498mm,52.252mm) on Top Layer And Track (42.609mm,49.07mm)(42.609mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D5-1(43.498mm,52.252mm) on Top Layer And Track (44.387mm,49.07mm)(44.387mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D5-2(43.498mm,49.952mm) on Top Layer And Track (42.609mm,49.07mm)(42.609mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D5-2(43.498mm,49.952mm) on Top Layer And Track (42.609mm,49.07mm)(44.387mm,49.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D5-2(43.498mm,49.952mm) on Top Layer And Track (44.387mm,49.07mm)(44.387mm,53.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D6-1(62.23mm,31.101mm) on Top Layer And Track (61.341mm,30.193mm)(61.341mm,34.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D6-1(62.23mm,31.101mm) on Top Layer And Track (63.119mm,30.193mm)(63.119mm,34.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D6-2(62.23mm,33.401mm) on Top Layer And Track (61.341mm,30.193mm)(61.341mm,34.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D6-2(62.23mm,33.401mm) on Top Layer And Track (61.341mm,34.283mm)(63.119mm,34.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D6-2(62.23mm,33.401mm) on Top Layer And Track (63.119mm,30.193mm)(63.119mm,34.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D7-1(99.06mm,28.244mm) on Top Layer And Track (98.171mm,27.336mm)(98.171mm,31.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D7-1(99.06mm,28.244mm) on Top Layer And Track (99.949mm,27.336mm)(99.949mm,31.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D7-2(99.06mm,30.544mm) on Top Layer And Track (98.171mm,27.336mm)(98.171mm,31.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D7-2(99.06mm,30.544mm) on Top Layer And Track (98.171mm,31.426mm)(99.949mm,31.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D7-2(99.06mm,30.544mm) on Top Layer And Track (99.949mm,27.336mm)(99.949mm,31.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-1(83.345mm,30.395mm) on Top Layer And Track (82.456mm,29.487mm)(82.456mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-1(83.345mm,30.395mm) on Top Layer And Track (84.234mm,29.487mm)(84.234mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-2(83.345mm,32.695mm) on Top Layer And Track (82.456mm,29.487mm)(82.456mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D8-2(83.345mm,32.695mm) on Top Layer And Track (82.456mm,33.577mm)(84.234mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D8-2(83.345mm,32.695mm) on Top Layer And Track (84.234mm,29.487mm)(84.234mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D9-1(77.658mm,30.395mm) on Top Layer And Track (76.769mm,29.487mm)(76.769mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D9-1(77.658mm,30.395mm) on Top Layer And Track (78.547mm,29.487mm)(78.547mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D9-2(77.658mm,32.695mm) on Top Layer And Track (76.769mm,29.487mm)(76.769mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad D9-2(77.658mm,32.695mm) on Top Layer And Track (76.769mm,33.577mm)(78.547mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D9-2(77.658mm,32.695mm) on Top Layer And Track (78.547mm,29.487mm)(78.547mm,33.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-1(40.259mm,28.844mm) on Bottom Layer And Track (39.259mm,28.244mm)(39.259mm,32.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-1(40.259mm,28.844mm) on Bottom Layer And Track (39.259mm,28.244mm)(40.509mm,28.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-1(40.259mm,28.844mm) on Bottom Layer And Track (40.509mm,28.244mm)(41.259mm,28.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-1(40.259mm,28.844mm) on Bottom Layer And Track (41.259mm,28.244mm)(41.259mm,32.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-2(40.259mm,31.644mm) on Bottom Layer And Track (39.259mm,28.244mm)(39.259mm,32.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-2(40.259mm,31.644mm) on Bottom Layer And Track (39.259mm,32.244mm)(41.259mm,32.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-2(40.259mm,31.644mm) on Bottom Layer And Track (41.259mm,28.244mm)(41.259mm,32.244mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad M1-1(77.363mm,36.814mm) on Top Layer And Track (77.913mm,35.114mm)(77.913mm,36.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad M1-2(75.463mm,36.814mm) on Top Layer And Track (74.913mm,35.114mm)(74.913mm,36.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad M2-1(83.395mm,36.703mm) on Top Layer And Track (83.945mm,35.003mm)(83.945mm,36.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad M2-2(81.495mm,36.703mm) on Top Layer And Track (80.945mm,35.003mm)(80.945mm,36.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-1(93.828mm,34.73mm) on Bottom Layer And Track (93.028mm,34.005mm)(93.028mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-1(93.828mm,34.73mm) on Bottom Layer And Track (93.028mm,34.005mm)(93.228mm,34.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad N1-1(93.828mm,34.73mm) on Bottom Layer And Track (93.128mm,28.868mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-1(93.828mm,34.73mm) on Bottom Layer And Track (94.428mm,34.005mm)(94.628mm,34.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-1(93.828mm,34.73mm) on Bottom Layer And Track (94.628mm,34.005mm)(94.628mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Track (88.228mm,35.568mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Track (93.028mm,34.005mm)(93.028mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Track (93.028mm,37.005mm)(93.228mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Track (93.128mm,28.868mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Track (94.428mm,37.005mm)(94.628mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad N1-2(93.828mm,36.28mm) on Bottom Layer And Track (94.628mm,34.005mm)(94.628mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad POWER-1(50.931mm,30.584mm) on Top Layer And Track (50.042mm,29.676mm)(50.042mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad POWER-1(50.931mm,30.584mm) on Top Layer And Track (51.82mm,29.676mm)(51.82mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad POWER-2(50.931mm,32.884mm) on Top Layer And Track (50.042mm,29.676mm)(50.042mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad POWER-2(50.931mm,32.884mm) on Top Layer And Track (50.042mm,33.766mm)(51.82mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad POWER-2(50.931mm,32.884mm) on Top Layer And Track (51.82mm,29.676mm)(51.82mm,33.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(80.613mm,31.987mm) on Top Layer And Track (79.913mm,30.067mm)(79.913mm,32.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(80.613mm,31.987mm) on Top Layer And Track (79.913mm,31.337mm)(81.313mm,31.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(80.613mm,31.987mm) on Top Layer And Track (79.913mm,32.607mm)(80.105mm,32.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(80.613mm,31.987mm) on Top Layer And Track (81.121mm,32.607mm)(81.313mm,32.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(80.613mm,31.987mm) on Top Layer And Track (81.313mm,30.067mm)(81.313mm,32.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(80.613mm,30.687mm) on Top Layer And Track (79.913mm,30.067mm)(79.913mm,32.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(80.613mm,30.687mm) on Top Layer And Track (79.913mm,30.067mm)(80.105mm,30.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(80.613mm,30.687mm) on Top Layer And Track (79.913mm,31.337mm)(81.313mm,31.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(80.613mm,30.687mm) on Top Layer And Track (81.121mm,30.067mm)(81.313mm,30.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(80.613mm,30.687mm) on Top Layer And Track (81.313mm,30.067mm)(81.313mm,32.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(82.125mm,55.8mm) on Top Layer And Track (81.425mm,53.88mm)(81.425mm,56.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(82.125mm,55.8mm) on Top Layer And Track (81.425mm,55.15mm)(82.825mm,55.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(82.125mm,55.8mm) on Top Layer And Track (81.425mm,56.42mm)(81.617mm,56.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(82.125mm,55.8mm) on Top Layer And Track (82.633mm,56.42mm)(82.825mm,56.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(82.125mm,55.8mm) on Top Layer And Track (82.825mm,53.88mm)(82.825mm,56.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(85.516mm,35.403mm) on Top Layer And Track (84.816mm,34.783mm)(84.816mm,37.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(85.516mm,35.403mm) on Top Layer And Track (84.816mm,34.783mm)(85.008mm,34.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(85.516mm,35.403mm) on Top Layer And Track (84.816mm,36.053mm)(86.216mm,36.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(85.516mm,35.403mm) on Top Layer And Track (86.024mm,34.783mm)(86.216mm,34.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(85.516mm,35.403mm) on Top Layer And Track (86.216mm,34.783mm)(86.216mm,37.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(85.516mm,36.703mm) on Top Layer And Track (84.816mm,34.783mm)(84.816mm,37.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(85.516mm,36.703mm) on Top Layer And Track (84.816mm,36.053mm)(86.216mm,36.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-2(85.516mm,36.703mm) on Top Layer And Track (84.816mm,37.323mm)(85.008mm,37.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-2(85.516mm,36.703mm) on Top Layer And Track (86.024mm,37.323mm)(86.216mm,37.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(85.516mm,36.703mm) on Top Layer And Track (86.216mm,34.783mm)(86.216mm,37.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(82.125mm,54.5mm) on Top Layer And Track (81.425mm,53.88mm)(81.425mm,56.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(82.125mm,54.5mm) on Top Layer And Track (81.425mm,53.88mm)(81.617mm,53.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(82.125mm,54.5mm) on Top Layer And Track (81.425mm,55.15mm)(82.825mm,55.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(82.125mm,54.5mm) on Top Layer And Track (82.633mm,53.88mm)(82.825mm,53.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(82.125mm,54.5mm) on Top Layer And Track (82.825mm,53.88mm)(82.825mm,56.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(75.033mm,32.273mm) on Top Layer And Track (74.333mm,30.353mm)(74.333mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(75.033mm,32.273mm) on Top Layer And Track (74.333mm,31.623mm)(75.733mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(75.033mm,32.273mm) on Top Layer And Track (74.333mm,32.893mm)(74.525mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(75.033mm,32.273mm) on Top Layer And Track (75.541mm,32.893mm)(75.733mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(75.033mm,32.273mm) on Top Layer And Track (75.733mm,30.353mm)(75.733mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(75.033mm,30.973mm) on Top Layer And Track (74.333mm,30.353mm)(74.333mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(75.033mm,30.973mm) on Top Layer And Track (74.333mm,30.353mm)(74.525mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(75.033mm,30.973mm) on Top Layer And Track (74.333mm,31.623mm)(75.733mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(75.033mm,30.973mm) on Top Layer And Track (75.541mm,30.353mm)(75.733mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(75.033mm,30.973mm) on Top Layer And Track (75.733mm,30.353mm)(75.733mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(59.817mm,30.861mm) on Top Layer And Track (59.117mm,30.241mm)(59.117mm,32.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-1(59.817mm,30.861mm) on Top Layer And Track (59.117mm,30.241mm)(59.309mm,30.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(59.817mm,30.861mm) on Top Layer And Track (59.117mm,31.511mm)(60.517mm,31.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-1(59.817mm,30.861mm) on Top Layer And Track (60.325mm,30.241mm)(60.517mm,30.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(59.817mm,30.861mm) on Top Layer And Track (60.517mm,30.241mm)(60.517mm,32.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(59.817mm,32.161mm) on Top Layer And Track (59.117mm,30.241mm)(59.117mm,32.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(59.817mm,32.161mm) on Top Layer And Track (59.117mm,31.511mm)(60.517mm,31.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(59.817mm,32.161mm) on Top Layer And Track (59.117mm,32.781mm)(59.309mm,32.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(59.817mm,32.161mm) on Top Layer And Track (60.325mm,32.781mm)(60.517mm,32.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(59.817mm,32.161mm) on Top Layer And Track (60.517mm,30.241mm)(60.517mm,32.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(96.647mm,30.067mm) on Top Layer And Track (95.947mm,28.147mm)(95.947mm,30.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(96.647mm,30.067mm) on Top Layer And Track (95.947mm,29.417mm)(97.347mm,29.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(96.647mm,30.067mm) on Top Layer And Track (95.947mm,30.687mm)(96.139mm,30.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(96.647mm,30.067mm) on Top Layer And Track (97.155mm,30.687mm)(97.347mm,30.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(96.647mm,30.067mm) on Top Layer And Track (97.347mm,28.147mm)(97.347mm,30.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(96.647mm,28.767mm) on Top Layer And Track (95.947mm,28.147mm)(95.947mm,30.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(96.647mm,28.767mm) on Top Layer And Track (95.947mm,28.147mm)(96.139mm,28.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(96.647mm,28.767mm) on Top Layer And Track (95.947mm,29.417mm)(97.347mm,29.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(96.647mm,28.767mm) on Top Layer And Track (97.155mm,28.147mm)(97.347mm,28.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(96.647mm,28.767mm) on Top Layer And Track (97.347mm,28.147mm)(97.347mm,30.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(79.248mm,35.276mm) on Top Layer And Track (78.548mm,34.656mm)(78.548mm,37.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(79.248mm,35.276mm) on Top Layer And Track (78.548mm,34.656mm)(78.74mm,34.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(79.248mm,35.276mm) on Top Layer And Track (78.548mm,35.926mm)(79.948mm,35.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(79.248mm,35.276mm) on Top Layer And Track (79.756mm,34.656mm)(79.948mm,34.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(79.248mm,35.276mm) on Top Layer And Track (79.948mm,34.656mm)(79.948mm,37.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(79.248mm,36.576mm) on Top Layer And Track (78.548mm,34.656mm)(78.548mm,37.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(79.248mm,36.576mm) on Top Layer And Track (78.548mm,35.926mm)(79.948mm,35.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(79.248mm,36.576mm) on Top Layer And Track (78.548mm,37.196mm)(78.74mm,37.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(79.248mm,36.576mm) on Top Layer And Track (79.756mm,37.196mm)(79.948mm,37.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(79.248mm,36.576mm) on Top Layer And Track (79.948mm,34.656mm)(79.948mm,37.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(41.783mm,42.052mm) on Bottom Layer And Track (41.083mm,40.132mm)(41.083mm,42.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(41.783mm,42.052mm) on Bottom Layer And Track (41.083mm,41.402mm)(42.483mm,41.402mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(41.783mm,42.052mm) on Bottom Layer And Track (41.083mm,42.672mm)(41.275mm,42.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(41.783mm,42.052mm) on Bottom Layer And Track (42.291mm,42.672mm)(42.483mm,42.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(41.783mm,42.052mm) on Bottom Layer And Track (42.483mm,40.132mm)(42.483mm,42.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(41.783mm,40.752mm) on Bottom Layer And Track (41.083mm,40.132mm)(41.083mm,42.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-2(41.783mm,40.752mm) on Bottom Layer And Track (41.083mm,40.132mm)(41.275mm,40.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(41.783mm,40.752mm) on Bottom Layer And Track (41.083mm,41.402mm)(42.483mm,41.402mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-2(41.783mm,40.752mm) on Bottom Layer And Track (42.291mm,40.132mm)(42.483mm,40.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(41.783mm,40.752mm) on Bottom Layer And Track (42.483mm,40.132mm)(42.483mm,42.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(41.783mm,45.227mm) on Bottom Layer And Track (41.083mm,43.307mm)(41.083mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(41.783mm,45.227mm) on Bottom Layer And Track (41.083mm,44.577mm)(42.483mm,44.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(41.783mm,45.227mm) on Bottom Layer And Track (41.083mm,45.847mm)(41.275mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(41.783mm,45.227mm) on Bottom Layer And Track (42.291mm,45.847mm)(42.483mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(41.783mm,45.227mm) on Bottom Layer And Track (42.483mm,43.307mm)(42.483mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(41.783mm,43.927mm) on Bottom Layer And Track (41.083mm,43.307mm)(41.083mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(41.783mm,43.927mm) on Bottom Layer And Track (41.083mm,43.307mm)(41.275mm,43.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(41.783mm,43.927mm) on Bottom Layer And Track (41.083mm,44.577mm)(42.483mm,44.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(41.783mm,43.927mm) on Bottom Layer And Track (42.291mm,43.307mm)(42.483mm,43.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(41.783mm,43.927mm) on Bottom Layer And Track (42.483mm,43.307mm)(42.483mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(45.491mm,46.609mm) on Bottom Layer And Track (43.571mm,45.909mm)(46.111mm,45.909mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(45.491mm,46.609mm) on Bottom Layer And Track (43.571mm,47.309mm)(46.111mm,47.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(45.491mm,46.609mm) on Bottom Layer And Track (44.841mm,45.909mm)(44.841mm,47.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(45.491mm,46.609mm) on Bottom Layer And Track (46.111mm,45.909mm)(46.111mm,46.101mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(45.491mm,46.609mm) on Bottom Layer And Track (46.111mm,47.117mm)(46.111mm,47.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(44.191mm,46.609mm) on Bottom Layer And Track (43.571mm,45.909mm)(43.571mm,46.101mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(44.191mm,46.609mm) on Bottom Layer And Track (43.571mm,45.909mm)(46.111mm,45.909mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(44.191mm,46.609mm) on Bottom Layer And Track (43.571mm,47.117mm)(43.571mm,47.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(44.191mm,46.609mm) on Bottom Layer And Track (43.571mm,47.309mm)(46.111mm,47.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(44.191mm,46.609mm) on Bottom Layer And Track (44.841mm,45.909mm)(44.841mm,47.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(101.708mm,52.192mm) on Top Layer And Track (101.088mm,51.492mm)(101.088mm,51.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(101.708mm,52.192mm) on Top Layer And Track (101.088mm,51.492mm)(103.628mm,51.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(101.708mm,52.192mm) on Top Layer And Track (101.088mm,52.7mm)(101.088mm,52.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(101.708mm,52.192mm) on Top Layer And Track (101.088mm,52.892mm)(103.628mm,52.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(101.708mm,52.192mm) on Top Layer And Track (102.358mm,51.492mm)(102.358mm,52.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(103.008mm,52.192mm) on Top Layer And Track (101.088mm,51.492mm)(103.628mm,51.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(103.008mm,52.192mm) on Top Layer And Track (101.088mm,52.892mm)(103.628mm,52.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(103.008mm,52.192mm) on Top Layer And Track (102.358mm,51.492mm)(102.358mm,52.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(103.008mm,52.192mm) on Top Layer And Track (103.628mm,51.492mm)(103.628mm,51.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(103.008mm,52.192mm) on Top Layer And Track (103.628mm,52.7mm)(103.628mm,52.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(100.137mm,50mm) on Top Layer And Track (100.787mm,49.3mm)(100.787mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(100.137mm,50mm) on Top Layer And Track (99.517mm,49.3mm)(102.057mm,49.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-1(100.137mm,50mm) on Top Layer And Track (99.517mm,49.3mm)(99.517mm,49.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-1(100.137mm,50mm) on Top Layer And Track (99.517mm,50.508mm)(99.517mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(100.137mm,50mm) on Top Layer And Track (99.517mm,50.7mm)(102.057mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(101.437mm,50mm) on Top Layer And Track (100.787mm,49.3mm)(100.787mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-2(101.437mm,50mm) on Top Layer And Track (102.057mm,49.3mm)(102.057mm,49.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-2(101.437mm,50mm) on Top Layer And Track (102.057mm,50.508mm)(102.057mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(101.437mm,50mm) on Top Layer And Track (99.517mm,49.3mm)(102.057mm,49.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(101.437mm,50mm) on Top Layer And Track (99.517mm,50.7mm)(102.057mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(83.853mm,55.823mm) on Top Layer And Track (83.153mm,53.903mm)(83.153mm,56.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(83.853mm,55.823mm) on Top Layer And Track (83.153mm,55.173mm)(84.553mm,55.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(83.853mm,55.823mm) on Top Layer And Track (83.153mm,56.443mm)(83.345mm,56.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(83.853mm,55.823mm) on Top Layer And Track (84.361mm,56.443mm)(84.553mm,56.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(83.853mm,55.823mm) on Top Layer And Track (84.553mm,53.903mm)(84.553mm,56.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(52.35mm,45mm) on Top Layer And Track (51.73mm,44.3mm)(51.73mm,44.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(52.35mm,45mm) on Top Layer And Track (51.73mm,44.3mm)(54.27mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(52.35mm,45mm) on Top Layer And Track (51.73mm,45.508mm)(51.73mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(52.35mm,45mm) on Top Layer And Track (51.73mm,45.7mm)(54.27mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(52.35mm,45mm) on Top Layer And Track (53mm,44.3mm)(53mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(53.65mm,45mm) on Top Layer And Track (51.73mm,44.3mm)(54.27mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(53.65mm,45mm) on Top Layer And Track (51.73mm,45.7mm)(54.27mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(53.65mm,45mm) on Top Layer And Track (53mm,44.3mm)(53mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(53.65mm,45mm) on Top Layer And Track (54.27mm,44.3mm)(54.27mm,44.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(53.65mm,45mm) on Top Layer And Track (54.27mm,45.508mm)(54.27mm,45.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(83.853mm,54.523mm) on Top Layer And Track (83.153mm,53.903mm)(83.153mm,56.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(83.853mm,54.523mm) on Top Layer And Track (83.153mm,53.903mm)(83.345mm,53.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(83.853mm,54.523mm) on Top Layer And Track (83.153mm,55.173mm)(84.553mm,55.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(83.853mm,54.523mm) on Top Layer And Track (84.361mm,53.903mm)(84.553mm,53.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(83.853mm,54.523mm) on Top Layer And Track (84.553mm,53.903mm)(84.553mm,56.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(52.35mm,41mm) on Top Layer And Track (51.73mm,40.3mm)(51.73mm,40.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(52.35mm,41mm) on Top Layer And Track (51.73mm,40.3mm)(54.27mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(52.35mm,41mm) on Top Layer And Track (51.73mm,41.508mm)(51.73mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(52.35mm,41mm) on Top Layer And Track (51.73mm,41.7mm)(54.27mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(52.35mm,41mm) on Top Layer And Track (53mm,40.3mm)(53mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(53.65mm,41mm) on Top Layer And Track (51.73mm,40.3mm)(54.27mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(53.65mm,41mm) on Top Layer And Track (51.73mm,41.7mm)(54.27mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(53.65mm,41mm) on Top Layer And Track (53mm,40.3mm)(53mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(53.65mm,41mm) on Top Layer And Track (54.27mm,40.3mm)(54.27mm,40.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(53.65mm,41mm) on Top Layer And Track (54.27mm,41.508mm)(54.27mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(50mm,51.65mm) on Top Layer And Track (49.3mm,49.73mm)(49.3mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(50mm,51.65mm) on Top Layer And Track (49.3mm,51mm)(50.7mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(50mm,51.65mm) on Top Layer And Track (49.3mm,52.27mm)(49.492mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(50mm,51.65mm) on Top Layer And Track (50.508mm,52.27mm)(50.7mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(50mm,51.65mm) on Top Layer And Track (50.7mm,49.73mm)(50.7mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(50mm,50.35mm) on Top Layer And Track (49.3mm,49.73mm)(49.3mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(50mm,50.35mm) on Top Layer And Track (49.3mm,49.73mm)(49.492mm,49.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(50mm,50.35mm) on Top Layer And Track (49.3mm,51mm)(50.7mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(50mm,50.35mm) on Top Layer And Track (50.508mm,49.73mm)(50.7mm,49.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(50mm,50.35mm) on Top Layer And Track (50.7mm,49.73mm)(50.7mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(48mm,51.65mm) on Top Layer And Track (47.3mm,49.73mm)(47.3mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(48mm,51.65mm) on Top Layer And Track (47.3mm,51mm)(48.7mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(48mm,51.65mm) on Top Layer And Track (47.3mm,52.27mm)(47.492mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(48mm,51.65mm) on Top Layer And Track (48.508mm,52.27mm)(48.7mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(48mm,51.65mm) on Top Layer And Track (48.7mm,49.73mm)(48.7mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(48mm,50.35mm) on Top Layer And Track (47.3mm,49.73mm)(47.3mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(48mm,50.35mm) on Top Layer And Track (47.3mm,49.73mm)(47.492mm,49.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(48mm,50.35mm) on Top Layer And Track (47.3mm,51mm)(48.7mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(48mm,50.35mm) on Top Layer And Track (48.508mm,49.73mm)(48.7mm,49.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(48mm,50.35mm) on Top Layer And Track (48.7mm,49.73mm)(48.7mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(92.583mm,46.562mm) on Top Layer And Track (91.883mm,45.942mm)(91.883mm,48.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(92.583mm,46.562mm) on Top Layer And Track (91.883mm,45.942mm)(92.075mm,45.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(92.583mm,46.562mm) on Top Layer And Track (91.883mm,47.212mm)(93.283mm,47.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(92.583mm,46.562mm) on Top Layer And Track (93.091mm,45.942mm)(93.283mm,45.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(92.583mm,46.562mm) on Top Layer And Track (93.283mm,45.942mm)(93.283mm,48.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(92.583mm,47.862mm) on Top Layer And Track (91.883mm,45.942mm)(91.883mm,48.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(92.583mm,47.862mm) on Top Layer And Track (91.883mm,47.212mm)(93.283mm,47.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(92.583mm,47.862mm) on Top Layer And Track (91.883mm,48.482mm)(92.075mm,48.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(92.583mm,47.862mm) on Top Layer And Track (93.091mm,48.482mm)(93.283mm,48.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(92.583mm,47.862mm) on Top Layer And Track (93.283mm,45.942mm)(93.283mm,48.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(52.203mm,31.607mm) on Bottom Layer And Track (51.503mm,29.687mm)(51.503mm,32.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(52.203mm,31.607mm) on Bottom Layer And Track (51.503mm,30.957mm)(52.903mm,30.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(52.203mm,31.607mm) on Bottom Layer And Track (51.503mm,32.227mm)(51.695mm,32.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(52.203mm,31.607mm) on Bottom Layer And Track (52.711mm,32.227mm)(52.903mm,32.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(52.203mm,31.607mm) on Bottom Layer And Track (52.903mm,29.687mm)(52.903mm,32.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(52.203mm,30.307mm) on Bottom Layer And Track (51.503mm,29.687mm)(51.503mm,32.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(52.203mm,30.307mm) on Bottom Layer And Track (51.503mm,29.687mm)(51.695mm,29.687mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(52.203mm,30.307mm) on Bottom Layer And Track (51.503mm,30.957mm)(52.903mm,30.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(52.203mm,30.307mm) on Bottom Layer And Track (52.711mm,29.687mm)(52.903mm,29.687mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(52.203mm,30.307mm) on Bottom Layer And Track (52.903mm,29.687mm)(52.903mm,32.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(45.966mm,34.192mm) on Bottom Layer And Track (44.046mm,33.492mm)(46.586mm,33.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(45.966mm,34.192mm) on Bottom Layer And Track (44.046mm,34.892mm)(46.586mm,34.892mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(45.966mm,34.192mm) on Bottom Layer And Track (45.316mm,33.492mm)(45.316mm,34.892mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(45.966mm,34.192mm) on Bottom Layer And Track (46.586mm,33.492mm)(46.586mm,33.684mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(45.966mm,34.192mm) on Bottom Layer And Track (46.586mm,34.7mm)(46.586mm,34.892mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-2(44.666mm,34.192mm) on Bottom Layer And Track (44.046mm,33.492mm)(44.046mm,33.684mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(44.666mm,34.192mm) on Bottom Layer And Track (44.046mm,33.492mm)(46.586mm,33.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-2(44.666mm,34.192mm) on Bottom Layer And Track (44.046mm,34.7mm)(44.046mm,34.892mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(44.666mm,34.192mm) on Bottom Layer And Track (44.046mm,34.892mm)(46.586mm,34.892mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(44.666mm,34.192mm) on Bottom Layer And Track (45.316mm,33.492mm)(45.316mm,34.892mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(88.743mm,49.276mm) on Top Layer And Track (88.123mm,48.576mm)(88.123mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(88.743mm,49.276mm) on Top Layer And Track (88.123mm,48.576mm)(90.663mm,48.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(88.743mm,49.276mm) on Top Layer And Track (88.123mm,49.784mm)(88.123mm,49.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(88.743mm,49.276mm) on Top Layer And Track (88.123mm,49.976mm)(90.663mm,49.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(88.743mm,49.276mm) on Top Layer And Track (89.393mm,48.576mm)(89.393mm,49.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(90.043mm,49.276mm) on Top Layer And Track (88.123mm,48.576mm)(90.663mm,48.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(90.043mm,49.276mm) on Top Layer And Track (88.123mm,49.976mm)(90.663mm,49.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(90.043mm,49.276mm) on Top Layer And Track (89.393mm,48.576mm)(89.393mm,49.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(90.043mm,49.276mm) on Top Layer And Track (90.663mm,48.576mm)(90.663mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(90.043mm,49.276mm) on Top Layer And Track (90.663mm,49.784mm)(90.663mm,49.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(88.743mm,51.134mm) on Top Layer And Track (88.123mm,50.434mm)(88.123mm,50.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(88.743mm,51.134mm) on Top Layer And Track (88.123mm,50.434mm)(90.663mm,50.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(88.743mm,51.134mm) on Top Layer And Track (88.123mm,51.642mm)(88.123mm,51.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(88.743mm,51.134mm) on Top Layer And Track (88.123mm,51.834mm)(90.663mm,51.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(88.743mm,51.134mm) on Top Layer And Track (89.393mm,50.434mm)(89.393mm,51.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(90.043mm,51.134mm) on Top Layer And Track (88.123mm,50.434mm)(90.663mm,50.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(90.043mm,51.134mm) on Top Layer And Track (88.123mm,51.834mm)(90.663mm,51.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(90.043mm,51.134mm) on Top Layer And Track (89.393mm,50.434mm)(89.393mm,51.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(90.043mm,51.134mm) on Top Layer And Track (90.663mm,50.434mm)(90.663mm,50.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(90.043mm,51.134mm) on Top Layer And Track (90.663mm,51.642mm)(90.663mm,51.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(76.659mm,49.532mm) on Top Layer And Track (75.726mm,49.589mm)(75.862mm,49.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(76.659mm,49.532mm) on Top Layer And Track (75.726mm,49.589mm)(77.522mm,51.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(76.659mm,49.532mm) on Top Layer And Track (76.58mm,48.735mm)(76.716mm,48.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(76.659mm,49.532mm) on Top Layer And Track (76.624mm,50.487mm)(77.614mm,49.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(76.659mm,49.532mm) on Top Layer And Track (76.716mm,48.599mm)(78.512mm,50.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(77.579mm,50.452mm) on Top Layer And Track (75.726mm,49.589mm)(77.522mm,51.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(77.579mm,50.452mm) on Top Layer And Track (76.624mm,50.487mm)(77.614mm,49.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(77.579mm,50.452mm) on Top Layer And Track (76.716mm,48.599mm)(78.512mm,50.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-2(77.579mm,50.452mm) on Top Layer And Track (77.522mm,51.385mm)(77.658mm,51.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-2(77.579mm,50.452mm) on Top Layer And Track (78.376mm,50.531mm)(78.512mm,50.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(69.866mm,55.96mm) on Top Layer And Track (68.933mm,56.017mm)(69.069mm,55.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(69.866mm,55.96mm) on Top Layer And Track (68.933mm,56.017mm)(70.729mm,57.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(69.866mm,55.96mm) on Top Layer And Track (69.787mm,55.163mm)(69.923mm,55.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(69.866mm,55.96mm) on Top Layer And Track (69.831mm,56.915mm)(70.821mm,55.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(69.866mm,55.96mm) on Top Layer And Track (69.923mm,55.027mm)(71.719mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(70.786mm,56.88mm) on Top Layer And Track (68.933mm,56.017mm)(70.729mm,57.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(70.786mm,56.88mm) on Top Layer And Track (69.831mm,56.915mm)(70.821mm,55.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(70.786mm,56.88mm) on Top Layer And Track (69.923mm,55.027mm)(71.719mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(70.786mm,56.88mm) on Top Layer And Track (70.729mm,57.813mm)(70.865mm,57.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(70.786mm,56.88mm) on Top Layer And Track (71.583mm,56.959mm)(71.719mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad T1-1(44.516mm,31.972mm) on Bottom Layer And Track (43.966mm,30.272mm)(43.966mm,31.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad T1-2(46.416mm,31.972mm) on Bottom Layer And Track (46.966mm,30.272mm)(46.966mm,31.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-1(65.024mm,34.445mm) on Bottom Layer And Track (59.424mm,35.495mm)(64.324mm,35.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(65.024mm,34.445mm) on Bottom Layer And Track (64.324mm,28.795mm)(64.324mm,35.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-2(65.024mm,32.145mm) on Bottom Layer And Track (64.324mm,28.795mm)(64.324mm,35.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-3(65.024mm,29.845mm) on Bottom Layer And Track (59.424mm,28.795mm)(64.324mm,28.795mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(65.024mm,29.845mm) on Bottom Layer And Track (64.324mm,28.795mm)(64.324mm,35.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-THM(58.724mm,32.145mm) on Bottom Layer And Track (59.424mm,28.795mm)(59.424mm,35.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-1(93.828mm,34.518mm) on Bottom Layer And Track (88.228mm,35.568mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(93.828mm,34.518mm) on Bottom Layer And Track (93.028mm,34.005mm)(93.028mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(93.828mm,34.518mm) on Bottom Layer And Track (93.028mm,34.005mm)(93.228mm,34.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(93.828mm,34.518mm) on Bottom Layer And Track (93.128mm,28.868mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(93.828mm,34.518mm) on Bottom Layer And Track (94.428mm,34.005mm)(94.628mm,34.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(93.828mm,34.518mm) on Bottom Layer And Track (94.628mm,34.005mm)(94.628mm,37.005mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-2(93.828mm,32.218mm) on Bottom Layer And Track (93.128mm,28.868mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-3(93.828mm,29.918mm) on Bottom Layer And Track (88.228mm,28.868mm)(93.128mm,28.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-3(93.828mm,29.918mm) on Bottom Layer And Track (93.128mm,28.868mm)(93.128mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-THM(87.528mm,32.218mm) on Bottom Layer And Track (88.228mm,28.868mm)(88.228mm,35.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U8-1(45mm,52.35mm) on Bottom Layer And Track (45mm,51.898mm)(46.112mm,51.898mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U8-3(45mm,53.65mm) on Bottom Layer And Track (45mm,54.128mm)(46.9mm,54.128mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U8-4(46.9mm,53.65mm) on Bottom Layer And Track (45mm,54.128mm)(46.9mm,54.128mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U8-6(46.9mm,52.35mm) on Bottom Layer And Track (45.787mm,51.898mm)(46.9mm,51.898mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.193mm]
Rule Violations :482

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (64.01mm,52.516mm) on Top Overlay And Text "U7" (64.121mm,53.021mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "*" (41.006mm,49.578mm) on Top Overlay And Track (39.609mm,49.07mm)(41.387mm,49.07mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "*" (41.006mm,49.578mm) on Top Overlay And Track (41.387mm,49.07mm)(41.387mm,53.16mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "*" (44.006mm,49.578mm) on Top Overlay And Track (42.609mm,49.07mm)(44.387mm,49.07mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "*" (44.006mm,49.578mm) on Top Overlay And Track (44.387mm,49.07mm)(44.387mm,53.16mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "*" (50.423mm,33.258mm) on Top Overlay And Track (50.042mm,29.676mm)(50.042mm,33.766mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "*" (50.423mm,33.258mm) on Top Overlay And Track (50.042mm,33.766mm)(51.82mm,33.766mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "*" (61.722mm,33.775mm) on Top Overlay And Track (61.341mm,30.193mm)(61.341mm,34.283mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "*" (61.722mm,33.775mm) on Top Overlay And Track (61.341mm,34.283mm)(63.119mm,34.283mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "*" (77.15mm,33.069mm) on Top Overlay And Track (76.769mm,29.487mm)(76.769mm,33.577mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "*" (77.15mm,33.069mm) on Top Overlay And Track (76.769mm,33.577mm)(78.547mm,33.577mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "*" (82.837mm,33.069mm) on Top Overlay And Track (82.456mm,29.487mm)(82.456mm,33.577mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "*" (82.837mm,33.069mm) on Top Overlay And Track (82.456mm,33.577mm)(84.234mm,33.577mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "*" (98.552mm,30.918mm) on Top Overlay And Track (94.925mm,31.518mm)(97.725mm,31.518mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "*" (98.552mm,30.918mm) on Top Overlay And Track (97.725mm,31.518mm)(97.725mm,31.818mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "*" (98.552mm,30.918mm) on Top Overlay And Track (98.171mm,27.336mm)(98.171mm,31.426mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "*" (98.552mm,30.918mm) on Top Overlay And Track (98.171mm,31.426mm)(99.949mm,31.426mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "ISON" (91.362mm,52.225mm) on Top Overlay And Track (88.123mm,51.834mm)(90.663mm,51.834mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.254mm) Between Text "R1" (79mm,54.662mm) on Top Overlay And Track (81.425mm,53.88mm)(81.425mm,56.42mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
Rule Violations :19

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.254mm) (InNet('D_N'))
Rule Violations :0

Processing Rule : Room U_RVP_OVP_LC (Bounding Region = (42.551mm, 27.731mm, 57.41mm, 35.655mm) (InComponentClass('U_RVP_OVP_LC'))
Rule Violations :0

Processing Rule : Room U_CAN_Tranceiver (Bounding Region = (36.83mm, 37.592mm, 55.834mm, 49.403mm) (InComponentClass('U_CAN_Tranceiver'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 556
Waived Violations : 0
Time Elapsed        : 00:00:00