//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	colorsKernel

.visible .entry colorsKernel(
	.param .u32 colorsKernel_param_0,
	.param .u64 colorsKernel_param_1,
	.param .u32 colorsKernel_param_2,
	.param .u64 colorsKernel_param_3,
	.param .u32 colorsKernel_param_4,
	.param .u64 colorsKernel_param_5,
	.param .u32 colorsKernel_param_6
)
{
	.reg .pred 	%p<27>;
	.reg .b32 	%r<60>;
	.reg .f64 	%fd<77>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r23, [colorsKernel_param_0];
	ld.param.u64 	%rd2, [colorsKernel_param_1];
	ld.param.u32 	%r20, [colorsKernel_param_2];
	ld.param.u64 	%rd3, [colorsKernel_param_3];
	ld.param.u32 	%r21, [colorsKernel_param_4];
	ld.param.u64 	%rd4, [colorsKernel_param_5];
	ld.param.u32 	%r22, [colorsKernel_param_6];
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r25, %r24, %r26;
	setp.ge.s32 	%p1, %r1, %r23;
	@%p1 bra 	$L__BB0_27;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.lo.s32 	%r27, %r1, %r20;
	mul.wide.s32 	%rd6, %r27, 8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f64 	%fd1, [%rd7];
	setp.eq.s32 	%p2, %r22, -1;
	mov.f64 	%fd3, 0d3FF0000000000000;
	@%p2 bra 	$L__BB0_3;

	mul.lo.s32 	%r28, %r1, %r22;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.s32 	%rd9, %r28, 8;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f64 	%fd3, [%rd10];

$L__BB0_3:
	cvta.to.global.u64 	%rd11, %rd3;
	mul.lo.s32 	%r29, %r1, %r21;
	mul.wide.s32 	%rd12, %r29, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.lt.f64 	%p3, %fd1, 0d3FF0C152382D7365;
	setp.ge.f64 	%p4, %fd1, 0d0000000000000000;
	and.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_4;

$L__BB0_24:
	setp.eq.s32 	%p26, %r21, 3;
	mul.f64 	%fd65, %fd1, 0d4008000000000000;
	div.rn.f64 	%fd66, %fd65, 0d400921FB54442D18;
	mul.f64 	%fd67, %fd66, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd68, %fd67;
	cvt.rzi.s32.f64 	%r55, %fd68;
	mul.f64 	%fd69, %fd3, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd70, %fd69;
	cvt.rzi.s32.f64 	%r17, %fd70;
	cvt.rn.f64.s32 	%fd71, %r55;
	mul.f64 	%fd72, %fd3, %fd71;
	cvt.rni.f64.f64 	%fd73, %fd72;
	cvt.rzi.s32.f64 	%r18, %fd73;
	mul.f64 	%fd74, %fd3, 0d0000000000000000;
	cvt.rni.f64.f64 	%fd75, %fd74;
	cvt.rzi.s32.f64 	%r19, %fd75;
	@%p26 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;

$L__BB0_26:
	st.global.u32 	[%rd1], %r17;
	st.global.u32 	[%rd1+4], %r18;
	st.global.u32 	[%rd1+8], %r19;
	bra.uni 	$L__BB0_27;

$L__BB0_4:
	setp.ge.f64 	%p6, %fd1, 0d3FF0C152382D7365;
	setp.lt.f64 	%p7, %fd1, 0d4000C152382D7365;
	and.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_5;

$L__BB0_21:
	setp.eq.s32 	%p25, %r21, 3;
	mul.f64 	%fd53, %fd1, 0dC008000000000000;
	div.rn.f64 	%fd54, %fd53, 0d400921FB54442D18;
	add.f64 	%fd55, %fd54, 0d4000000000000000;
	mul.f64 	%fd56, %fd55, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd57, %fd56;
	cvt.rzi.s32.f64 	%r50, %fd57;
	cvt.rn.f64.s32 	%fd58, %r50;
	mul.f64 	%fd59, %fd3, %fd58;
	cvt.rni.f64.f64 	%fd60, %fd59;
	cvt.rzi.s32.f64 	%r14, %fd60;
	mul.f64 	%fd61, %fd3, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd62, %fd61;
	cvt.rzi.s32.f64 	%r15, %fd62;
	mul.f64 	%fd63, %fd3, 0d0000000000000000;
	cvt.rni.f64.f64 	%fd64, %fd63;
	cvt.rzi.s32.f64 	%r16, %fd64;
	@%p25 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_22;

$L__BB0_23:
	st.global.u32 	[%rd1], %r14;
	st.global.u32 	[%rd1+4], %r15;
	st.global.u32 	[%rd1+8], %r16;
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	shl.b32 	%r56, %r17, 16;
	shl.b32 	%r57, %r18, 8;
	or.b32  	%r58, %r57, %r56;
	or.b32  	%r59, %r58, %r19;
	st.global.u32 	[%rd1], %r59;
	bra.uni 	$L__BB0_27;

$L__BB0_5:
	setp.ge.f64 	%p9, %fd1, 0d4000C152382D7365;
	setp.lt.f64 	%p10, %fd1, 0d400921FB54442D18;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_6;

$L__BB0_18:
	setp.eq.s32 	%p24, %r21, 3;
	mul.f64 	%fd41, %fd1, 0d4008000000000000;
	div.rn.f64 	%fd42, %fd41, 0d400921FB54442D18;
	add.f64 	%fd43, %fd42, 0dC000000000000000;
	mul.f64 	%fd44, %fd43, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd45, %fd44;
	cvt.rzi.s32.f64 	%r45, %fd45;
	mul.f64 	%fd46, %fd3, 0d0000000000000000;
	cvt.rni.f64.f64 	%fd47, %fd46;
	cvt.rzi.s32.f64 	%r11, %fd47;
	mul.f64 	%fd48, %fd3, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd49, %fd48;
	cvt.rzi.s32.f64 	%r12, %fd49;
	cvt.rn.f64.s32 	%fd50, %r45;
	mul.f64 	%fd51, %fd3, %fd50;
	cvt.rni.f64.f64 	%fd52, %fd51;
	cvt.rzi.s32.f64 	%r13, %fd52;
	@%p24 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	st.global.u32 	[%rd1], %r11;
	st.global.u32 	[%rd1+4], %r12;
	st.global.u32 	[%rd1+8], %r13;
	bra.uni 	$L__BB0_27;

$L__BB0_22:
	shl.b32 	%r51, %r14, 16;
	shl.b32 	%r52, %r15, 8;
	or.b32  	%r53, %r52, %r51;
	or.b32  	%r54, %r53, %r16;
	st.global.u32 	[%rd1], %r54;
	bra.uni 	$L__BB0_27;

$L__BB0_6:
	setp.ge.f64 	%p12, %fd1, 0d400921FB54442D18;
	setp.lt.f64 	%p13, %fd1, 0d4010C152382D7365;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_7;

$L__BB0_15:
	setp.eq.s32 	%p23, %r21, 3;
	mul.f64 	%fd29, %fd1, 0dC008000000000000;
	div.rn.f64 	%fd30, %fd29, 0d400921FB54442D18;
	add.f64 	%fd31, %fd30, 0d4010000000000000;
	mul.f64 	%fd32, %fd31, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd33, %fd32;
	cvt.rzi.s32.f64 	%r40, %fd33;
	mul.f64 	%fd34, %fd3, 0d0000000000000000;
	cvt.rni.f64.f64 	%fd35, %fd34;
	cvt.rzi.s32.f64 	%r8, %fd35;
	cvt.rn.f64.s32 	%fd36, %r40;
	mul.f64 	%fd37, %fd3, %fd36;
	cvt.rni.f64.f64 	%fd38, %fd37;
	cvt.rzi.s32.f64 	%r9, %fd38;
	mul.f64 	%fd39, %fd3, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd40, %fd39;
	cvt.rzi.s32.f64 	%r10, %fd40;
	@%p23 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_16;

$L__BB0_17:
	st.global.u32 	[%rd1], %r8;
	st.global.u32 	[%rd1+4], %r9;
	st.global.u32 	[%rd1+8], %r10;
	bra.uni 	$L__BB0_27;

$L__BB0_19:
	shl.b32 	%r46, %r11, 16;
	shl.b32 	%r47, %r12, 8;
	or.b32  	%r48, %r47, %r46;
	or.b32  	%r49, %r48, %r13;
	st.global.u32 	[%rd1], %r49;
	bra.uni 	$L__BB0_27;

$L__BB0_7:
	setp.ge.f64 	%p15, %fd1, 0d4010C152382D7365;
	setp.lt.f64 	%p16, %fd1, 0d4014F1A6C638D03F;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_8;

$L__BB0_12:
	setp.eq.s32 	%p22, %r21, 3;
	mul.f64 	%fd17, %fd1, 0d4008000000000000;
	div.rn.f64 	%fd18, %fd17, 0d400921FB54442D18;
	add.f64 	%fd19, %fd18, 0dC010000000000000;
	mul.f64 	%fd20, %fd19, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd21, %fd20;
	cvt.rzi.s32.f64 	%r35, %fd21;
	cvt.rn.f64.s32 	%fd22, %r35;
	mul.f64 	%fd23, %fd3, %fd22;
	cvt.rni.f64.f64 	%fd24, %fd23;
	cvt.rzi.s32.f64 	%r5, %fd24;
	mul.f64 	%fd25, %fd3, 0d0000000000000000;
	cvt.rni.f64.f64 	%fd26, %fd25;
	cvt.rzi.s32.f64 	%r6, %fd26;
	mul.f64 	%fd27, %fd3, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd28, %fd27;
	cvt.rzi.s32.f64 	%r7, %fd28;
	@%p22 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_13;

$L__BB0_14:
	st.global.u32 	[%rd1], %r5;
	st.global.u32 	[%rd1+4], %r6;
	st.global.u32 	[%rd1+8], %r7;
	bra.uni 	$L__BB0_27;

$L__BB0_16:
	shl.b32 	%r41, %r8, 16;
	shl.b32 	%r42, %r9, 8;
	or.b32  	%r43, %r42, %r41;
	or.b32  	%r44, %r43, %r10;
	st.global.u32 	[%rd1], %r44;
	bra.uni 	$L__BB0_27;

$L__BB0_8:
	setp.ltu.f64 	%p18, %fd1, 0d4014F1A6C638D03F;
	setp.geu.f64 	%p19, %fd1, 0d401921FB54442D18;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_27;

	setp.eq.s32 	%p21, %r21, 3;
	mul.f64 	%fd5, %fd1, 0dC008000000000000;
	div.rn.f64 	%fd6, %fd5, 0d400921FB54442D18;
	add.f64 	%fd7, %fd6, 0d4018000000000000;
	mul.f64 	%fd8, %fd7, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd9, %fd8;
	cvt.rzi.s32.f64 	%r30, %fd9;
	mul.f64 	%fd10, %fd3, 0d406FE00000000000;
	cvt.rni.f64.f64 	%fd11, %fd10;
	cvt.rzi.s32.f64 	%r2, %fd11;
	mul.f64 	%fd12, %fd3, 0d0000000000000000;
	cvt.rni.f64.f64 	%fd13, %fd12;
	cvt.rzi.s32.f64 	%r3, %fd13;
	cvt.rn.f64.s32 	%fd14, %r30;
	mul.f64 	%fd15, %fd3, %fd14;
	cvt.rni.f64.f64 	%fd16, %fd15;
	cvt.rzi.s32.f64 	%r4, %fd16;
	@%p21 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;

$L__BB0_11:
	st.global.u32 	[%rd1], %r2;
	st.global.u32 	[%rd1+4], %r3;
	st.global.u32 	[%rd1+8], %r4;
	bra.uni 	$L__BB0_27;

$L__BB0_13:
	shl.b32 	%r36, %r5, 16;
	shl.b32 	%r37, %r6, 8;
	or.b32  	%r38, %r37, %r36;
	or.b32  	%r39, %r38, %r7;
	st.global.u32 	[%rd1], %r39;
	bra.uni 	$L__BB0_27;

$L__BB0_10:
	shl.b32 	%r31, %r2, 16;
	shl.b32 	%r32, %r3, 8;
	or.b32  	%r33, %r32, %r31;
	or.b32  	%r34, %r33, %r4;
	st.global.u32 	[%rd1], %r34;

$L__BB0_27:
	ret;

}

