

================================================================
== Vitis HLS Report for 'OP_AL_32I'
================================================================
* Date:           Sun Apr 14 20:14:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        assignment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx550t-ffg1927-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val" [OP_AL_32I.cpp:13]   --->   Operation 3 'read' 'op2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val" [OP_AL_32I.cpp:13]   --->   Operation 4 'read' 'op1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val" [OP_AL_32I.cpp:13]   --->   Operation 5 'read' 'func3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val" [OP_AL_32I.cpp:13]   --->   Operation 6 'read' 'func7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%opcode_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %opcode_val" [OP_AL_32I.cpp:13]   --->   Operation 7 'read' 'opcode_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shamt = trunc i32 %op2_val_read" [OP_AL_32I.cpp:13]   --->   Operation 8 'trunc' 'shamt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:22]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.91ns)   --->   "%switch_ln16 = switch i7 %opcode_val_read, void %sw.epilog139, i7 51, void %sw.bb, i7 19, void %sw.bb65" [OP_AL_32I.cpp:16]   --->   Operation 10 'switch' 'switch_ln16' <Predicate = true> <Delay = 1.91>
ST_1 : Operation 11 [1/1] (1.56ns)   --->   "%switch_ln50 = switch i3 %func3_val_read, void %sw.bb114, i3 0, void %sw.bb67, i3 2, void %sw.bb70, i3 3, void %sw.bb86, i3 4, void %sw.bb104, i3 6, void %sw.bb106, i3 7, void %sw.bb108, i3 1, void %sw.bb110" [OP_AL_32I.cpp:50]   --->   Operation 11 'switch' 'switch_ln50' <Predicate = (opcode_val_read == 19)> <Delay = 1.56>
ST_1 : Operation 12 [1/1] (1.38ns)   --->   "%icmp_ln58 = icmp_eq  i7 %func7_val_read, i7 0" [OP_AL_32I.cpp:58]   --->   Operation 12 'icmp' 'icmp_ln58' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.91ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %sw.epilog139, void %if.then" [OP_AL_32I.cpp:58]   --->   Operation 13 'br' 'br_ln58' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 1.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %shamt" [OP_AL_32I.cpp:58]   --->   Operation 14 'zext' 'zext_ln58' <Predicate = (opcode_val_read == 19 & func3_val_read == 1 & icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.36ns)   --->   "%rd_val_13 = shl i32 %op1_val_read, i32 %zext_ln58" [OP_AL_32I.cpp:58]   --->   Operation 15 'shl' 'rd_val_13' <Predicate = (opcode_val_read == 19 & func3_val_read == 1 & icmp_ln58)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%br_ln58 = br void %sw.epilog139" [OP_AL_32I.cpp:58]   --->   Operation 16 'br' 'br_ln58' <Predicate = (opcode_val_read == 19 & func3_val_read == 1 & icmp_ln58)> <Delay = 1.91>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%rd_val_5 = and i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:56]   --->   Operation 17 'and' 'rd_val_5' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%br_ln56 = br void %sw.epilog139" [OP_AL_32I.cpp:56]   --->   Operation 18 'br' 'br_ln56' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 1.91>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%rd_val_4 = or i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:55]   --->   Operation 19 'or' 'rd_val_4' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%br_ln55 = br void %sw.epilog139" [OP_AL_32I.cpp:55]   --->   Operation 20 'br' 'br_ln55' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 1.91>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%rd_val_3 = xor i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:54]   --->   Operation 21 'xor' 'rd_val_3' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%br_ln54 = br void %sw.epilog139" [OP_AL_32I.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 1.91>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%rd_val_2 = icmp_ugt  i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:53]   --->   Operation 23 'icmp' 'rd_val_2' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %rd_val_2" [OP_AL_32I.cpp:53]   --->   Operation 24 'zext' 'zext_ln53' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%br_ln53 = br void %sw.epilog139" [OP_AL_32I.cpp:53]   --->   Operation 25 'br' 'br_ln53' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 1.91>
ST_1 : Operation 26 [1/1] (1.63ns)   --->   "%rd_val_1 = icmp_sgt  i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:52]   --->   Operation 26 'icmp' 'rd_val_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i1 %rd_val_1" [OP_AL_32I.cpp:52]   --->   Operation 27 'zext' 'zext_ln52' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.91ns)   --->   "%br_ln52 = br void %sw.epilog139" [OP_AL_32I.cpp:52]   --->   Operation 28 'br' 'br_ln52' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 1.91>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%rd_val = add i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:51]   --->   Operation 29 'add' 'rd_val' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%br_ln51 = br void %sw.epilog139" [OP_AL_32I.cpp:51]   --->   Operation 30 'br' 'br_ln51' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 1.91>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%switch_ln64 = switch i7 %func7_val_read, void %sw.epilog139, i7 0, void %if.then116, i7 32, void %if.then122" [OP_AL_32I.cpp:64]   --->   Operation 31 'switch' 'switch_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5)> <Delay = 1.91>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_val_read, i32 31" [OP_AL_32I.cpp:65]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %shamt" [OP_AL_32I.cpp:65]   --->   Operation 33 'zext' 'zext_ln65' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %tmp_2, void %cond.false128, void %cond.true125" [OP_AL_32I.cpp:65]   --->   Operation 34 'br' 'br_ln65' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.36ns)   --->   "%shr_i4 = lshr i32 %op1_val_read, i32 %zext_ln65" [OP_AL_32I.cpp:13]   --->   Operation 35 'lshr' 'shr_i4' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32 & !tmp_2)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%br_ln65 = br void %sw.epilog139" [OP_AL_32I.cpp:65]   --->   Operation 36 'br' 'br_ln65' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32 & !tmp_2)> <Delay = 1.91>
ST_1 : Operation 37 [1/1] (2.36ns)   --->   "%ashr_ln65 = ashr i32 %op1_val_read, i32 %zext_ln65" [OP_AL_32I.cpp:65]   --->   Operation 37 'ashr' 'ashr_ln65' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32 & tmp_2)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.91ns)   --->   "%br_ln65 = br void %sw.epilog139" [OP_AL_32I.cpp:65]   --->   Operation 38 'br' 'br_ln65' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32 & tmp_2)> <Delay = 1.91>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp, void %if.end.i, void %if.then.i" [OP_AL_32I.cpp:64]   --->   Operation 39 'br' 'br_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.36ns)   --->   "%lshr_ln64 = lshr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:64]   --->   Operation 40 'lshr' 'lshr_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0 & !tmp)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%br_ln64 = br void %sw.epilog139" [OP_AL_32I.cpp:64]   --->   Operation 41 'br' 'br_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0 & !tmp)> <Delay = 1.91>
ST_1 : Operation 42 [1/1] (1.63ns)   --->   "%sub_ln64 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:64]   --->   Operation 42 'sub' 'sub_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0 & tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.36ns)   --->   "%shl_ln64 = shl i32 %op1_val_read, i32 %sub_ln64" [OP_AL_32I.cpp:64]   --->   Operation 43 'shl' 'shl_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0 & tmp)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.91ns)   --->   "%br_ln64 = br void %sw.epilog139" [OP_AL_32I.cpp:64]   --->   Operation 44 'br' 'br_ln64' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0 & tmp)> <Delay = 1.91>
ST_1 : Operation 45 [1/1] (1.91ns)   --->   "%switch_ln18 = switch i7 %func7_val_read, void %sw.epilog139, i7 0, void %sw.bb3, i7 32, void %sw.bb46" [OP_AL_32I.cpp:18]   --->   Operation 45 'switch' 'switch_ln18' <Predicate = (opcode_val_read == 51)> <Delay = 1.91>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%switch_ln35 = switch i3 %func3_val_read, void %sw.epilog139, i3 0, void %sw.bb48, i3 5, void %sw.bb51" [OP_AL_32I.cpp:35]   --->   Operation 46 'switch' 'switch_ln35' <Predicate = (opcode_val_read == 51 & func7_val_read == 32)> <Delay = 1.91>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_val_read, i32 31" [OP_AL_32I.cpp:37]   --->   Operation 47 'bitselect' 'tmp_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp_1, void %cond.false57, void %cond.true54" [OP_AL_32I.cpp:37]   --->   Operation 48 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp, void %if.end.i196, void %if.then.i189" [OP_AL_32I.cpp:37]   --->   Operation 49 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.36ns)   --->   "%shr_i_i1943 = lshr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:13]   --->   Operation 50 'lshr' 'shr_i_i1943' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp & !tmp_1)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.91ns)   --->   "%br_ln37 = br void %sw.epilog139" [OP_AL_32I.cpp:37]   --->   Operation 51 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp & !tmp_1)> <Delay = 1.91>
ST_1 : Operation 52 [1/1] (1.63ns)   --->   "%sub_ln37_1 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:37]   --->   Operation 52 'sub' 'sub_ln37_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp & !tmp_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.36ns)   --->   "%shl_ln37_1 = shl i32 %op1_val_read, i32 %sub_ln37_1" [OP_AL_32I.cpp:37]   --->   Operation 53 'shl' 'shl_ln37_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp & !tmp_1)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.91ns)   --->   "%br_ln37 = br void %sw.epilog139" [OP_AL_32I.cpp:37]   --->   Operation 54 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp & !tmp_1)> <Delay = 1.91>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "%xor_ln37 = xor i32 %op1_val_read, i32 4294967295" [OP_AL_32I.cpp:37]   --->   Operation 55 'xor' 'xor_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_1)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp, void %if.end.i253, void %if.then.i246" [OP_AL_32I.cpp:37]   --->   Operation 56 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.36ns)   --->   "%ashr_ln37 = ashr i32 %xor_ln37, i32 %op2_val_read" [OP_AL_32I.cpp:37]   --->   Operation 57 'ashr' 'ashr_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp & tmp_1)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.03ns)   --->   "%br_ln37 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit254" [OP_AL_32I.cpp:37]   --->   Operation 58 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp & tmp_1)> <Delay = 1.03>
ST_1 : Operation 59 [1/1] (1.63ns)   --->   "%sub_ln37 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:37]   --->   Operation 59 'sub' 'sub_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp & tmp_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.36ns)   --->   "%shl_ln37 = shl i32 %xor_ln37, i32 %sub_ln37" [OP_AL_32I.cpp:37]   --->   Operation 60 'shl' 'shl_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp & tmp_1)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.03ns)   --->   "%br_ln37 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit254" [OP_AL_32I.cpp:37]   --->   Operation 61 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp & tmp_1)> <Delay = 1.03>
ST_1 : Operation 62 [1/1] (1.63ns)   --->   "%rd_val_12 = sub i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:36]   --->   Operation 62 'sub' 'rd_val_12' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.91ns)   --->   "%br_ln36 = br void %sw.epilog139" [OP_AL_32I.cpp:36]   --->   Operation 63 'br' 'br_ln36' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 1.91>
ST_1 : Operation 64 [1/1] (1.56ns)   --->   "%switch_ln20 = switch i3 %func3_val_read, void %sw.bb43, i3 0, void %sw.bb5, i3 1, void %sw.bb8, i3 2, void %sw.bb10, i3 3, void %sw.bb18, i3 4, void %sw.bb35, i3 5, void %sw.bb37, i3 6, void %sw.bb41" [OP_AL_32I.cpp:20]   --->   Operation 64 'switch' 'switch_ln20' <Predicate = (opcode_val_read == 51 & func7_val_read == 0)> <Delay = 1.56>
ST_1 : Operation 65 [1/1] (0.65ns)   --->   "%rd_val_11 = or i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:27]   --->   Operation 65 'or' 'rd_val_11' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.91ns)   --->   "%br_ln27 = br void %sw.epilog139" [OP_AL_32I.cpp:27]   --->   Operation 66 'br' 'br_ln27' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 1.91>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp, void %if.end.i376, void %if.then.i369" [OP_AL_32I.cpp:26]   --->   Operation 67 'br' 'br_ln26' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.36ns)   --->   "%lshr_ln26 = lshr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:26]   --->   Operation 68 'lshr' 'lshr_ln26' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.91ns)   --->   "%br_ln26 = br void %sw.epilog139" [OP_AL_32I.cpp:26]   --->   Operation 69 'br' 'br_ln26' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp)> <Delay = 1.91>
ST_1 : Operation 70 [1/1] (1.63ns)   --->   "%sub_ln26 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.36ns)   --->   "%shl_ln26 = shl i32 %op1_val_read, i32 %sub_ln26" [OP_AL_32I.cpp:26]   --->   Operation 71 'shl' 'shl_ln26' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.91ns)   --->   "%br_ln26 = br void %sw.epilog139" [OP_AL_32I.cpp:26]   --->   Operation 72 'br' 'br_ln26' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp)> <Delay = 1.91>
ST_1 : Operation 73 [1/1] (0.65ns)   --->   "%rd_val_10 = xor i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:25]   --->   Operation 73 'xor' 'rd_val_10' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.91ns)   --->   "%br_ln25 = br void %sw.epilog139" [OP_AL_32I.cpp:25]   --->   Operation 74 'br' 'br_ln25' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 1.91>
ST_1 : Operation 75 [1/1] (1.63ns)   --->   "%rd_val_9 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:24]   --->   Operation 75 'icmp' 'rd_val_9' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i1 %rd_val_9" [OP_AL_32I.cpp:24]   --->   Operation 76 'zext' 'zext_ln24' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.91ns)   --->   "%br_ln24 = br void %sw.epilog139" [OP_AL_32I.cpp:24]   --->   Operation 77 'br' 'br_ln24' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 1.91>
ST_1 : Operation 78 [1/1] (1.63ns)   --->   "%rd_val_8 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:23]   --->   Operation 78 'icmp' 'rd_val_8' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i1 %rd_val_8" [OP_AL_32I.cpp:23]   --->   Operation 79 'zext' 'zext_ln23' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.91ns)   --->   "%br_ln23 = br void %sw.epilog139" [OP_AL_32I.cpp:23]   --->   Operation 80 'br' 'br_ln23' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 1.91>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %tmp, void %if.else.i, void %if.then.i459" [OP_AL_32I.cpp:22]   --->   Operation 81 'br' 'br_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.36ns)   --->   "%shl_ln22 = shl i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:22]   --->   Operation 82 'shl' 'shl_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.91ns)   --->   "%br_ln22 = br void %sw.epilog139" [OP_AL_32I.cpp:22]   --->   Operation 83 'br' 'br_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 1.91>
ST_1 : Operation 84 [1/1] (1.63ns)   --->   "%sub_ln22 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:22]   --->   Operation 84 'sub' 'sub_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (2.36ns)   --->   "%ashr_ln22 = ashr i32 %op1_val_read, i32 %sub_ln22" [OP_AL_32I.cpp:22]   --->   Operation 85 'ashr' 'ashr_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.91ns)   --->   "%br_ln22 = br void %sw.epilog139" [OP_AL_32I.cpp:22]   --->   Operation 86 'br' 'br_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 1.91>
ST_1 : Operation 87 [1/1] (1.63ns)   --->   "%rd_val_7 = add i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:21]   --->   Operation 87 'add' 'rd_val_7' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.91ns)   --->   "%br_ln21 = br void %sw.epilog139" [OP_AL_32I.cpp:21]   --->   Operation 88 'br' 'br_ln21' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 1.91>
ST_1 : Operation 89 [1/1] (0.65ns)   --->   "%rd_val_6 = and i32 %op2_val_read, i32 %op1_val_read" [OP_AL_32I.cpp:28]   --->   Operation 89 'and' 'rd_val_6' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.91ns)   --->   "%br_ln28 = br void %sw.epilog139" [OP_AL_32I.cpp:28]   --->   Operation 90 'br' 'br_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 1.91>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%tmp56_0 = phi i32 %shl_ln37, void %if.then.i246, i32 %ashr_ln37, void %if.end.i253" [OP_AL_32I.cpp:37]   --->   Operation 91 'phi' 'tmp56_0' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.65ns) (out node of the LUT)   --->   "%xor_ln37_1 = xor i32 %tmp56_0, i32 4294967295" [OP_AL_32I.cpp:37]   --->   Operation 92 'xor' 'xor_ln37_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_1)> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.91ns)   --->   "%br_ln37 = br void %sw.epilog139" [OP_AL_32I.cpp:37]   --->   Operation 93 'br' 'br_ln37' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_1)> <Delay = 1.91>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%rd_val_14 = phi i32 %rd_val_5, void %sw.bb108, i32 %rd_val_4, void %sw.bb106, i32 %rd_val_3, void %sw.bb104, i32 %zext_ln53, void %sw.bb86, i32 %zext_ln52, void %sw.bb70, i32 %rd_val, void %sw.bb67, i32 %ashr_ln65, void %cond.true125, i32 %shr_i4, void %cond.false128, i32 %shl_ln64, void %if.then.i, i32 %lshr_ln64, void %if.end.i, i32 %rd_val_13, void %if.then, i32 %rd_val_12, void %sw.bb48, i32 %xor_ln37_1, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit254, i32 %shl_ln37_1, void %if.then.i189, i32 %shr_i_i1943, void %if.end.i196, i32 %rd_val_6, void %sw.bb43, i32 %rd_val_11, void %sw.bb41, i32 %rd_val_10, void %sw.bb35, i32 %zext_ln24, void %sw.bb18, i32 %zext_ln23, void %sw.bb10, i32 %rd_val_7, void %sw.bb5, i32 %shl_ln26, void %if.then.i369, i32 %lshr_ln26, void %if.end.i376, i32 %ashr_ln22, void %if.then.i459, i32 %shl_ln22, void %if.else.i, i32 0, void %entry, i32 0, void %sw.bb, i32 0, void %sw.bb46, i32 0, void %sw.bb110, i32 0, void %sw.bb114"   --->   Operation 94 'phi' 'rd_val_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%status = phi i1 0, void %sw.bb108, i1 0, void %sw.bb106, i1 0, void %sw.bb104, i1 0, void %sw.bb86, i1 0, void %sw.bb70, i1 0, void %sw.bb67, i1 0, void %cond.true125, i1 0, void %cond.false128, i1 0, void %if.then.i, i1 0, void %if.end.i, i1 0, void %if.then, i1 0, void %sw.bb48, i1 0, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit254, i1 0, void %if.then.i189, i1 0, void %if.end.i196, i1 0, void %sw.bb43, i1 0, void %sw.bb41, i1 0, void %sw.bb35, i1 0, void %sw.bb18, i1 0, void %sw.bb10, i1 0, void %sw.bb5, i1 0, void %if.then.i369, i1 0, void %if.end.i376, i1 0, void %if.then.i459, i1 0, void %if.else.i, i1 1, void %entry, i1 1, void %sw.bb, i1 1, void %sw.bb46, i1 1, void %sw.bb110, i1 1, void %sw.bb114"   --->   Operation 95 'phi' 'status' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv = insertvalue i33 <undef>, i32 %rd_val_14" [OP_AL_32I.cpp:80]   --->   Operation 96 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i33 %mrv, i1 %status" [OP_AL_32I.cpp:80]   --->   Operation 97 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln80 = ret i33 %mrv_1" [OP_AL_32I.cpp:80]   --->   Operation 98 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ opcode_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_val_read    (read       ) [ 000]
op1_val_read    (read       ) [ 000]
func3_val_read  (read       ) [ 011]
func7_val_read  (read       ) [ 011]
opcode_val_read (read       ) [ 011]
shamt           (trunc      ) [ 000]
tmp             (bitselect  ) [ 010]
switch_ln16     (switch     ) [ 011]
switch_ln50     (switch     ) [ 000]
icmp_ln58       (icmp       ) [ 010]
br_ln58         (br         ) [ 011]
zext_ln58       (zext       ) [ 000]
rd_val_13       (shl        ) [ 011]
br_ln58         (br         ) [ 011]
rd_val_5        (and        ) [ 011]
br_ln56         (br         ) [ 011]
rd_val_4        (or         ) [ 011]
br_ln55         (br         ) [ 011]
rd_val_3        (xor        ) [ 011]
br_ln54         (br         ) [ 011]
rd_val_2        (icmp       ) [ 000]
zext_ln53       (zext       ) [ 011]
br_ln53         (br         ) [ 011]
rd_val_1        (icmp       ) [ 000]
zext_ln52       (zext       ) [ 011]
br_ln52         (br         ) [ 011]
rd_val          (add        ) [ 011]
br_ln51         (br         ) [ 011]
switch_ln64     (switch     ) [ 011]
tmp_2           (bitselect  ) [ 010]
zext_ln65       (zext       ) [ 000]
br_ln65         (br         ) [ 000]
shr_i4          (lshr       ) [ 011]
br_ln65         (br         ) [ 011]
ashr_ln65       (ashr       ) [ 011]
br_ln65         (br         ) [ 011]
br_ln64         (br         ) [ 000]
lshr_ln64       (lshr       ) [ 011]
br_ln64         (br         ) [ 011]
sub_ln64        (sub        ) [ 000]
shl_ln64        (shl        ) [ 011]
br_ln64         (br         ) [ 011]
switch_ln18     (switch     ) [ 011]
switch_ln35     (switch     ) [ 011]
tmp_1           (bitselect  ) [ 011]
br_ln37         (br         ) [ 000]
br_ln37         (br         ) [ 000]
shr_i_i1943     (lshr       ) [ 011]
br_ln37         (br         ) [ 011]
sub_ln37_1      (sub        ) [ 000]
shl_ln37_1      (shl        ) [ 011]
br_ln37         (br         ) [ 011]
xor_ln37        (xor        ) [ 000]
br_ln37         (br         ) [ 000]
ashr_ln37       (ashr       ) [ 011]
br_ln37         (br         ) [ 011]
sub_ln37        (sub        ) [ 000]
shl_ln37        (shl        ) [ 011]
br_ln37         (br         ) [ 011]
rd_val_12       (sub        ) [ 011]
br_ln36         (br         ) [ 011]
switch_ln20     (switch     ) [ 000]
rd_val_11       (or         ) [ 011]
br_ln27         (br         ) [ 011]
br_ln26         (br         ) [ 000]
lshr_ln26       (lshr       ) [ 011]
br_ln26         (br         ) [ 011]
sub_ln26        (sub        ) [ 000]
shl_ln26        (shl        ) [ 011]
br_ln26         (br         ) [ 011]
rd_val_10       (xor        ) [ 011]
br_ln25         (br         ) [ 011]
rd_val_9        (icmp       ) [ 000]
zext_ln24       (zext       ) [ 011]
br_ln24         (br         ) [ 011]
rd_val_8        (icmp       ) [ 000]
zext_ln23       (zext       ) [ 011]
br_ln23         (br         ) [ 011]
br_ln22         (br         ) [ 000]
shl_ln22        (shl        ) [ 011]
br_ln22         (br         ) [ 011]
sub_ln22        (sub        ) [ 000]
ashr_ln22       (ashr       ) [ 011]
br_ln22         (br         ) [ 011]
rd_val_7        (add        ) [ 011]
br_ln21         (br         ) [ 011]
rd_val_6        (and        ) [ 011]
br_ln28         (br         ) [ 011]
tmp56_0         (phi        ) [ 001]
xor_ln37_1      (xor        ) [ 000]
br_ln37         (br         ) [ 000]
rd_val_14       (phi        ) [ 001]
status          (phi        ) [ 001]
mrv             (insertvalue) [ 000]
mrv_1           (insertvalue) [ 000]
ret_ln80        (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="opcode_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opcode_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="func7_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func7_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="func3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func3_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="op2_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="op1_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="func3_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func3_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="func7_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func7_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="opcode_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opcode_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="tmp56_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp56_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp56_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="32" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp56_0/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="rd_val_14_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_14 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="rd_val_14_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="32" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="4" bw="32" slack="1"/>
<pin id="103" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="1" slack="1"/>
<pin id="105" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="8" bw="1" slack="1"/>
<pin id="107" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="10" bw="32" slack="1"/>
<pin id="109" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="12" bw="32" slack="1"/>
<pin id="111" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="14" bw="32" slack="1"/>
<pin id="113" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="16" bw="32" slack="1"/>
<pin id="115" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="18" bw="32" slack="1"/>
<pin id="117" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="20" bw="32" slack="1"/>
<pin id="119" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="22" bw="32" slack="1"/>
<pin id="121" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="24" bw="32" slack="0"/>
<pin id="123" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="26" bw="32" slack="1"/>
<pin id="125" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="28" bw="32" slack="1"/>
<pin id="127" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="30" bw="32" slack="1"/>
<pin id="129" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="32" bw="32" slack="1"/>
<pin id="131" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="34" bw="32" slack="1"/>
<pin id="133" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="36" bw="1" slack="1"/>
<pin id="135" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="38" bw="1" slack="1"/>
<pin id="137" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="40" bw="32" slack="1"/>
<pin id="139" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="42" bw="32" slack="1"/>
<pin id="141" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="44" bw="32" slack="1"/>
<pin id="143" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="46" bw="32" slack="1"/>
<pin id="145" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="48" bw="32" slack="1"/>
<pin id="147" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="50" bw="1" slack="1"/>
<pin id="149" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="52" bw="1" slack="1"/>
<pin id="151" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="54" bw="1" slack="1"/>
<pin id="153" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="56" bw="1" slack="1"/>
<pin id="155" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="58" bw="1" slack="1"/>
<pin id="157" dir="0" index="59" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="60" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_val_14/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="status_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="status (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="status_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="1" slack="1"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="1" slack="1"/>
<pin id="177" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="8" bw="1" slack="1"/>
<pin id="179" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="10" bw="1" slack="1"/>
<pin id="181" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="12" bw="1" slack="1"/>
<pin id="183" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="14" bw="1" slack="1"/>
<pin id="185" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="16" bw="1" slack="1"/>
<pin id="187" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="18" bw="1" slack="1"/>
<pin id="189" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="20" bw="1" slack="1"/>
<pin id="191" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="22" bw="1" slack="1"/>
<pin id="193" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="24" bw="1" slack="0"/>
<pin id="195" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="26" bw="1" slack="1"/>
<pin id="197" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="28" bw="1" slack="1"/>
<pin id="199" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="30" bw="1" slack="1"/>
<pin id="201" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="32" bw="1" slack="1"/>
<pin id="203" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="34" bw="1" slack="1"/>
<pin id="205" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="36" bw="1" slack="1"/>
<pin id="207" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="38" bw="1" slack="1"/>
<pin id="209" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="40" bw="1" slack="1"/>
<pin id="211" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="42" bw="1" slack="1"/>
<pin id="213" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="44" bw="1" slack="1"/>
<pin id="215" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="46" bw="1" slack="1"/>
<pin id="217" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="48" bw="1" slack="1"/>
<pin id="219" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="50" bw="1" slack="1"/>
<pin id="221" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="52" bw="1" slack="1"/>
<pin id="223" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="54" bw="1" slack="1"/>
<pin id="225" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="56" bw="1" slack="1"/>
<pin id="227" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="58" bw="1" slack="1"/>
<pin id="229" dir="0" index="59" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="60" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="status/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rd_val_5/1 rd_val_6/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="rd_val_4/1 rd_val_11/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rd_val_3/1 rd_val_10/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val/1 rd_val_7/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 tmp_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln64/1 shr_i_i1943/1 lshr_ln26/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/1 sub_ln37_1/1 sub_ln37/1 sub_ln26/1 sub_ln22/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln64/1 shl_ln37_1/1 shl_ln26/1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_5 rd_val_6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_4 rd_val_11 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_3 rd_val_10 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val rd_val_7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln64 shr_i_i1943 lshr_ln26 "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln64 shl_ln37_1 shl_ln26 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shamt_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="shamt/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln58_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln58_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="rd_val_13_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rd_val_13/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="rd_val_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln53_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="rd_val_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_1/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln52_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln65_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shr_i4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="shr_i4/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ashr_ln65_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln65/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln37_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="ashr_ln37_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln37/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln37_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="rd_val_12_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rd_val_12/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="rd_val_9_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_9/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln24_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="rd_val_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_8/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln23_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shl_ln22_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="ashr_ln22_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln22/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln37_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mrv_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="33" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mrv_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="33" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="func3_val_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="1"/>
<pin id="490" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="func3_val_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="func7_val_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="1"/>
<pin id="494" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="func7_val_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="opcode_val_read_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="opcode_val_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="rd_val_13_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_13 "/>
</bind>
</comp>

<comp id="511" class="1005" name="zext_ln53_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="516" class="1005" name="zext_ln52_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="524" class="1005" name="shr_i4_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shr_i4 "/>
</bind>
</comp>

<comp id="529" class="1005" name="ashr_ln65_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln65 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="ashr_ln37_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln37 "/>
</bind>
</comp>

<comp id="543" class="1005" name="shl_ln37_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln37 "/>
</bind>
</comp>

<comp id="548" class="1005" name="rd_val_12_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_12 "/>
</bind>
</comp>

<comp id="553" class="1005" name="zext_ln24_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="558" class="1005" name="zext_ln23_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="563" class="1005" name="shl_ln22_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22 "/>
</bind>
</comp>

<comp id="568" class="1005" name="ashr_ln22_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="159"><net_src comp="93" pin="1"/><net_sink comp="97" pin=50"/></net>

<net id="160"><net_src comp="93" pin="1"/><net_sink comp="97" pin=52"/></net>

<net id="161"><net_src comp="93" pin="1"/><net_sink comp="97" pin=54"/></net>

<net id="162"><net_src comp="93" pin="1"/><net_sink comp="97" pin=56"/></net>

<net id="163"><net_src comp="93" pin="1"/><net_sink comp="97" pin=58"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="231"><net_src comp="164" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="232"><net_src comp="164" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="233"><net_src comp="164" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="234"><net_src comp="164" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="235"><net_src comp="164" pin="1"/><net_sink comp="169" pin=8"/></net>

<net id="236"><net_src comp="164" pin="1"/><net_sink comp="169" pin=10"/></net>

<net id="237"><net_src comp="164" pin="1"/><net_sink comp="169" pin=12"/></net>

<net id="238"><net_src comp="164" pin="1"/><net_sink comp="169" pin=14"/></net>

<net id="239"><net_src comp="164" pin="1"/><net_sink comp="169" pin=16"/></net>

<net id="240"><net_src comp="164" pin="1"/><net_sink comp="169" pin=18"/></net>

<net id="241"><net_src comp="164" pin="1"/><net_sink comp="169" pin=20"/></net>

<net id="242"><net_src comp="164" pin="1"/><net_sink comp="169" pin=22"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="169" pin=24"/></net>

<net id="244"><net_src comp="164" pin="1"/><net_sink comp="169" pin=26"/></net>

<net id="245"><net_src comp="164" pin="1"/><net_sink comp="169" pin=28"/></net>

<net id="246"><net_src comp="164" pin="1"/><net_sink comp="169" pin=30"/></net>

<net id="247"><net_src comp="164" pin="1"/><net_sink comp="169" pin=32"/></net>

<net id="248"><net_src comp="164" pin="1"/><net_sink comp="169" pin=34"/></net>

<net id="249"><net_src comp="164" pin="1"/><net_sink comp="169" pin=36"/></net>

<net id="250"><net_src comp="164" pin="1"/><net_sink comp="169" pin=38"/></net>

<net id="251"><net_src comp="164" pin="1"/><net_sink comp="169" pin=40"/></net>

<net id="252"><net_src comp="164" pin="1"/><net_sink comp="169" pin=42"/></net>

<net id="253"><net_src comp="164" pin="1"/><net_sink comp="169" pin=44"/></net>

<net id="254"><net_src comp="164" pin="1"/><net_sink comp="169" pin=46"/></net>

<net id="255"><net_src comp="164" pin="1"/><net_sink comp="169" pin=48"/></net>

<net id="256"><net_src comp="164" pin="1"/><net_sink comp="169" pin=50"/></net>

<net id="257"><net_src comp="164" pin="1"/><net_sink comp="169" pin=52"/></net>

<net id="258"><net_src comp="164" pin="1"/><net_sink comp="169" pin=54"/></net>

<net id="259"><net_src comp="164" pin="1"/><net_sink comp="169" pin=56"/></net>

<net id="260"><net_src comp="164" pin="1"/><net_sink comp="169" pin=58"/></net>

<net id="265"><net_src comp="54" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="60" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="54" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="60" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="54" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="60" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="54" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="60" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="60" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="60" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="54" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="54" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="60" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="261" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="97" pin=30"/></net>

<net id="320"><net_src comp="267" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="97" pin=32"/></net>

<net id="326"><net_src comp="273" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="97" pin=34"/></net>

<net id="332"><net_src comp="279" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="97" pin=10"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="97" pin=40"/></net>

<net id="338"><net_src comp="293" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="97" pin=18"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="97" pin=28"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="97" pin=44"/></net>

<net id="345"><net_src comp="305" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="97" pin=16"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="97" pin=26"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="97" pin=42"/></net>

<net id="352"><net_src comp="54" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="54" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="72" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="60" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="54" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="60" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="54" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="60" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="349" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="60" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="60" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="60" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="54" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="299" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="60" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="54" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="60" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="54" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="60" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="54" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="60" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="54" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="60" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="299" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="87" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="2"/><net_sink comp="97" pin=24"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="97" pin="60"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="169" pin="60"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="66" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="72" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="78" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="509"><net_src comp="371" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="97" pin=20"/></net>

<net id="514"><net_src comp="383" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="97" pin=6"/></net>

<net id="519"><net_src comp="393" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="97" pin=8"/></net>

<net id="527"><net_src comp="401" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="97" pin=14"/></net>

<net id="532"><net_src comp="407" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="97" pin=12"/></net>

<net id="537"><net_src comp="285" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="419" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="546"><net_src comp="425" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="551"><net_src comp="431" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="97" pin=22"/></net>

<net id="556"><net_src comp="443" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="97" pin=36"/></net>

<net id="561"><net_src comp="453" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="97" pin=38"/></net>

<net id="566"><net_src comp="457" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="97" pin=48"/></net>

<net id="571"><net_src comp="463" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="97" pin=46"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: OP_AL_32I : opcode_val | {1 }
	Port: OP_AL_32I : func7_val | {1 }
	Port: OP_AL_32I : func3_val | {1 }
	Port: OP_AL_32I : op1_val | {1 }
	Port: OP_AL_32I : op2_val | {1 }
  - Chain level:
	State 1
		br_ln58 : 1
		zext_ln58 : 1
		rd_val_13 : 2
		zext_ln53 : 1
		zext_ln52 : 1
		zext_ln65 : 1
		br_ln65 : 1
		shr_i4 : 2
		ashr_ln65 : 2
		br_ln64 : 1
		shl_ln64 : 1
		br_ln37 : 1
		br_ln37 : 1
		shl_ln37_1 : 1
		br_ln37 : 1
		br_ln26 : 1
		shl_ln26 : 1
		zext_ln24 : 1
		zext_ln23 : 1
		br_ln22 : 1
		ashr_ln22 : 1
	State 2
		xor_ln37_1 : 1
		rd_val_14 : 1
		status : 1
		mrv : 2
		mrv_1 : 3
		ret_ln80 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_305         |    0    |    84   |
|    shl   |      rd_val_13_fu_371      |    0    |    84   |
|          |       shl_ln37_fu_425      |    0    |    84   |
|          |       shl_ln22_fu_457      |    0    |    84   |
|----------|----------------------------|---------|---------|
|          |      ashr_ln65_fu_407      |    0    |    84   |
|   ashr   |      ashr_ln37_fu_419      |    0    |    84   |
|          |      ashr_ln22_fu_463      |    0    |    84   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln58_fu_361      |    0    |    14   |
|          |       rd_val_2_fu_377      |    0    |    39   |
|   icmp   |       rd_val_1_fu_387      |    0    |    39   |
|          |       rd_val_9_fu_437      |    0    |    39   |
|          |       rd_val_8_fu_447      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   lshr   |         grp_fu_293         |    0    |    84   |
|          |        shr_i4_fu_401       |    0    |    84   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_273         |    0    |    32   |
|    xor   |       xor_ln37_fu_413      |    0    |    32   |
|          |      xor_ln37_1_fu_469     |    0    |    32   |
|----------|----------------------------|---------|---------|
|    sub   |         grp_fu_299         |    0    |    39   |
|          |      rd_val_12_fu_431      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |         grp_fu_279         |    0    |    39   |
|----------|----------------------------|---------|---------|
|    and   |         grp_fu_261         |    0    |    32   |
|----------|----------------------------|---------|---------|
|    or    |         grp_fu_267         |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |   op2_val_read_read_fu_54  |    0    |    0    |
|          |   op1_val_read_read_fu_60  |    0    |    0    |
|   read   |  func3_val_read_read_fu_66 |    0    |    0    |
|          |  func7_val_read_read_fu_72 |    0    |    0    |
|          | opcode_val_read_read_fu_78 |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         grp_fu_285         |    0    |    0    |
|          |         tmp_fu_353         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        shamt_fu_349        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln58_fu_367      |    0    |    0    |
|          |      zext_ln53_fu_383      |    0    |    0    |
|   zext   |      zext_ln52_fu_393      |    0    |    0    |
|          |      zext_ln65_fu_397      |    0    |    0    |
|          |      zext_ln24_fu_443      |    0    |    0    |
|          |      zext_ln23_fu_453      |    0    |    0    |
|----------|----------------------------|---------|---------|
|insertvalue|         mrv_fu_476         |    0    |    0    |
|          |        mrv_1_fu_482        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1203  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   ashr_ln22_reg_568   |   32   |
|   ashr_ln37_reg_538   |   32   |
|   ashr_ln65_reg_529   |   32   |
| func3_val_read_reg_488|    3   |
| func7_val_read_reg_492|    7   |
|opcode_val_read_reg_496|    7   |
|   rd_val_12_reg_548   |   32   |
|   rd_val_13_reg_506   |   32   |
|    rd_val_14_reg_93   |   32   |
|        reg_311        |   32   |
|        reg_317        |   32   |
|        reg_323        |   32   |
|        reg_329        |   32   |
|        reg_335        |   32   |
|        reg_342        |   32   |
|    shl_ln22_reg_563   |   32   |
|    shl_ln37_reg_543   |   32   |
|     shr_i4_reg_524    |   32   |
|     status_reg_164    |    1   |
|     tmp56_0_reg_84    |   32   |
|     tmp_1_reg_534     |    1   |
|   zext_ln23_reg_558   |   32   |
|   zext_ln24_reg_553   |   32   |
|   zext_ln52_reg_516   |   32   |
|   zext_ln53_reg_511   |   32   |
+-----------------------+--------+
|         Total         |   659  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------|------|------|------|--------||---------|
| status_reg_164 |  p0  |   2  |   1  |    2   |
|----------------|------|------|------|--------||---------|
|      Total     |      |      |      |    2   ||  1.038  |
|----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   659  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   659  |  1203  |
+-----------+--------+--------+--------+
