-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 1  
 Total paths eligible for improvement: 81      
 Total paths improved: 61      
-------------------------------------

Path 1
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[17]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2471 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[17]:SLn
-------------------------------------
  Pin max-delay slack:    21624 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 2
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[0]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2471 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[0]:SLn
-------------------------------------
  Pin max-delay slack:    21624 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 3
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[3]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2470 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[3]:SLn
-------------------------------------
  Pin max-delay slack:    21623 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 4
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[33]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2470 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[33]:SLn
-------------------------------------
  Pin max-delay slack:    21623 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 5
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[2]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2470 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[2]:SLn
-------------------------------------
  Pin max-delay slack:    21623 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 6
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[4]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2468 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[4]:SLn
-------------------------------------
  Pin max-delay slack:    21620 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 7
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[1]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2468 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[1]:SLn
-------------------------------------
  Pin max-delay slack:    21619 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[17]_CFG1C_TEST6
      mdr_system_top_0/counter_2[17]_CFG1C_TEST5
      mdr_system_top_0/counter_2[17]_CFG1C_TEST4
      mdr_system_top_0/counter_2[17]_CFG1C_TEST3
      mdr_system_top_0/counter_2[17]_CFG1C_TEST2
      mdr_system_top_0/counter_2[17]_CFG1C_TEST1
      mdr_system_top_0/counter_2[17]_CFG1C_TEST0
      mdr_system_top_0/counter_2[17]_CFG1C_TEST


Path 8
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2394 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[19]:SLn
-------------------------------------
  Pin max-delay slack:    21525 ps
  Min-delay inserted:      2512 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[19]_CFG1A_TEST
      mdr_system_top_0/counter_2[19]_CFG1D_TEST3
      mdr_system_top_0/counter_2[19]_CFG1D_TEST2
      mdr_system_top_0/counter_2[19]_CFG1D_TEST1
      mdr_system_top_0/counter_2[19]_CFG1D_TEST0
      mdr_system_top_0/counter_2[19]_CFG1D_TEST
      mdr_system_top_0/counter_2[19]_CFG1C_TEST0
      mdr_system_top_0/counter_2[19]_CFG1C_TEST


Path 9
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2392 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[9]:SLn
-------------------------------------
  Pin max-delay slack:    21520 ps
  Min-delay inserted:      2512 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[19]_CFG1A_TEST
      mdr_system_top_0/counter_2[19]_CFG1D_TEST3
      mdr_system_top_0/counter_2[19]_CFG1D_TEST2
      mdr_system_top_0/counter_2[19]_CFG1D_TEST1
      mdr_system_top_0/counter_2[19]_CFG1D_TEST0
      mdr_system_top_0/counter_2[19]_CFG1D_TEST
      mdr_system_top_0/counter_2[19]_CFG1C_TEST0
      mdr_system_top_0/counter_2[19]_CFG1C_TEST


Path 10
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2392 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[5]:SLn
-------------------------------------
  Pin max-delay slack:    21521 ps
  Min-delay inserted:      2512 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[19]_CFG1A_TEST
      mdr_system_top_0/counter_2[19]_CFG1D_TEST3
      mdr_system_top_0/counter_2[19]_CFG1D_TEST2
      mdr_system_top_0/counter_2[19]_CFG1D_TEST1
      mdr_system_top_0/counter_2[19]_CFG1D_TEST0
      mdr_system_top_0/counter_2[19]_CFG1D_TEST
      mdr_system_top_0/counter_2[19]_CFG1C_TEST0
      mdr_system_top_0/counter_2[19]_CFG1C_TEST


Path 11
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[23]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2385 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[23]:SLn
-------------------------------------
  Pin max-delay slack:    21512 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 12
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[32]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2384 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[32]:SLn
-------------------------------------
  Pin max-delay slack:    21512 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 13
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[28]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2384 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[28]:SLn
-------------------------------------
  Pin max-delay slack:    21512 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 14
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[24]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2384 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[24]:SLn
-------------------------------------
  Pin max-delay slack:    21510 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 15
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[21]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2384 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[21]:SLn
-------------------------------------
  Pin max-delay slack:    21512 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 16
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[20]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2384 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[20]:SLn
-------------------------------------
  Pin max-delay slack:    21510 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 17
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[31]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2382 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[31]:SLn
-------------------------------------
  Pin max-delay slack:    21509 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 18
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[30]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2382 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[30]:SLn
-------------------------------------
  Pin max-delay slack:    21507 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 19
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[29]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2382 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[29]:SLn
-------------------------------------
  Pin max-delay slack:    21507 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 20
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[27]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2382 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[27]:SLn
-------------------------------------
  Pin max-delay slack:    21507 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 21
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[22]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2382 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[22]:SLn
-------------------------------------
  Pin max-delay slack:    21507 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 22
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[18]:SLn
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -2382 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[18]:SLn
-------------------------------------
  Pin max-delay slack:    21506 ps
  Min-delay inserted:      2467 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[23]_CFG1B_TEST
      mdr_system_top_0/counter_2[23]_CFG1D_TEST4
      mdr_system_top_0/counter_2[23]_CFG1D_TEST3
      mdr_system_top_0/counter_2[23]_CFG1D_TEST2
      mdr_system_top_0/counter_2[23]_CFG1D_TEST1
      mdr_system_top_0/counter_2[23]_CFG1D_TEST0
      mdr_system_top_0/counter_2[23]_CFG1D_TEST


Path 23
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[26]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2202 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[26]:SLn
-------------------------------------
  Pin max-delay slack:    21210 ps
  Min-delay inserted:      2252 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[26]_CFG1B_TEST
      mdr_system_top_0/counter_2[26]_CFG1C_TEST
      mdr_system_top_0/counter_2[26]_CFG1D_TEST3
      mdr_system_top_0/counter_2[26]_CFG1D_TEST2
      mdr_system_top_0/counter_2[26]_CFG1D_TEST1
      mdr_system_top_0/counter_2[26]_CFG1D_TEST0
      mdr_system_top_0/counter_2[26]_CFG1D_TEST


Path 24
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[25]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2201 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[25]:SLn
-------------------------------------
  Pin max-delay slack:    21210 ps
  Min-delay inserted:      2252 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[26]_CFG1B_TEST
      mdr_system_top_0/counter_2[26]_CFG1C_TEST
      mdr_system_top_0/counter_2[26]_CFG1D_TEST3
      mdr_system_top_0/counter_2[26]_CFG1D_TEST2
      mdr_system_top_0/counter_2[26]_CFG1D_TEST1
      mdr_system_top_0/counter_2[26]_CFG1D_TEST0
      mdr_system_top_0/counter_2[26]_CFG1D_TEST


Path 25
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2071 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[7]:SLn
-------------------------------------
  Pin max-delay slack:    20944 ps
  Min-delay inserted:      2232 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[7]_CFG1A_TEST
      mdr_system_top_0/counter_2[7]_CFG1D_TEST4
      mdr_system_top_0/counter_2[7]_CFG1D_TEST3
      mdr_system_top_0/counter_2[7]_CFG1D_TEST2
      mdr_system_top_0/counter_2[7]_CFG1D_TEST1
      mdr_system_top_0/counter_2[7]_CFG1D_TEST0
      mdr_system_top_0/counter_2[7]_CFG1D_TEST


Path 26
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2013 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[11]:SLn
-------------------------------------
  Pin max-delay slack:    20845 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 27
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2013 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[8]:SLn
-------------------------------------
  Pin max-delay slack:    20843 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 28
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2013 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[16]:SLn
-------------------------------------
  Pin max-delay slack:    20843 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 29
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2013 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[13]:SLn
-------------------------------------
  Pin max-delay slack:    20840 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 30
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2013 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[12]:SLn
-------------------------------------
  Pin max-delay slack:    20843 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 31
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2012 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[6]:SLn
-------------------------------------
  Pin max-delay slack:    20840 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 32
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2012 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[15]:SLn
-------------------------------------
  Pin max-delay slack:    20840 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 33
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2011 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[14]:SLn
-------------------------------------
  Pin max-delay slack:    20839 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 34
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -2011 ps
-------------------------------------
  On sink pin: system_top_0/counter_2[10]:SLn
-------------------------------------
  Pin max-delay slack:    20839 ps
  Min-delay inserted:      2084 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter_2[11]_CFG1A_TEST
      mdr_system_top_0/counter_2[11]_CFG1C_TEST3
      mdr_system_top_0/counter_2[11]_CFG1C_TEST2
      mdr_system_top_0/counter_2[11]_CFG1C_TEST1
      mdr_system_top_0/counter_2[11]_CFG1C_TEST0
      mdr_system_top_0/counter_2[11]_CFG1C_TEST


Path 35
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1883 ps
-------------------------------------
  On sink pin: system_top_0/counter[23]:SLn
-------------------------------------
  Pin max-delay slack:    20607 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 36
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1882 ps
-------------------------------------
  On sink pin: system_top_0/counter[21]:SLn
-------------------------------------
  Pin max-delay slack:    20607 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 37
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1882 ps
-------------------------------------
  On sink pin: system_top_0/counter[19]:SLn
-------------------------------------
  Pin max-delay slack:    20607 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 38
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1882 ps
-------------------------------------
  On sink pin: system_top_0/counter[13]:SLn
-------------------------------------
  Pin max-delay slack:    20605 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 39
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1881 ps
-------------------------------------
  On sink pin: system_top_0/counter[17]:SLn
-------------------------------------
  Pin max-delay slack:    20607 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 40
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1881 ps
-------------------------------------
  On sink pin: system_top_0/counter[15]:SLn
-------------------------------------
  Pin max-delay slack:    20605 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 41
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1880 ps
-------------------------------------
  On sink pin: system_top_0/counter[22]:SLn
-------------------------------------
  Pin max-delay slack:    20602 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 42
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1880 ps
-------------------------------------
  On sink pin: system_top_0/counter[20]:SLn
-------------------------------------
  Pin max-delay slack:    20604 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 43
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1880 ps
-------------------------------------
  On sink pin: system_top_0/counter[18]:SLn
-------------------------------------
  Pin max-delay slack:    20602 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 44
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1880 ps
-------------------------------------
  On sink pin: system_top_0/counter[16]:SLn
-------------------------------------
  Pin max-delay slack:    20602 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 45
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1880 ps
-------------------------------------
  On sink pin: system_top_0/counter[12]:SLn
-------------------------------------
  Pin max-delay slack:    20601 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 46
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1879 ps
-------------------------------------
  On sink pin: system_top_0/counter[14]:SLn
-------------------------------------
  Pin max-delay slack:    20602 ps
  Min-delay inserted:      1901 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[23]_CFG1D_TEST3
      mdr_system_top_0/counter[23]_CFG1D_TEST2
      mdr_system_top_0/counter[23]_CFG1D_TEST1
      mdr_system_top_0/counter[23]_CFG1D_TEST0
      mdr_system_top_0/counter[23]_CFG1D_TEST


Path 47
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1859 ps
-------------------------------------
  On sink pin: system_top_0/led[1]:SLn
-------------------------------------
  Pin max-delay slack:    20566 ps
  Min-delay inserted:      1987 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/led[1]_CFG1A_TEST
      mdr_system_top_0/led[1]_CFG1D_TEST3
      mdr_system_top_0/led[1]_CFG1D_TEST2
      mdr_system_top_0/led[1]_CFG1D_TEST1
      mdr_system_top_0/led[1]_CFG1D_TEST0
      mdr_system_top_0/led[1]_CFG1D_TEST


Path 48
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1858 ps
-------------------------------------
  On sink pin: system_top_0/led[0]:SLn
-------------------------------------
  Pin max-delay slack:    20566 ps
  Min-delay inserted:      1987 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/led[1]_CFG1A_TEST
      mdr_system_top_0/led[1]_CFG1D_TEST3
      mdr_system_top_0/led[1]_CFG1D_TEST2
      mdr_system_top_0/led[1]_CFG1D_TEST1
      mdr_system_top_0/led[1]_CFG1D_TEST0
      mdr_system_top_0/led[1]_CFG1D_TEST


Path 49
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1857 ps
-------------------------------------
  On sink pin: system_top_0/counter[0]:SLn
-------------------------------------
  Pin max-delay slack:    20562 ps
  Min-delay inserted:      1987 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/led[1]_CFG1A_TEST
      mdr_system_top_0/led[1]_CFG1D_TEST3
      mdr_system_top_0/led[1]_CFG1D_TEST2
      mdr_system_top_0/led[1]_CFG1D_TEST1
      mdr_system_top_0/led[1]_CFG1D_TEST0
      mdr_system_top_0/led[1]_CFG1D_TEST


Path 50
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1856 ps
-------------------------------------
  On sink pin: system_top_0/counter[24]:SLn
-------------------------------------
  Pin max-delay slack:    20562 ps
  Min-delay inserted:      1987 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/led[1]_CFG1A_TEST
      mdr_system_top_0/led[1]_CFG1D_TEST3
      mdr_system_top_0/led[1]_CFG1D_TEST2
      mdr_system_top_0/led[1]_CFG1D_TEST1
      mdr_system_top_0/led[1]_CFG1D_TEST0
      mdr_system_top_0/led[1]_CFG1D_TEST


Path 51
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1813 ps
-------------------------------------
  On sink pin: system_top_0/counter[9]:SLn
-------------------------------------
  Pin max-delay slack:    20480 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 52
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1813 ps
-------------------------------------
  On sink pin: system_top_0/counter[11]:SLn
-------------------------------------
  Pin max-delay slack:    20478 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 53
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1812 ps
-------------------------------------
  On sink pin: system_top_0/counter[8]:SLn
-------------------------------------
  Pin max-delay slack:    20475 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 54
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1812 ps
-------------------------------------
  On sink pin: system_top_0/counter[7]:SLn
-------------------------------------
  Pin max-delay slack:    20478 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 55
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1812 ps
-------------------------------------
  On sink pin: system_top_0/counter[5]:SLn
-------------------------------------
  Pin max-delay slack:    20478 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 56
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1812 ps
-------------------------------------
  On sink pin: system_top_0/counter[3]:SLn
-------------------------------------
  Pin max-delay slack:    20478 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 57
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1812 ps
-------------------------------------
  On sink pin: system_top_0/counter[1]:SLn
-------------------------------------
  Pin max-delay slack:    20479 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 58
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1812 ps
-------------------------------------
  On sink pin: system_top_0/counter[10]:SLn
-------------------------------------
  Pin max-delay slack:    20475 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 59
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1811 ps
-------------------------------------
  On sink pin: system_top_0/counter[6]:SLn
-------------------------------------
  Pin max-delay slack:    20474 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 60
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1811 ps
-------------------------------------
  On sink pin: system_top_0/counter[4]:SLn
-------------------------------------
  Pin max-delay slack:    20474 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 61
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1811 ps
-------------------------------------
  On sink pin: system_top_0/counter[2]:SLn
-------------------------------------
  Pin max-delay slack:    20474 ps
  Min-delay inserted:      1876 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_system_top_0/counter[9]_CFG1D_TEST3
      mdr_system_top_0/counter[9]_CFG1D_TEST2
      mdr_system_top_0/counter[9]_CFG1D_TEST1
      mdr_system_top_0/counter[9]_CFG1D_TEST0
      mdr_system_top_0/counter[9]_CFG1D_TEST


Path 62
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -8098 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 63
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7872 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 64
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7421 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/NN_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 65
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7376 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 66
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7358 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 67
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7323 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[1]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 68
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7317 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 69
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7313 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state_2[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 70
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7280 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 71
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7258 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 72
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7242 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/NN_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 73
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7233 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 74
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7232 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 75
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7199 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 76
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7196 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 77
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7192 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_2[4]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 78
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7174 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 79
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7134 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 80
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7115 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 81
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7090 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[4]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 2  
 Total paths eligible for improvement: 81      
 Total paths improved: 61      
-------------------------------------

Path 1
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1406 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 2
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1405 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 3
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1405 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 4
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1405 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 5
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1405 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 6
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1404 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 7
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1404 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 8
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1404 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 9
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1404 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[11]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    19457 ps
  Min-delay inserted:      1482 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST2
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST1
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST0
      mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1C_TEST


Path 10
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1338 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 11
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1338 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 12
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1337 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 13
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1337 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 14
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[33]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1337 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 15
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1337 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 16
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1336 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[17]_CFG1C_TEST6:A
-------------------------------------
  Pin max-delay slack:    19324 ps
  Min-delay inserted:      1348 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST


Path 17
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1192 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 18
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[32]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1191 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 19
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[28]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1191 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 20
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1191 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 21
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1191 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 22
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[31]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1190 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 23
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1190 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 24
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[30]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1189 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 25
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[29]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1189 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 26
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[27]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1189 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 27
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1189 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 28
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1188 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[23]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18987 ps
  Min-delay inserted:      1262 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1D_TEST


Path 29
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1078 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 30
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1078 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 31
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1077 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 32
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1077 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 33
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1077 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 34
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1077 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 35
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1076 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 36
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1076 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 37
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1075 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 38
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1075 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 39
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1075 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[9]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18831 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1D_TEST


Path 40
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1054 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 41
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1053 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 42
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1053 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 43
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1053 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 44
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1053 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 45
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1053 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 46
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1052 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 47
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1051 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 48
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1051 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 49
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1051 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 50
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1050 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 51
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1050 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter[23]_CFG1D_TEST3:A
-------------------------------------
  Pin max-delay slack:    18788 ps
  Min-delay inserted:      1212 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST1
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST0
      mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1D_TEST


Path 52
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1040 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[7]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18576 ps
  Min-delay inserted:      1182 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[7]_CFG1A_TEST_CFG1A_TEST
      mdr_mdr_system_top_0/counter_2[7]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[7]_CFG1A_TEST_CFG1C_TEST
      mdr_mdr_system_top_0/counter_2[7]_CFG1A_TEST_CFG1D_TEST


Path 53
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1010 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[19]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18492 ps
  Min-delay inserted:      1182 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1D_TEST
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1C_TEST


Path 54
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1010 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[19]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18492 ps
  Min-delay inserted:      1182 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1D_TEST
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1C_TEST


Path 55
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:     -1008 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[19]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18492 ps
  Min-delay inserted:      1182 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1D_TEST
      mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1C_TEST


Path 56
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -955 ps
-------------------------------------
  On sink pin: mdr_system_top_0/led[1]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18608 ps
  Min-delay inserted:      1007 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST


Path 57
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -954 ps
-------------------------------------
  On sink pin: mdr_system_top_0/led[1]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18608 ps
  Min-delay inserted:      1007 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST


Path 58
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -954 ps
-------------------------------------
  On sink pin: mdr_system_top_0/led[1]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18608 ps
  Min-delay inserted:      1007 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST


Path 59
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -953 ps
-------------------------------------
  On sink pin: mdr_system_top_0/led[1]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    18608 ps
  Min-delay inserted:      1007 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST


Path 60
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[26]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -940 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[26]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18493 ps
  Min-delay inserted:      1007 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST


Path 61
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[25]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -938 ps
-------------------------------------
  On sink pin: mdr_system_top_0/counter_2[26]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    18493 ps
  Min-delay inserted:      1007 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1
      mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST


Path 62
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -8098 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 63
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7872 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 64
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7421 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/NN_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 65
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7376 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 66
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7358 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 67
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7323 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[1]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 68
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7317 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 69
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7313 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state_2[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 70
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7280 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 71
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7258 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 72
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7242 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/NN_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 73
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7233 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 74
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7232 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 75
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7199 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 76
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7196 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 77
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7192 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_2[4]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 78
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7174 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 79
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7134 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 80
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7115 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 81
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7090 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[4]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 3  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 3  
 Total paths eligible for improvement: 81      
 Total paths improved: 61      
-------------------------------------

Path 1
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -619 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 2
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[32]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -618 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 3
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[28]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -618 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 4
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -618 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 5
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -618 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 6
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[31]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -617 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 7
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -617 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 8
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[30]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -616 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 9
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[29]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -616 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 10
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[27]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -616 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 11
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -616 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 12
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -615 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17766 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1C_TEST


Path 13
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -571 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 14
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -570 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 15
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -570 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 16
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -570 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 17
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -570 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 18
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -569 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 19
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -569 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 20
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -569 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 21
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -569 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    17620 ps
  Min-delay inserted:       666 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST


Path 22
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -509 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 23
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -509 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 24
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -508 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 25
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -508 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 26
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -508 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 27
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -508 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 28
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -507 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 29
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -507 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 30
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -506 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 31
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -506 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 32
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -506 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17614 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 33
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -497 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 34
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -496 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 35
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -496 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 36
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -496 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 37
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -496 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 38
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -496 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 39
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -495 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 40
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -494 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 41
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -494 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 42
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -494 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 43
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -493 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 44
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -493 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17602 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST


Path 45
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -488 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 46
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -488 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 47
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -487 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 48
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -487 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 49
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[33]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -487 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 50
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -487 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 51
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[26]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -486 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17408 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1C_TEST


Path 52
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -486 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17515 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST


Path 53
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[25]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -484 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17408 ps
  Min-delay inserted:       637 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1D_TEST
      mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1C_TEST


Path 54
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -410 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17181 ps
  Min-delay inserted:       424 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST


Path 55
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -409 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17181 ps
  Min-delay inserted:       424 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST


Path 56
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -408 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    17181 ps
  Min-delay inserted:       424 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST


Path 57
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -371 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17356 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST


Path 58
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -370 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17356 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST


Path 59
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -370 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17356 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST


Path 60
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -369 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1:A
-------------------------------------
  Pin max-delay slack:    17356 ps
  Min-delay inserted:       667 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0
      mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST


Path 61
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -147 ps
-------------------------------------
  On sink pin: mdr_mdr_system_top_0/counter_2[7]_CFG1A_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:    16646 ps
  Min-delay inserted:       456 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_system_top_0/counter_2[7]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST


Path 62
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -8098 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 63
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7872 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 64
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7421 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/NN_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 65
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7376 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 66
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7358 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 67
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7323 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[1]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 68
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7317 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 69
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7313 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state_2[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 70
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7280 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 71
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7258 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 72
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7242 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/NN_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 73
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7233 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 74
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7232 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 75
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7199 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 76
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7196 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 77
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7192 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_2[4]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 78
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7174 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 79
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7134 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH

Path 80
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7115 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH

Path 81
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7090 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[4]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 4  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 4  
 Total paths eligible for improvement: 53      
 Total paths improved: 33      
-------------------------------------

Path 1
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -219 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 2
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[32]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -218 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 3
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[28]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -218 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 4
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -218 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 5
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -218 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 6
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[31]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -217 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 7
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -217 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 8
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[30]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -216 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 9
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[29]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -216 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 10
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[27]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -216 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 11
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -216 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 12
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -215 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16898 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST0
      mdr_mdr_mdr_mdr_system_top_0/counter_2[23]_CFG1B_TEST_CFG1B_TEST_CFG1D_TEST_CFG1C_TEST


Path 13
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -133 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 14
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -133 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 15
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -132 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 16
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -132 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 17
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[33]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -132 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 18
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -132 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 19
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -131 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16730 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 20
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -112 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 21
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -111 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 22
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -111 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 23
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -111 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 24
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -111 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 25
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -110 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 26
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -110 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 27
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -110 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 28
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -110 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[11]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16637 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[17]_CFG1C_TEST6_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 29
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -73 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:    16481 ps
  Min-delay inserted:       531 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST_CFG1D_TEST


Path 30
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -72 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:    16481 ps
  Min-delay inserted:       531 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST_CFG1D_TEST


Path 31
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -71 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:    16481 ps
  Min-delay inserted:       531 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST_CFG1A_TEST
      mdr_mdr_mdr_mdr_system_top_0/counter_2[19]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST_CFG1D_TEST


Path 32
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[26]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16492 ps
  Min-delay inserted:       384 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1D_TEST_CFG1B_TEST


Path 33
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[25]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:    16492 ps
  Min-delay inserted:       384 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter_2[26]_CFG1B_TEST_CFG1D_TEST1_CFG1D_TEST_CFG1B_TEST


Path 34
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -8098 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 35
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7872 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 36
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7421 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/NN_1
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 37
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7376 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 38
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7358 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 39
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7323 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[1]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 40
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7317 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 41
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7313 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state_2[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 42
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7280 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 43
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7258 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 44
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7242 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/NN_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 45
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7233 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 46
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7232 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[3]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 47
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7199 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 48
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7196 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 49
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7192 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_2[4]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 50
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7174 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 51
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7134 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[0]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 52
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7115 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 53
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7090 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[4]
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 5  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 5  
 Total paths eligible for improvement: 47      
 Total paths improved: 27      
-------------------------------------

Path 1
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[13]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -144 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 2
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[23]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -143 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 3
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[19]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -143 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 4
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[17]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -143 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 5
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[15]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -143 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 6
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[12]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -143 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 7
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[21]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -142 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 8
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[18]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -141 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 9
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[16]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -141 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 10
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[14]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -141 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 11
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[22]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -140 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 12
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[20]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:      -140 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16843 ps
  Min-delay inserted:       517 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[23]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 13
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -94 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16750 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 14
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/led[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -93 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16750 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 15
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[24]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -93 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16750 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 16
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[0]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -92 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16750 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/led[1]_CFG1A_TEST_CFG1D_TEST1_CFG1D_TEST0_CFG1D_TEST


Path 17
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[9]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 18
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[11]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 19
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[7]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 20
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[5]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 21
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[3]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 22
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[1]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 23
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[8]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 24
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[10]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 25
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[6]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 26
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[4]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 27
-------------------------------------
From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter[2]:SLn
Operating Conditions: fast_hv_lt
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_system_top_0/counter[9]_CFG1D_TEST3_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST


Path 28
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -8098 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 29
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:RESET
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7872 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/reset_n_int_data_i
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 30
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7421 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/NN_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]

Path 31
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7376 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state[2]

Path 32
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7358 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[3]

Path 33
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7323 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[1]

Path 34
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7317 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 35
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7313 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state_2[0]
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]

Path 36
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7280 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 37
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7258 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 38
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7242 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/NN_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]

Path 39
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7233 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 40
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7232 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[3]

Path 41
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7199 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 42
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7196 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 43
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7192 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/m5_0
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_2[4]

Path 44
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7174 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[1]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 45
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7134 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_0[0]

Path 46
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7115 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[0]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET

Path 47
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state_Z[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:SWITCH
Operating Conditions: slow_lv_lt
-------------------------------------
Path min-delay slack:     -7090 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING_SWITCH
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/m5_0
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[3]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_I[3]
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/current_state_1[4]




Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.



