Command: vcs -f flist.f -sverilog -l vcs.log
                         Chronologic VCS (TM)
            Version I-2014.03 -- Fri May 12 01:21:29 2017
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../tb/tb_onewire.v'
Parsing included file '../hdl/onewire/onewire_define.v'.
Back to file '../tb/tb_onewire.v'.
Parsing included file '../hdl/onewire/onewire_params.v'.
Back to file '../tb/tb_onewire.v'.
Parsing included file '../tb/onewire_tasks.v'.
Back to file '../tb/tb_onewire.v'.
Parsing design file '../hdl/adcfilter/sinc3_filter.v'
Parsing design file '../hdl/onewire/CRC8_D1.v'
Parsing design file '../hdl/onewire/CRC8_D8.v'
Parsing design file '../hdl/onewire/crc8_func.v'
Parsing design file '../hdl/onewire/crc8_lfsr.v'
Parsing design file '../hdl/onewire/onewire_adapter.v'
Parsing included file '../hdl/onewire/onewire_params.v'.
Back to file '../hdl/onewire/onewire_adapter.v'.
Parsing design file '../hdl/onewire/onewire_comparator.v'
Parsing included file '../hdl/onewire/onewire_params.v'.
Back to file '../hdl/onewire/onewire_comparator.v'.
Parsing design file '../hdl/onewire/onewire_primitive.v'
Parsing design file '../hdl/onewire/onewire_define.v'
Parsing design file '../hdl/onewire/onewire_regfile.v'
Parsing included file '../hdl/onewire/onewire_params.v'.
Back to file '../hdl/onewire/onewire_regfile.v'.
Top Level Modules:
       tb_onewire
       CRC8_D1
       CRC8_D8
       crc8_lfsr
TimeScale is 1 ns / 100 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
8 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory `/home/haveidea/2222/proj/run/csrc'
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so SIM_l.o 5NrI_d.o 5NrIB_d.o \

ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a \
--no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_2.so --whole-archive pre_vcsobj_1_2.a \
--no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc0.so   pre_vcsobj_1_1.so pre_vcsobj_1_2.so \
rmapats_mop.o rmapats.o rmar.o           /edatools/synopsys/vcsmx_201403_installed/linux/lib/libzerosoft_rt_stubs.so \
/edatools/synopsys/vcsmx_201403_installed/linux/lib/libvirsim.so /edatools/synopsys/vcsmx_201403_installed/linux/lib/librterrorinf.so \
/edatools/synopsys/vcsmx_201403_installed/linux/lib/libsnpsmalloc.so    /edatools/synopsys/vcsmx_201403_installed/linux/lib/libvcsnew.so \
/edatools/synopsys/vcsmx_201403_installed/linux/lib/libuclinative.so   -Wl,-whole-archive \
/edatools/synopsys/vcsmx_201403_installed/linux/lib/libvcsucli.so -Wl,-no-whole-archive \
/edatools/synopsys/vcsmx_201403_installed/linux/lib/vcs_save_restore_new.o /edatools/synopsys/vcsmx_201403_installed/linux/lib/ctype-stubs_32.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/haveidea/2222/proj/run/csrc'
CPU time: .353 seconds to compile + .019 seconds to elab + .110 seconds to link
