[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/SignedBinConst/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SignedBinConst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<163> s<162> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top1> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<81> c<2> s<33> l<1:1> el<1:15>
n<1> u<7> t<IntConst> p<8> l<2:14> el<2:15>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:14> el<2:15>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:14> el<2:15>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:14> el<2:15>
n<0> u<11> t<IntConst> p<12> l<2:16> el<2:17>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:16> el<2:17>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:16> el<2:17>
n<> u<14> t<Constant_expression> p<15> c<13> l<2:16> el<2:17>
n<> u<15> t<Constant_range> p<16> c<10> l<2:14> el<2:17>
n<> u<16> t<Packed_dimension> p<17> c<15> l<2:13> el<2:18>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:13> el<2:18>
n<p1> u<18> t<StringConst> p<25> s<24> l<2:19> el<2:21>
n<1'sb1> u<19> t<IntConst> p<20> l<2:25> el<2:30>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:25> el<2:30>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:25> el<2:30>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:25> el<2:30>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:25> el<2:30>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:25> el<2:30>
n<> u<25> t<Param_assignment> p<26> c<18> l<2:19> el<2:30>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<2:19> el<2:30>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:3> el<2:30>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:3> el<2:31>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:3> el<2:31>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:3> el<2:31>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:3> el<2:31>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<2:3> el<2:31>
n<> u<33> t<Module_item> p<81> c<32> s<60> l<2:3> el<2:31>
n<1> u<34> t<IntConst> p<35> l<3:14> el<3:15>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:14> el<3:15>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:14> el<3:15>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<3:14> el<3:15>
n<0> u<38> t<IntConst> p<39> l<3:16> el<3:17>
n<> u<39> t<Primary_literal> p<40> c<38> l<3:16> el<3:17>
n<> u<40> t<Constant_primary> p<41> c<39> l<3:16> el<3:17>
n<> u<41> t<Constant_expression> p<42> c<40> l<3:16> el<3:17>
n<> u<42> t<Constant_range> p<43> c<37> l<3:14> el<3:17>
n<> u<43> t<Packed_dimension> p<44> c<42> l<3:13> el<3:18>
n<> u<44> t<Data_type_or_implicit> p<54> c<43> s<53> l<3:13> el<3:18>
n<p2> u<45> t<StringConst> p<52> s<51> l<3:19> el<3:21>
n<2'sb10> u<46> t<IntConst> p<47> l<3:25> el<3:31>
n<> u<47> t<Primary_literal> p<48> c<46> l<3:25> el<3:31>
n<> u<48> t<Constant_primary> p<49> c<47> l<3:25> el<3:31>
n<> u<49> t<Constant_expression> p<50> c<48> l<3:25> el<3:31>
n<> u<50> t<Constant_mintypmax_expression> p<51> c<49> l<3:25> el<3:31>
n<> u<51> t<Constant_param_expression> p<52> c<50> l<3:25> el<3:31>
n<> u<52> t<Param_assignment> p<53> c<45> l<3:19> el<3:31>
n<> u<53> t<List_of_param_assignments> p<54> c<52> l<3:19> el<3:31>
n<> u<54> t<Parameter_declaration> p<55> c<44> l<3:3> el<3:31>
n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<3:3> el<3:32>
n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<3:3> el<3:32>
n<> u<57> t<Module_common_item> p<58> c<56> l<3:3> el<3:32>
n<> u<58> t<Module_or_generate_item> p<59> c<57> l<3:3> el<3:32>
n<> u<59> t<Non_port_module_item> p<60> c<58> l<3:3> el<3:32>
n<> u<60> t<Module_item> p<81> c<59> s<79> l<3:3> el<3:32>
n<> u<61> t<IntegerAtomType_Int> p<62> l<4:13> el<4:16>
n<> u<62> t<Data_type> p<63> c<61> l<4:13> el<4:16>
n<> u<63> t<Data_type_or_implicit> p<73> c<62> s<72> l<4:13> el<4:16>
n<p3> u<64> t<StringConst> p<71> s<70> l<4:17> el<4:19>
n<2'sb10> u<65> t<IntConst> p<66> l<4:23> el<4:29>
n<> u<66> t<Primary_literal> p<67> c<65> l<4:23> el<4:29>
n<> u<67> t<Constant_primary> p<68> c<66> l<4:23> el<4:29>
n<> u<68> t<Constant_expression> p<69> c<67> l<4:23> el<4:29>
n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<4:23> el<4:29>
n<> u<70> t<Constant_param_expression> p<71> c<69> l<4:23> el<4:29>
n<> u<71> t<Param_assignment> p<72> c<64> l<4:17> el<4:29>
n<> u<72> t<List_of_param_assignments> p<73> c<71> l<4:17> el<4:29>
n<> u<73> t<Parameter_declaration> p<74> c<63> l<4:3> el<4:29>
n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<4:3> el<4:30>
n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<4:3> el<4:30>
n<> u<76> t<Module_common_item> p<77> c<75> l<4:3> el<4:30>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<4:3> el<4:30>
n<> u<78> t<Non_port_module_item> p<79> c<77> l<4:3> el<4:30>
n<> u<79> t<Module_item> p<81> c<78> s<80> l<4:3> el<4:30>
n<> u<80> t<Endmodule> p<81> l<5:1> el<5:10>
n<> u<81> t<Module_declaration> p<82> c<6> l<1:1> el<5:10>
n<> u<82> t<Description> p<162> c<81> s<161> l<1:1> el<5:10>
n<module> u<83> t<Module_keyword> p<87> s<84> l<8:1> el<8:7>
n<top2> u<84> t<StringConst> p<87> s<86> l<8:8> el<8:12>
n<> u<85> t<Port> p<86> l<8:13> el<8:13>
n<> u<86> t<List_of_ports> p<87> c<85> l<8:12> el<8:14>
n<> u<87> t<Module_nonansi_header> p<160> c<83> s<114> l<8:1> el<8:15>
n<> u<88> t<IntVec_TypeReg> p<99> s<98> l<9:3> el<9:6>
n<1> u<89> t<IntConst> p<90> l<9:8> el<9:9>
n<> u<90> t<Primary_literal> p<91> c<89> l<9:8> el<9:9>
n<> u<91> t<Constant_primary> p<92> c<90> l<9:8> el<9:9>
n<> u<92> t<Constant_expression> p<97> c<91> s<96> l<9:8> el<9:9>
n<0> u<93> t<IntConst> p<94> l<9:10> el<9:11>
n<> u<94> t<Primary_literal> p<95> c<93> l<9:10> el<9:11>
n<> u<95> t<Constant_primary> p<96> c<94> l<9:10> el<9:11>
n<> u<96> t<Constant_expression> p<97> c<95> l<9:10> el<9:11>
n<> u<97> t<Constant_range> p<98> c<92> l<9:8> el<9:11>
n<> u<98> t<Packed_dimension> p<99> c<97> l<9:7> el<9:12>
n<> u<99> t<Data_type> p<107> c<88> s<106> l<9:3> el<9:12>
n<p1> u<100> t<StringConst> p<105> s<104> l<9:13> el<9:15>
n<1'sb1> u<101> t<IntConst> p<102> l<9:19> el<9:24>
n<> u<102> t<Primary_literal> p<103> c<101> l<9:19> el<9:24>
n<> u<103> t<Primary> p<104> c<102> l<9:19> el<9:24>
n<> u<104> t<Expression> p<105> c<103> l<9:19> el<9:24>
n<> u<105> t<Variable_decl_assignment> p<106> c<100> l<9:13> el<9:24>
n<> u<106> t<List_of_variable_decl_assignments> p<107> c<105> l<9:13> el<9:24>
n<> u<107> t<Variable_declaration> p<108> c<99> l<9:3> el<9:25>
n<> u<108> t<Data_declaration> p<109> c<107> l<9:3> el<9:25>
n<> u<109> t<Package_or_generate_item_declaration> p<110> c<108> l<9:3> el<9:25>
n<> u<110> t<Module_or_generate_item_declaration> p<111> c<109> l<9:3> el<9:25>
n<> u<111> t<Module_common_item> p<112> c<110> l<9:3> el<9:25>
n<> u<112> t<Module_or_generate_item> p<113> c<111> l<9:3> el<9:25>
n<> u<113> t<Non_port_module_item> p<114> c<112> l<9:3> el<9:25>
n<> u<114> t<Module_item> p<160> c<113> s<141> l<9:3> el<9:25>
n<> u<115> t<IntVec_TypeReg> p<126> s<125> l<10:3> el<10:6>
n<1> u<116> t<IntConst> p<117> l<10:8> el<10:9>
n<> u<117> t<Primary_literal> p<118> c<116> l<10:8> el<10:9>
n<> u<118> t<Constant_primary> p<119> c<117> l<10:8> el<10:9>
n<> u<119> t<Constant_expression> p<124> c<118> s<123> l<10:8> el<10:9>
n<0> u<120> t<IntConst> p<121> l<10:10> el<10:11>
n<> u<121> t<Primary_literal> p<122> c<120> l<10:10> el<10:11>
n<> u<122> t<Constant_primary> p<123> c<121> l<10:10> el<10:11>
n<> u<123> t<Constant_expression> p<124> c<122> l<10:10> el<10:11>
n<> u<124> t<Constant_range> p<125> c<119> l<10:8> el<10:11>
n<> u<125> t<Packed_dimension> p<126> c<124> l<10:7> el<10:12>
n<> u<126> t<Data_type> p<134> c<115> s<133> l<10:3> el<10:12>
n<p2> u<127> t<StringConst> p<132> s<131> l<10:13> el<10:15>
n<2'sb10> u<128> t<IntConst> p<129> l<10:19> el<10:25>
n<> u<129> t<Primary_literal> p<130> c<128> l<10:19> el<10:25>
n<> u<130> t<Primary> p<131> c<129> l<10:19> el<10:25>
n<> u<131> t<Expression> p<132> c<130> l<10:19> el<10:25>
n<> u<132> t<Variable_decl_assignment> p<133> c<127> l<10:13> el<10:25>
n<> u<133> t<List_of_variable_decl_assignments> p<134> c<132> l<10:13> el<10:25>
n<> u<134> t<Variable_declaration> p<135> c<126> l<10:3> el<10:26>
n<> u<135> t<Data_declaration> p<136> c<134> l<10:3> el<10:26>
n<> u<136> t<Package_or_generate_item_declaration> p<137> c<135> l<10:3> el<10:26>
n<> u<137> t<Module_or_generate_item_declaration> p<138> c<136> l<10:3> el<10:26>
n<> u<138> t<Module_common_item> p<139> c<137> l<10:3> el<10:26>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<10:3> el<10:26>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<10:3> el<10:26>
n<> u<141> t<Module_item> p<160> c<140> s<158> l<10:3> el<10:26>
n<> u<142> t<IntegerAtomType_Int> p<143> l<11:3> el<11:6>
n<> u<143> t<Data_type> p<151> c<142> s<150> l<11:3> el<11:6>
n<p3> u<144> t<StringConst> p<149> s<148> l<11:7> el<11:9>
n<2'sb10> u<145> t<IntConst> p<146> l<11:13> el<11:19>
n<> u<146> t<Primary_literal> p<147> c<145> l<11:13> el<11:19>
n<> u<147> t<Primary> p<148> c<146> l<11:13> el<11:19>
n<> u<148> t<Expression> p<149> c<147> l<11:13> el<11:19>
n<> u<149> t<Variable_decl_assignment> p<150> c<144> l<11:7> el<11:19>
n<> u<150> t<List_of_variable_decl_assignments> p<151> c<149> l<11:7> el<11:19>
n<> u<151> t<Variable_declaration> p<152> c<143> l<11:3> el<11:20>
n<> u<152> t<Data_declaration> p<153> c<151> l<11:3> el<11:20>
n<> u<153> t<Package_or_generate_item_declaration> p<154> c<152> l<11:3> el<11:20>
n<> u<154> t<Module_or_generate_item_declaration> p<155> c<153> l<11:3> el<11:20>
n<> u<155> t<Module_common_item> p<156> c<154> l<11:3> el<11:20>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<11:3> el<11:20>
n<> u<157> t<Non_port_module_item> p<158> c<156> l<11:3> el<11:20>
n<> u<158> t<Module_item> p<160> c<157> s<159> l<11:3> el<11:20>
n<> u<159> t<Endmodule> p<160> l<12:1> el<12:10>
n<> u<160> t<Module_declaration> p<161> c<87> l<8:1> el<12:10>
n<> u<161> t<Description> p<162> c<160> l<8:1> el<12:10>
n<> u<162> t<Source_text> p<163> c<82> l<1:1> el<12:10>
n<> u<163> t<Top_level_rule> c<1> l<1:1> el<13:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:1:1: No timescale set for "top1".

[WRN:PA0205] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:8:1: No timescale set for "top2".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:1:1: Compile module "work@top1".

[INF:CP0303] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:8:1: Compile module "work@top2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:1:1: Top level module "work@top1".

[NTE:EL0503] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:8:1: Top level module "work@top2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              32
cont_assign                                            4
design                                                 1
int_typespec                                          14
int_var                                                1
logic_net                                              7
logic_typespec                                         4
module_inst                                            9
param_assign                                           6
parameter                                              6
range                                                  8
ref_typespec                                          36
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              32
cont_assign                                            6
design                                                 1
int_typespec                                          14
int_var                                                1
logic_net                                              7
logic_typespec                                         4
module_inst                                            9
param_assign                                           6
parameter                                              6
range                                                  8
ref_typespec                                          36
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedBinConst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SignedBinConst/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SignedBinConst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top1)
|vpiElaborated:1
|vpiName:work@top1
|uhdmallModules:
\_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top1)
  |vpiFullName:work@top1
  |vpiParameter:
  \_parameter: (work@top1.p1), line:2:19, endln:2:21
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |INT:3
    |vpiTypespec:
    \_ref_typespec: (work@top1.p1)
      |vpiParent:
      \_parameter: (work@top1.p1), line:2:19, endln:2:21
      |vpiFullName:work@top1.p1
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:18
    |vpiName:p1
    |vpiFullName:work@top1.p1
  |vpiParameter:
  \_parameter: (work@top1.p2), line:3:19, endln:3:21
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |INT:2
    |vpiTypespec:
    \_ref_typespec: (work@top1.p2)
      |vpiParent:
      \_parameter: (work@top1.p2), line:3:19, endln:3:21
      |vpiFullName:work@top1.p2
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:18
    |vpiName:p2
    |vpiFullName:work@top1.p2
  |vpiParameter:
  \_parameter: (work@top1.p3), line:4:17, endln:4:19
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |INT:-2
    |vpiTypespec:
    \_ref_typespec: (work@top1.p3)
      |vpiParent:
      \_parameter: (work@top1.p3), line:4:17, endln:4:19
      |vpiFullName:work@top1.p3
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:p3
    |vpiFullName:work@top1.p3
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:30
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:2:25, endln:2:30
      |vpiParent:
      \_param_assign: , line:2:19, endln:2:30
      |vpiDecompile:3
      |vpiSize:2
      |INT:3
      |vpiTypespec:
      \_ref_typespec: (work@top1)
        |vpiParent:
        \_constant: , line:2:25, endln:2:30
        |vpiFullName:work@top1
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:18
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top1.p1), line:2:19, endln:2:21
  |vpiParamAssign:
  \_param_assign: , line:3:19, endln:3:31
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:3:25, endln:3:31
      |vpiParent:
      \_param_assign: , line:3:19, endln:3:31
      |vpiDecompile:2
      |vpiSize:2
      |INT:2
      |vpiTypespec:
      \_ref_typespec: (work@top1)
        |vpiParent:
        \_constant: , line:3:25, endln:3:31
        |vpiFullName:work@top1
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:18
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top1.p2), line:3:19, endln:3:21
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:29
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:4:23, endln:4:29
      |vpiParent:
      \_param_assign: , line:4:17, endln:4:29
      |vpiDecompile:-2
      |vpiSize:32
      |INT:-2
      |vpiTypespec:
      \_ref_typespec: (work@top1)
        |vpiParent:
        \_constant: , line:4:23, endln:4:29
        |vpiFullName:work@top1
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top1.p3), line:4:17, endln:4:19
  |vpiDefName:work@top1
|uhdmallModules:
\_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
  |vpiParent:
  \_design: (work@top1)
  |vpiFullName:work@top2
  |vpiDefName:work@top2
  |vpiNet:
  \_logic_net: (work@top2.p1), line:9:13, endln:9:15
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.p1)
      |vpiParent:
      \_logic_net: (work@top2.p1), line:9:13, endln:9:15
      |vpiFullName:work@top2.p1
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:24
    |vpiName:p1
    |vpiFullName:work@top2.p1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@top2.p2), line:10:13, endln:10:15
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.p2)
      |vpiParent:
      \_logic_net: (work@top2.p2), line:10:13, endln:10:15
      |vpiFullName:work@top2.p2
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:25
    |vpiName:p2
    |vpiFullName:work@top2.p2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@top2.p3), line:11:7, endln:11:9
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.p3)
      |vpiParent:
      \_logic_net: (work@top2.p3), line:11:7, endln:11:9
      |vpiFullName:work@top2.p3
      |vpiActual:
      \_int_typespec: , line:11:3, endln:11:19
    |vpiName:p3
    |vpiFullName:work@top2.p3
|uhdmtopModules:
\_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
  |vpiName:work@top1
  |vpiParameter:
  \_parameter: (work@top1.p1), line:2:19, endln:2:21
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |INT:3
    |vpiTypespec:
    \_ref_typespec: (work@top1.p1)
      |vpiParent:
      \_parameter: (work@top1.p1), line:2:19, endln:2:21
      |vpiFullName:work@top1.p1
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:18
    |vpiName:p1
    |vpiFullName:work@top1.p1
  |vpiParameter:
  \_parameter: (work@top1.p2), line:3:19, endln:3:21
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |INT:2
    |vpiTypespec:
    \_ref_typespec: (work@top1.p2)
      |vpiParent:
      \_parameter: (work@top1.p2), line:3:19, endln:3:21
      |vpiFullName:work@top1.p2
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:18
    |vpiName:p2
    |vpiFullName:work@top1.p2
  |vpiParameter:
  \_parameter: (work@top1.p3), line:4:17, endln:4:19
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |INT:-2
    |vpiTypespec:
    \_ref_typespec: (work@top1.p3)
      |vpiParent:
      \_parameter: (work@top1.p3), line:4:17, endln:4:19
      |vpiFullName:work@top1.p3
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:p3
    |vpiFullName:work@top1.p3
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:30
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:2:25, endln:2:30
      |vpiParent:
      \_param_assign: , line:2:19, endln:2:30
      |vpiDecompile:3
      |vpiSize:2
      |INT:3
      |vpiTypespec:
      \_ref_typespec: (work@top1)
        |vpiParent:
        \_constant: , line:2:25, endln:2:30
        |vpiFullName:work@top1
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top1.p1), line:2:19, endln:2:21
  |vpiParamAssign:
  \_param_assign: , line:3:19, endln:3:31
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:3:25, endln:3:31
      |vpiParent:
      \_param_assign: , line:3:19, endln:3:31
      |vpiDecompile:2
      |vpiSize:2
      |INT:2
      |vpiTypespec:
      \_ref_typespec: (work@top1)
        |vpiParent:
        \_constant: , line:3:25, endln:3:31
        |vpiFullName:work@top1
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top1.p2), line:3:19, endln:3:21
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:29
    |vpiParent:
    \_module_inst: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:4:23, endln:4:29
      |vpiParent:
      \_param_assign: , line:4:17, endln:4:29
      |vpiDecompile:-2
      |vpiSize:32
      |INT:-2
      |vpiTypespec:
      \_ref_typespec: (work@top1)
        |vpiParent:
        \_constant: , line:4:23, endln:4:29
        |vpiFullName:work@top1
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top1.p3), line:4:17, endln:4:19
  |vpiDefName:work@top1
  |vpiTop:1
  |vpiTopModule:1
|uhdmtopModules:
\_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
  |vpiName:work@top2
  |vpiVariables:
  \_int_var: (work@top2.p3), line:11:7, endln:11:19
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.p3)
      |vpiParent:
      \_int_var: (work@top2.p3), line:11:7, endln:11:19
      |vpiFullName:work@top2.p3
      |vpiActual:
      \_int_typespec: , line:11:3, endln:11:6
    |vpiName:p3
    |vpiFullName:work@top2.p3
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:11:13, endln:11:19
      |vpiParent:
      \_int_var: (work@top2.p3), line:11:7, endln:11:19
      |vpiDecompile:-2
      |vpiSize:2
      |INT:-2
      |vpiTypespec:
      \_ref_typespec: (work@top2.p3)
        |vpiParent:
        \_constant: , line:11:13, endln:11:19
        |vpiFullName:work@top2.p3
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:7
  |vpiDefName:work@top2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top2.p1), line:9:13, endln:9:24
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.p1)
      |vpiParent:
      \_logic_net: (work@top2.p1), line:9:13, endln:9:24
      |vpiFullName:work@top2.p1
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:12
    |vpiName:p1
    |vpiFullName:work@top2.p1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@top2.p2), line:10:13, endln:10:25
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.p2)
      |vpiParent:
      \_logic_net: (work@top2.p2), line:10:13, endln:10:25
      |vpiFullName:work@top2.p2
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:12
    |vpiName:p2
    |vpiFullName:work@top2.p2
    |vpiNetType:48
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:9:13, endln:9:15
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:9:19, endln:9:24
      |vpiParent:
      \_cont_assign: , line:9:13, endln:9:15
      |vpiDecompile:3
      |vpiSize:2
      |INT:3
      |vpiTypespec:
      \_ref_typespec: (work@top2)
        |vpiParent:
        \_constant: , line:9:19, endln:9:24
        |vpiFullName:work@top2
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:7
    |vpiLhs:
    \_logic_net: (work@top2.p1), line:9:13, endln:9:24
  |vpiContAssign:
  \_cont_assign: , line:10:13, endln:10:15
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:10:19, endln:10:25
      |vpiParent:
      \_cont_assign: , line:10:13, endln:10:15
      |vpiDecompile:2
      |vpiSize:2
      |INT:2
      |vpiTypespec:
      \_ref_typespec: (work@top2)
        |vpiParent:
        \_constant: , line:10:19, endln:10:25
        |vpiFullName:work@top2
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:7
    |vpiLhs:
    \_logic_net: (work@top2.p2), line:10:13, endln:10:25
\_weaklyReferenced:
\_int_typespec: , line:2:13, endln:2:18
  |vpiParent:
  \_parameter: (work@top1.p1), line:2:19, endln:2:21
  |vpiRange:
  \_range: , line:2:13, endln:2:18
    |vpiParent:
    \_int_typespec: , line:2:13, endln:2:18
    |vpiLeftRange:
    \_constant: , line:2:14, endln:2:15
      |vpiParent:
      \_range: , line:2:13, endln:2:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:16, endln:2:17
      |vpiParent:
      \_range: , line:2:13, endln:2:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:3:13, endln:3:18
  |vpiParent:
  \_parameter: (work@top1.p2), line:3:19, endln:3:21
  |vpiRange:
  \_range: , line:3:13, endln:3:18
    |vpiParent:
    \_int_typespec: , line:3:13, endln:3:18
    |vpiLeftRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@top1.p3), line:4:17, endln:4:19
  |vpiSigned:1
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
  |vpiSigned:1
\_logic_typespec: , line:9:3, endln:9:12
  |vpiRange:
  \_range: , line:9:7, endln:9:12
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:12
    |vpiLeftRange:
    \_constant: , line:9:8, endln:9:9
      |vpiParent:
      \_range: , line:9:7, endln:9:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:10, endln:9:11
      |vpiParent:
      \_range: , line:9:7, endln:9:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
\_logic_typespec: , line:10:3, endln:10:12
  |vpiRange:
  \_range: , line:10:7, endln:10:12
    |vpiParent:
    \_logic_typespec: , line:10:3, endln:10:12
    |vpiLeftRange:
    \_constant: , line:10:8, endln:10:9
      |vpiParent:
      \_range: , line:10:7, endln:10:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:10, endln:10:11
      |vpiParent:
      \_range: , line:10:7, endln:10:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
\_int_typespec: , line:11:3, endln:11:6
  |vpiParent:
  \_int_var: (work@top2.p3), line:11:7, endln:11:19
  |vpiSigned:1
\_int_typespec: 
  |vpiSigned:1
\_logic_typespec: , line:9:3, endln:9:24
  |vpiRange:
  \_range: , line:9:7, endln:9:12
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:24
    |vpiLeftRange:
    \_constant: , line:9:8, endln:9:9
      |vpiParent:
      \_range: , line:9:7, endln:9:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:10, endln:9:11
      |vpiParent:
      \_range: , line:9:7, endln:9:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:3, endln:10:25
  |vpiRange:
  \_range: , line:10:7, endln:10:12
    |vpiParent:
    \_logic_typespec: , line:10:3, endln:10:25
    |vpiLeftRange:
    \_constant: , line:10:8, endln:10:9
      |vpiParent:
      \_range: , line:10:7, endln:10:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:10, endln:10:11
      |vpiParent:
      \_range: , line:10:7, endln:10:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:11:3, endln:11:19
  |vpiSigned:1
\_cont_assign: , line:9:13, endln:9:15
  |vpiParent:
  \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:9:19, endln:9:24
  |vpiLhs:
  \_logic_net: (work@top2.p1), line:9:13, endln:9:24
    |vpiParent:
    \_cont_assign: , line:9:13, endln:9:15
    |vpiTypespec:
    \_ref_typespec: (work@top2.p1)
      |vpiParent:
      \_logic_net: (work@top2.p1), line:9:13, endln:9:24
      |vpiFullName:work@top2.p1
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:12
    |vpiName:p1
    |vpiFullName:work@top2.p1
    |vpiNetType:48
\_cont_assign: , line:10:13, endln:10:15
  |vpiParent:
  \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:10:19, endln:10:25
  |vpiLhs:
  \_logic_net: (work@top2.p2), line:10:13, endln:10:25
    |vpiParent:
    \_cont_assign: , line:10:13, endln:10:15
    |vpiTypespec:
    \_ref_typespec: (work@top2.p2)
      |vpiParent:
      \_logic_net: (work@top2.p2), line:10:13, endln:10:25
      |vpiFullName:work@top2.p2
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:12
    |vpiName:p2
    |vpiFullName:work@top2.p2
    |vpiNetType:48
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/SignedBinConst/dut.sv | ${SURELOG_DIR}/build/regression/SignedBinConst/roundtrip/dut_000.sv | 6 | 12 |