TimeQuest Timing Analyzer report for lr4
Mon Dec 14 12:10:19 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Minimum Pulse Width: 'clk'
 15. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lr4                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; fir/fir_0002.sdc ; OK     ; Mon Dec 14 12:10:17 2020 ;
+------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 174.31 MHz ; 174.31 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 4.263 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.512 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 3.077  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.263 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[27] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.788      ;
; 4.334 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[26] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.717      ;
; 4.403 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.593      ;
; 4.405 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[25] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.646      ;
; 4.416 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[30]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.557      ;
; 4.430 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.550      ;
; 4.476 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[24] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.575      ;
; 4.487 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[29]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.486      ;
; 4.558 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[28]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.415      ;
; 4.562 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.434      ;
; 4.589 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[31]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.391      ;
; 4.629 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[27]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.344      ;
; 4.631 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.365      ;
; 4.633 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[30]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.363      ;
; 4.635 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[23] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.416      ;
; 4.650 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.371      ;
; 4.659 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.325      ;
; 4.660 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[30]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.320      ;
; 4.669 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.327      ;
; 4.681 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.340      ;
; 4.683 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[32]        ; clk          ; clk         ; 10.000       ; -0.041     ; 5.312      ;
; 4.696 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.371      ;
; 4.700 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[26]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.273      ;
; 4.704 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[29]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.292      ;
; 4.704 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.363      ;
; 4.706 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[22] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.345      ;
; 4.721 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.300      ;
; 4.731 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[29]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.249      ;
; 4.740 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[31]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.246      ;
; 4.742 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[30]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.244      ;
; 4.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.269      ;
; 4.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[31]        ; clk          ; clk         ; 10.000       ; -0.041     ; 5.241      ;
; 4.769 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[30]       ; clk          ; clk         ; 10.000       ; -0.041     ; 5.226      ;
; 4.771 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[25]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.202      ;
; 4.775 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[28]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.221      ;
; 4.777 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[21] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.274      ;
; 4.780 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[7]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.204      ;
; 4.784 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.283      ;
; 4.786 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.044     ; 5.206      ;
; 4.790 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.206      ;
; 4.792 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.229      ;
; 4.802 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[28]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.178      ;
; 4.806 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[31]        ; clk          ; clk         ; 10.000       ; -0.042     ; 5.188      ;
; 4.811 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[30]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.175      ;
; 4.813 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[29]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.173      ;
; 4.816 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_m9u:auto_generated|result[6]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[29]        ; clk          ; clk         ; 10.000       ; -0.030     ; 5.190      ;
; 4.818 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[31]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.166      ;
; 4.823 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.198      ;
; 4.825 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[30]        ; clk          ; clk         ; 10.000       ; -0.041     ; 5.170      ;
; 4.827 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[4]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[30]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.159      ;
; 4.828 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.168      ;
; 4.837 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]        ; clk          ; clk         ; 10.000       ; 0.009      ; 5.208      ;
; 4.840 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[29]       ; clk          ; clk         ; 10.000       ; -0.041     ; 5.155      ;
; 4.842 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[24]       ; clk          ; clk         ; 10.000       ; -0.063     ; 5.131      ;
; 4.842 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[31]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.144      ;
; 4.846 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[27]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.150      ;
; 4.848 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[20] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.203      ;
; 4.855 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[31]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.212      ;
; 4.855 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.044     ; 5.137      ;
; 4.860 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[3]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.207      ;
; 4.861 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[30]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.135      ;
; 4.863 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[31]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.204      ;
; 4.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[27]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.107      ;
; 4.877 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[30]        ; clk          ; clk         ; 10.000       ; -0.042     ; 5.117      ;
; 4.878 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.143      ;
; 4.882 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[29]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.104      ;
; 4.884 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[28]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.102      ;
; 4.887 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_m9u:auto_generated|result[6]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[28]        ; clk          ; clk         ; 10.000       ; -0.030     ; 5.119      ;
; 4.889 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[30]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.095      ;
; 4.890 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.090      ;
; 4.896 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[29]        ; clk          ; clk         ; 10.000       ; -0.041     ; 5.099      ;
; 4.898 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.044     ; 5.094      ;
; 4.898 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[4]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[29]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.088      ;
; 4.899 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[30]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.097      ;
; 4.908 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]        ; clk          ; clk         ; 10.000       ; 0.009      ; 5.137      ;
; 4.910 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_32_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_16_o[29]       ; clk          ; clk         ; 10.000       ; -0.045     ; 5.081      ;
; 4.911 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[28]       ; clk          ; clk         ; 10.000       ; -0.041     ; 5.084      ;
; 4.913 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[6]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.154      ;
; 4.913 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[30]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.073      ;
; 4.917 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[26]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.079      ;
; 4.917 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[30]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.063      ;
; 4.919 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[19] ; clk          ; clk         ; 10.000       ; 0.015      ; 5.132      ;
; 4.926 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[30]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.141      ;
; 4.929 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.044     ; 5.063      ;
; 4.932 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[29]        ; clk          ; clk         ; 10.000       ; -0.040     ; 5.064      ;
; 4.934 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[30]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.133      ;
; 4.936 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.085      ;
; 4.937 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.047      ;
; 4.938 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[31]        ; clk          ; clk         ; 10.000       ; -0.042     ; 5.056      ;
; 4.939 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[7]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[31]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.045      ;
; 4.943 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[31]        ; clk          ; clk         ; 10.000       ; 0.031      ; 5.124      ;
; 4.944 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[26]       ; clk          ; clk         ; 10.000       ; -0.056     ; 5.036      ;
; 4.945 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.044     ; 5.047      ;
; 4.947 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[31]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.039      ;
; 4.948 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[29]        ; clk          ; clk         ; 10.000       ; -0.042     ; 5.046      ;
; 4.949 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.072      ;
; 4.951 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[33]        ; clk          ; clk         ; 10.000       ; -0.015     ; 5.070      ;
; 4.953 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[28]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.033      ;
; 4.953 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.052     ; 5.031      ;
; 4.955 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[27]        ; clk          ; clk         ; 10.000       ; -0.050     ; 5.031      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[0]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][7]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[2][0]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][3]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][6]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][8]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][13]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][13]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][15]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][15]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][0]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][2]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][4]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][4]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[5]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_sub_5_o[5]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][7]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][9]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][9]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][11]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[3][0]          ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[2][0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_1_o[4]                                ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[4]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[1][11]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[0][11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][10]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[6]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[28]                                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[1][1]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[0][1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][5]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][10] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][10] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][15] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][15] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[5][0]          ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[4][0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_sub_3_o[0]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_add_5_o[0]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][3]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][3]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][4]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][4]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[2][3]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][6]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][7]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][10]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][10]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][14]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][14]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][15]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][15]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[10]                                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][4]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][6]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][9]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][9]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][11]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][14] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][14] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[8]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][2]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][1]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][3]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[1][4]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[0][4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][4]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[2]                                ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_sub_5_o[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][4]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_1_o[5]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_5_o[5]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][10]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][10]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][13]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_11|delay_signals[0][13]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][15] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][15] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][15]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][14]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][14]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[27]                                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][0]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][1]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_11|delay_signals[0][2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[2]                                ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][2]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[2]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_sub_5_o[2]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_1_o[3]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_5_o[3]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[0]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[0]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[10]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[10]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[11]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[11]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[12]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[12]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[13]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[13]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[14]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[14]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[15]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[15]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[16]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[16]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[17]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[17]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[18]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[18]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[19]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[19]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[1]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[1]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[20]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[20]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[21]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[21]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[22]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[22]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[23]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[23]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[24]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[24]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[25]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[25]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[26]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[26]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[27]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[27]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[28]                         ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[28]                         ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[2]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[2]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[3]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[3]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[4]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[4]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[5]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[5]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[6]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[6]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[7]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[7]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[8]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[8]                          ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[9]                          ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[9]                          ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 4.644 ; 4.644 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 4.349 ; 4.349 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 4.144 ; 4.144 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 4.644 ; 4.644 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 3.893 ; 3.893 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 4.611 ; 4.611 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 3.944 ; 3.944 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 3.500 ; 3.500 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 3.672 ; 3.672 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 4.301 ; 4.301 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 3.762 ; 3.762 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 3.798 ; 3.798 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 4.581 ; 4.581 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 3.511 ; 3.511 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 5.661 ; 5.661 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -3.270 ; -3.270 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -4.118 ; -4.118 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -3.913 ; -3.913 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -3.827 ; -3.827 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -3.661 ; -3.661 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -4.279 ; -4.279 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -3.713 ; -3.713 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -3.270 ; -3.270 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -3.442 ; -3.442 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -3.575 ; -3.575 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -3.634 ; -3.634 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -3.532 ; -3.532 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -3.566 ; -3.566 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -3.588 ; -3.588 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -3.458 ; -3.458 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -3.511 ; -3.511 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -3.279 ; -3.279 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -3.477 ; -3.477 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -3.477 ; -3.477 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -3.657 ; -3.657 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.883 ; 7.883 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 7.105 ; 7.105 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 7.149 ; 7.149 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 6.706 ; 6.706 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.980 ; 6.980 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 6.962 ; 6.962 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 7.139 ; 7.139 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 7.183 ; 7.183 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 6.942 ; 6.942 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 7.461 ; 7.461 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 7.883 ; 7.883 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 7.134 ; 7.134 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 7.095 ; 7.095 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.129 ; 7.129 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.427 ; 7.427 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.844 ; 6.844 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.911 ; 6.911 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.179 ; 7.179 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 7.131 ; 7.131 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 7.377 ; 7.377 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 6.873 ; 6.873 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 7.091 ; 7.091 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 7.118 ; 7.118 ; Rise       ; clk             ;
;  ast_source_data[24] ; clk        ; 6.873 ; 6.873 ; Rise       ; clk             ;
;  ast_source_data[25] ; clk        ; 7.395 ; 7.395 ; Rise       ; clk             ;
;  ast_source_data[26] ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[27] ; clk        ; 7.773 ; 7.773 ; Rise       ; clk             ;
;  ast_source_data[28] ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
;  ast_source_data[29] ; clk        ; 7.185 ; 7.185 ; Rise       ; clk             ;
;  ast_source_data[30] ; clk        ; 7.273 ; 7.273 ; Rise       ; clk             ;
;  ast_source_data[31] ; clk        ; 6.795 ; 6.795 ; Rise       ; clk             ;
;  ast_source_data[32] ; clk        ; 6.694 ; 6.694 ; Rise       ; clk             ;
;  ast_source_data[33] ; clk        ; 7.120 ; 7.120 ; Rise       ; clk             ;
;  ast_source_data[34] ; clk        ; 7.697 ; 7.697 ; Rise       ; clk             ;
;  ast_source_data[35] ; clk        ; 6.991 ; 6.991 ; Rise       ; clk             ;
;  ast_source_data[36] ; clk        ; 6.695 ; 6.695 ; Rise       ; clk             ;
;  ast_source_data[37] ; clk        ; 6.947 ; 6.947 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 6.675 ; 6.675 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 6.675 ; 6.675 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 7.414 ; 7.414 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 7.105 ; 7.105 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 7.149 ; 7.149 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 6.706 ; 6.706 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.980 ; 6.980 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 6.962 ; 6.962 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 7.139 ; 7.139 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 7.183 ; 7.183 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 6.942 ; 6.942 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 7.461 ; 7.461 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 7.883 ; 7.883 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 7.134 ; 7.134 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 7.095 ; 7.095 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.129 ; 7.129 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.427 ; 7.427 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.844 ; 6.844 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.911 ; 6.911 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.179 ; 7.179 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 7.131 ; 7.131 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 7.377 ; 7.377 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 6.873 ; 6.873 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 7.091 ; 7.091 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 7.118 ; 7.118 ; Rise       ; clk             ;
;  ast_source_data[24] ; clk        ; 6.873 ; 6.873 ; Rise       ; clk             ;
;  ast_source_data[25] ; clk        ; 7.395 ; 7.395 ; Rise       ; clk             ;
;  ast_source_data[26] ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[27] ; clk        ; 7.773 ; 7.773 ; Rise       ; clk             ;
;  ast_source_data[28] ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
;  ast_source_data[29] ; clk        ; 7.185 ; 7.185 ; Rise       ; clk             ;
;  ast_source_data[30] ; clk        ; 7.273 ; 7.273 ; Rise       ; clk             ;
;  ast_source_data[31] ; clk        ; 6.795 ; 6.795 ; Rise       ; clk             ;
;  ast_source_data[32] ; clk        ; 6.694 ; 6.694 ; Rise       ; clk             ;
;  ast_source_data[33] ; clk        ; 7.120 ; 7.120 ; Rise       ; clk             ;
;  ast_source_data[34] ; clk        ; 7.697 ; 7.697 ; Rise       ; clk             ;
;  ast_source_data[35] ; clk        ; 6.991 ; 6.991 ; Rise       ; clk             ;
;  ast_source_data[36] ; clk        ; 6.695 ; 6.695 ; Rise       ; clk             ;
;  ast_source_data[37] ; clk        ; 6.947 ; 6.947 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 6.675 ; 6.675 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 6.675 ; 6.675 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 7.414 ; 7.414 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 7.236 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.235 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 2.981  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[27] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.812      ;
; 7.271 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[26] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.777      ;
; 7.306 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[25] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.742      ;
; 7.337 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[30]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.634      ;
; 7.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[24] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.707      ;
; 7.344 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.646      ;
; 7.372 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[29]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.599      ;
; 7.387 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.631      ;
; 7.394 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.056     ; 2.582      ;
; 7.404 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.614      ;
; 7.407 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[28]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.564      ;
; 7.422 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.596      ;
; 7.428 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.636      ;
; 7.435 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[23] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.613      ;
; 7.438 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.552      ;
; 7.439 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.579      ;
; 7.442 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[27]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.529      ;
; 7.449 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.615      ;
; 7.457 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.561      ;
; 7.461 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.053     ; 2.518      ;
; 7.470 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[22] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.578      ;
; 7.470 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.520      ;
; 7.473 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[30]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.517      ;
; 7.474 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.544      ;
; 7.477 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[26]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.494      ;
; 7.488 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[31]       ; clk          ; clk         ; 10.000       ; -0.056     ; 2.488      ;
; 7.488 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.576      ;
; 7.493 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]        ; clk          ; clk         ; 10.000       ; 0.006      ; 2.545      ;
; 7.501 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.489      ;
; 7.505 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[21] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.543      ;
; 7.505 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[31]        ; clk          ; clk         ; 10.000       ; -0.049     ; 2.478      ;
; 7.508 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[29]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.482      ;
; 7.511 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[30]       ; clk          ; clk         ; 10.000       ; -0.041     ; 2.480      ;
; 7.512 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[25]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.459      ;
; 7.514 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.504      ;
; 7.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[31]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.542      ;
; 7.522 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[32]        ; clk          ; clk         ; 10.000       ; -0.044     ; 2.466      ;
; 7.523 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[30]       ; clk          ; clk         ; 10.000       ; -0.056     ; 2.453      ;
; 7.528 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]        ; clk          ; clk         ; 10.000       ; 0.006      ; 2.510      ;
; 7.528 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[3]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.536      ;
; 7.538 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[7]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.053     ; 2.441      ;
; 7.539 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[30]        ; clk          ; clk         ; 10.000       ; -0.051     ; 2.442      ;
; 7.540 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[20] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.508      ;
; 7.540 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[30]        ; clk          ; clk         ; 10.000       ; -0.049     ; 2.443      ;
; 7.542 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.476      ;
; 7.543 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[28]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.447      ;
; 7.543 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[31]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.521      ;
; 7.546 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[29]       ; clk          ; clk         ; 10.000       ; -0.041     ; 2.445      ;
; 7.547 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[11] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[24]       ; clk          ; clk         ; 10.000       ; -0.061     ; 2.424      ;
; 7.547 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.045     ; 2.440      ;
; 7.548 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[31]        ; clk          ; clk         ; 10.000       ; -0.045     ; 2.439      ;
; 7.549 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.469      ;
; 7.551 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[33]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.467      ;
; 7.555 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[31]       ; clk          ; clk         ; 10.000       ; -0.053     ; 2.424      ;
; 7.555 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]        ; clk          ; clk         ; 10.000       ; 0.006      ; 2.483      ;
; 7.557 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[30]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.507      ;
; 7.557 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[31]        ; clk          ; clk         ; 10.000       ; -0.044     ; 2.431      ;
; 7.558 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[29]       ; clk          ; clk         ; 10.000       ; -0.056     ; 2.418      ;
; 7.564 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.426      ;
; 7.568 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[33]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.450      ;
; 7.569 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.056     ; 2.407      ;
; 7.570 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[6]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.494      ;
; 7.574 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[29]        ; clk          ; clk         ; 10.000       ; -0.051     ; 2.407      ;
; 7.575 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[19] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.473      ;
; 7.575 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[29]        ; clk          ; clk         ; 10.000       ; -0.049     ; 2.408      ;
; 7.576 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[31]        ; clk          ; clk         ; 10.000       ; -0.049     ; 2.407      ;
; 7.577 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[4]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.441      ;
; 7.577 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.441      ;
; 7.578 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[27]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.412      ;
; 7.578 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[30]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.486      ;
; 7.579 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.045     ; 2.408      ;
; 7.580 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[4]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[33]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.484      ;
; 7.581 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[28]       ; clk          ; clk         ; 10.000       ; -0.041     ; 2.410      ;
; 7.581 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.045     ; 2.406      ;
; 7.582 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[31]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.482      ;
; 7.583 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[30]        ; clk          ; clk         ; 10.000       ; -0.045     ; 2.404      ;
; 7.584 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.434      ;
; 7.586 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[32]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.432      ;
; 7.586 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[4]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[30]        ; clk          ; clk         ; 10.000       ; -0.051     ; 2.395      ;
; 7.590 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[30]       ; clk          ; clk         ; 10.000       ; -0.053     ; 2.389      ;
; 7.590 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[0]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]        ; clk          ; clk         ; 10.000       ; 0.006      ; 2.448      ;
; 7.592 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[29]        ; clk          ; clk         ; 10.000       ; 0.032      ; 2.472      ;
; 7.592 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[30]        ; clk          ; clk         ; 10.000       ; -0.044     ; 2.396      ;
; 7.593 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[28]       ; clk          ; clk         ; 10.000       ; -0.056     ; 2.383      ;
; 7.594 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.053     ; 2.385      ;
; 7.595 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[31]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.395      ;
; 7.597 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_m9u:auto_generated|result[6]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[29]        ; clk          ; clk         ; 10.000       ; -0.033     ; 2.402      ;
; 7.599 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[30]        ; clk          ; clk         ; 10.000       ; -0.042     ; 2.391      ;
; 7.601 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[32]        ; clk          ; clk         ; 10.000       ; -0.045     ; 2.386      ;
; 7.602 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_23_component|mult_f9u:auto_generated|result[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_5_o[33]        ; clk          ; clk         ; 10.000       ; -0.057     ; 2.373      ;
; 7.603 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[32]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.415      ;
; 7.606 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[32]       ; clk          ; clk         ; 10.000       ; -0.053     ; 2.373      ;
; 7.607 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_32_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_16_o[29]       ; clk          ; clk         ; 10.000       ; -0.046     ; 2.379      ;
; 7.609 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[2]   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[28]        ; clk          ; clk         ; 10.000       ; -0.051     ; 2.372      ;
; 7.610 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[18] ; clk          ; clk         ; 10.000       ; 0.016      ; 2.438      ;
; 7.610 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[28]        ; clk          ; clk         ; 10.000       ; -0.049     ; 2.373      ;
; 7.611 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[30]       ; clk          ; clk         ; 10.000       ; -0.055     ; 2.366      ;
; 7.611 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[30]        ; clk          ; clk         ; 10.000       ; -0.049     ; 2.372      ;
; 7.612 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[4]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.406      ;
; 7.612 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]        ; clk          ; clk         ; 10.000       ; -0.014     ; 2.406      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.235 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[0]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][3]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][6]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][7]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][8]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][13]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][13]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][0]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[2][0]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_sub_3_o[0]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_add_5_o[0]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][3]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][4]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][5]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][7]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][9]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][9]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][10]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][10]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][11]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][15]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][15]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][0]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][2]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[2][3]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][4]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[5]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_sub_5_o[5]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][7]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][10] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][15] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][15] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[3][0]          ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[2][0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[1][1]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[0][1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][4]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][5]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_1_o[4]                                ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[4]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][6]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][10] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[1][11]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|delay_signals[0][11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[1][10]     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|delay_signals[0][10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][12]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][12]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][15]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][15]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][15]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][15]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[6]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[28]                                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[5][0]          ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[4][0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][1]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][3]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][3]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[2]                                ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][4]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][4]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[2]                                ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_sub_5_o[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][4]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][6]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][8]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][8]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][8]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[0][8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][9]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][9]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][9]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][11]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][11]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][13]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_11|delay_signals[0][13]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[2][14] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[1][14] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_11|delay_signals[0][14]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][14]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][14]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][14]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][14]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][14]           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][14]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[8]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[10]                                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][0]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][1]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][1]            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[0]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_sub_5_o[0]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_11|delay_signals[0][2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_5_o[1]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][1]      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_sub_3_o[1]                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[0]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[0]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[10]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[10]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[11]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[11]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[12]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[12]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[13]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[13]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[14]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[14]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[15]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[15]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[16]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[16]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[17]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[17]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[18]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[18]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[19]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[19]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[1]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[1]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[20]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[20]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[21]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[21]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[22]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[22]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[23]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[23]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[24]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[24]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[25]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[25]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[26]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[26]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[27]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[27]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[28]                         ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[28]                         ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[2]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[2]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[3]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[3]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[4]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[4]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[5]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[5]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[6]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[6]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[7]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[7]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[8]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[8]                          ;
; 2.981 ; 5.000        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[9]                          ;
; 2.981 ; 5.000        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[9]                          ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 2.516 ; 2.516 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 2.331 ; 2.331 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 2.223 ; 2.223 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 2.516 ; 2.516 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 2.100 ; 2.100 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 2.484 ; 2.484 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 2.131 ; 2.131 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 1.919 ; 1.919 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 2.006 ; 2.006 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 2.080 ; 2.080 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 2.342 ; 2.342 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 2.052 ; 2.052 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 2.081 ; 2.081 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 2.091 ; 2.091 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 2.512 ; 2.512 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 2.043 ; 2.043 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.935 ; 1.935 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.972 ; 1.972 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.972 ; 1.972 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 3.074 ; 3.074 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -1.798 ; -1.798 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -2.211 ; -2.211 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -2.090 ; -2.090 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -2.036 ; -2.036 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.979 ; -1.979 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -2.308 ; -2.308 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -2.009 ; -2.009 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -1.798 ; -1.798 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.886 ; -1.886 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.959 ; -1.959 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -1.969 ; -1.969 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.931 ; -1.931 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.959 ; -1.959 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -1.969 ; -1.969 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -1.924 ; -1.924 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -1.921 ; -1.921 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.814 ; -1.814 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.852 ; -1.852 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.852 ; -1.852 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -2.028 ; -2.028 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.962 ; 3.962 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.797 ; 3.797 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.942 ; 3.942 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.993 ; 3.993 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 4.025 ; 4.025 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 4.191 ; 4.191 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 4.009 ; 4.009 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.966 ; 3.966 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 4.144 ; 4.144 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.850 ; 3.850 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.772 ; 3.772 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.022 ; 4.022 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 4.108 ; 4.108 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.869 ; 3.869 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.966 ; 3.966 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.988 ; 3.988 ; Rise       ; clk             ;
;  ast_source_data[24] ; clk        ; 3.866 ; 3.866 ; Rise       ; clk             ;
;  ast_source_data[25] ; clk        ; 4.118 ; 4.118 ; Rise       ; clk             ;
;  ast_source_data[26] ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  ast_source_data[27] ; clk        ; 4.342 ; 4.342 ; Rise       ; clk             ;
;  ast_source_data[28] ; clk        ; 3.866 ; 3.866 ; Rise       ; clk             ;
;  ast_source_data[29] ; clk        ; 4.026 ; 4.026 ; Rise       ; clk             ;
;  ast_source_data[30] ; clk        ; 4.087 ; 4.087 ; Rise       ; clk             ;
;  ast_source_data[31] ; clk        ; 3.839 ; 3.839 ; Rise       ; clk             ;
;  ast_source_data[32] ; clk        ; 3.805 ; 3.805 ; Rise       ; clk             ;
;  ast_source_data[33] ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  ast_source_data[34] ; clk        ; 4.260 ; 4.260 ; Rise       ; clk             ;
;  ast_source_data[35] ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  ast_source_data[36] ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
;  ast_source_data[37] ; clk        ; 3.923 ; 3.923 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 4.134 ; 4.134 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.962 ; 3.962 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.797 ; 3.797 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.942 ; 3.942 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.993 ; 3.993 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 4.025 ; 4.025 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 4.191 ; 4.191 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 4.009 ; 4.009 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.966 ; 3.966 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 4.144 ; 4.144 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.850 ; 3.850 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.772 ; 3.772 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.022 ; 4.022 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 4.108 ; 4.108 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.869 ; 3.869 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.966 ; 3.966 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.988 ; 3.988 ; Rise       ; clk             ;
;  ast_source_data[24] ; clk        ; 3.866 ; 3.866 ; Rise       ; clk             ;
;  ast_source_data[25] ; clk        ; 4.118 ; 4.118 ; Rise       ; clk             ;
;  ast_source_data[26] ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  ast_source_data[27] ; clk        ; 4.342 ; 4.342 ; Rise       ; clk             ;
;  ast_source_data[28] ; clk        ; 3.866 ; 3.866 ; Rise       ; clk             ;
;  ast_source_data[29] ; clk        ; 4.026 ; 4.026 ; Rise       ; clk             ;
;  ast_source_data[30] ; clk        ; 4.087 ; 4.087 ; Rise       ; clk             ;
;  ast_source_data[31] ; clk        ; 3.839 ; 3.839 ; Rise       ; clk             ;
;  ast_source_data[32] ; clk        ; 3.805 ; 3.805 ; Rise       ; clk             ;
;  ast_source_data[33] ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  ast_source_data[34] ; clk        ; 4.260 ; 4.260 ; Rise       ; clk             ;
;  ast_source_data[35] ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  ast_source_data[36] ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
;  ast_source_data[37] ; clk        ; 3.923 ; 3.923 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 4.134 ; 4.134 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 4.263 ; 0.235 ; N/A      ; N/A     ; 2.981               ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clk                 ; 4.263 ; 0.235 ; N/A      ; N/A     ; 2.981               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                 ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 4.644 ; 4.644 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 4.349 ; 4.349 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 4.144 ; 4.144 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 4.644 ; 4.644 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 3.893 ; 3.893 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 4.611 ; 4.611 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 3.944 ; 3.944 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 3.500 ; 3.500 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 3.672 ; 3.672 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 4.301 ; 4.301 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 3.762 ; 3.762 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 3.798 ; 3.798 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 4.581 ; 4.581 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 3.511 ; 3.511 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 5.661 ; 5.661 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -1.798 ; -1.798 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -2.211 ; -2.211 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -2.090 ; -2.090 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -2.036 ; -2.036 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.979 ; -1.979 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -2.308 ; -2.308 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -2.009 ; -2.009 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -1.798 ; -1.798 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.886 ; -1.886 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.959 ; -1.959 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -1.969 ; -1.969 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.931 ; -1.931 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.959 ; -1.959 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -1.969 ; -1.969 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -1.924 ; -1.924 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -1.921 ; -1.921 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.814 ; -1.814 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.852 ; -1.852 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.852 ; -1.852 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -2.028 ; -2.028 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.883 ; 7.883 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 7.105 ; 7.105 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 7.149 ; 7.149 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 6.706 ; 6.706 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.980 ; 6.980 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 6.962 ; 6.962 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 7.139 ; 7.139 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 7.183 ; 7.183 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 6.942 ; 6.942 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 7.461 ; 7.461 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 7.883 ; 7.883 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 7.134 ; 7.134 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 7.095 ; 7.095 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.129 ; 7.129 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.427 ; 7.427 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.844 ; 6.844 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.911 ; 6.911 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.179 ; 7.179 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 7.131 ; 7.131 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 7.377 ; 7.377 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 6.873 ; 6.873 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 7.091 ; 7.091 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 7.118 ; 7.118 ; Rise       ; clk             ;
;  ast_source_data[24] ; clk        ; 6.873 ; 6.873 ; Rise       ; clk             ;
;  ast_source_data[25] ; clk        ; 7.395 ; 7.395 ; Rise       ; clk             ;
;  ast_source_data[26] ; clk        ; 6.650 ; 6.650 ; Rise       ; clk             ;
;  ast_source_data[27] ; clk        ; 7.773 ; 7.773 ; Rise       ; clk             ;
;  ast_source_data[28] ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
;  ast_source_data[29] ; clk        ; 7.185 ; 7.185 ; Rise       ; clk             ;
;  ast_source_data[30] ; clk        ; 7.273 ; 7.273 ; Rise       ; clk             ;
;  ast_source_data[31] ; clk        ; 6.795 ; 6.795 ; Rise       ; clk             ;
;  ast_source_data[32] ; clk        ; 6.694 ; 6.694 ; Rise       ; clk             ;
;  ast_source_data[33] ; clk        ; 7.120 ; 7.120 ; Rise       ; clk             ;
;  ast_source_data[34] ; clk        ; 7.697 ; 7.697 ; Rise       ; clk             ;
;  ast_source_data[35] ; clk        ; 6.991 ; 6.991 ; Rise       ; clk             ;
;  ast_source_data[36] ; clk        ; 6.695 ; 6.695 ; Rise       ; clk             ;
;  ast_source_data[37] ; clk        ; 6.947 ; 6.947 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 6.675 ; 6.675 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 6.675 ; 6.675 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 7.414 ; 7.414 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.962 ; 3.962 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.797 ; 3.797 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.942 ; 3.942 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.993 ; 3.993 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 4.025 ; 4.025 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 4.191 ; 4.191 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 4.009 ; 4.009 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.966 ; 3.966 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 3.998 ; 3.998 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 4.144 ; 4.144 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.850 ; 3.850 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.772 ; 3.772 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.022 ; 4.022 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 4.108 ; 4.108 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.869 ; 3.869 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.966 ; 3.966 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.988 ; 3.988 ; Rise       ; clk             ;
;  ast_source_data[24] ; clk        ; 3.866 ; 3.866 ; Rise       ; clk             ;
;  ast_source_data[25] ; clk        ; 4.118 ; 4.118 ; Rise       ; clk             ;
;  ast_source_data[26] ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  ast_source_data[27] ; clk        ; 4.342 ; 4.342 ; Rise       ; clk             ;
;  ast_source_data[28] ; clk        ; 3.866 ; 3.866 ; Rise       ; clk             ;
;  ast_source_data[29] ; clk        ; 4.026 ; 4.026 ; Rise       ; clk             ;
;  ast_source_data[30] ; clk        ; 4.087 ; 4.087 ; Rise       ; clk             ;
;  ast_source_data[31] ; clk        ; 3.839 ; 3.839 ; Rise       ; clk             ;
;  ast_source_data[32] ; clk        ; 3.805 ; 3.805 ; Rise       ; clk             ;
;  ast_source_data[33] ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  ast_source_data[34] ; clk        ; 4.260 ; 4.260 ; Rise       ; clk             ;
;  ast_source_data[35] ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  ast_source_data[36] ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
;  ast_source_data[37] ; clk        ; 3.923 ; 3.923 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 4.134 ; 4.134 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 49469    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 49469    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 4011  ; 4011 ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 14 12:10:16 2020
Info: Command: quartus_sta lr4 -c lr4
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fir/fir_0002.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 4.263
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.263         0.000 clk 
Info (332146): Worst-case hold slack is 0.512
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.512         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.077         0.000 clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 7.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.236         0.000 clk 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.235         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.981
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.981         0.000 clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Mon Dec 14 12:10:19 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


