// Seed: 415926886
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri id_6,
    output tri0 id_7
);
  assign id_7 = 1'b0;
  module_2 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_3,
      id_6,
      id_3,
      id_5,
      id_3,
      id_6,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output supply1 id_2
);
  always @(posedge 1) begin : LABEL_0
    id_0 <= -1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input tri1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output wor id_13,
    input wire id_14,
    input wand id_15
    , id_20,
    input tri0 id_16,
    input wand id_17,
    output uwire id_18
);
  assign module_0.id_3 = 0;
endmodule
