/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az74-447
+ date
Sun Dec 11 08:54:46 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1670748886
+ CACTUS_STARTTIME=1670748886
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Dec 11 2022 (08:47:58)
Run date:          Dec 11 2022 (08:54:46+0000)
Run host:          fv-az74-447.rg1nhevy3x5uhivy2ou0ehszxf.jx.internal.cloudapp.net (pid=103284)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az74-447
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=eb0cb2c6-9177-4347-a1d1-9a9f35efe868, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az74-447, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00264031 sec
      iterations=10000000... time=0.0238035 sec
      iterations=100000000... time=0.246633 sec
      iterations=400000000... time=0.944609 sec
      iterations=800000000... time=1.92603 sec
      iterations=800000000... time=1.46032 sec
      result: 3.43563 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00273921 sec
      iterations=10000000... time=0.0248929 sec
      iterations=100000000... time=0.257107 sec
      iterations=400000000... time=0.994445 sec
      iterations=800000000... time=2.02459 sec
      result: 12.6446 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0015255 sec
      iterations=10000000... time=0.0158203 sec
      iterations=100000000... time=0.162236 sec
      iterations=700000000... time=1.14256 sec
      result: 9.80251 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000112 sec
      iterations=10000... time=0.0011142 sec
      iterations=100000... time=0.0117546 sec
      iterations=1000000... time=0.122771 sec
      iterations=9000000... time=1.0908 sec
      result: 1.212 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000424501 sec
      iterations=10000... time=0.00415951 sec
      iterations=100000... time=0.0433553 sec
      iterations=1000000... time=0.424771 sec
      iterations=3000000... time=1.28248 sec
      result: 4.27493 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.4e-06 sec
      iterations=100... time=2.2301e-05 sec
      iterations=1000... time=0.0002212 sec
      iterations=10000... time=0.0024322 sec
      iterations=100000... time=0.0232208 sec
      iterations=1000000... time=0.238934 sec
      iterations=5000000... time=1.17439 sec
      result: 104.633 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=5.7e-06 sec
      iterations=10... time=4e-05 sec
      iterations=100... time=0.000383001 sec
      iterations=1000... time=0.00388791 sec
      iterations=10000... time=0.0408802 sec
      iterations=100000... time=0.399393 sec
      iterations=300000... time=1.25309 sec
      result: 47.0694 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=2.66e-05 sec
      iterations=100000... time=0.000311901 sec
      iterations=1000000... time=0.0028179 sec
      iterations=10000000... time=0.0259938 sec
      iterations=100000000... time=0.2509 sec
      iterations=400000000... time=0.964666 sec
      iterations=800000000... time=1.91838 sec
      result: 0.299747 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.04e-05 sec
      iterations=10000... time=0.000192101 sec
      iterations=100000... time=0.0019296 sec
      iterations=1000000... time=0.0202199 sec
      iterations=10000000... time=0.20289 sec
      iterations=50000000... time=1.01872 sec
      result: 2.54679 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.6e-05 sec
      iterations=1000... time=0.000317001 sec
      iterations=10000... time=0.0023806 sec
      iterations=100000... time=0.0237558 sec
      iterations=1000000... time=0.258382 sec
      iterations=4000000... time=0.981697 sec
      iterations=8000000... time=1.99855 sec
      result: 98.3751 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8e-06 sec
      iterations=10... time=9.5201e-05 sec
      iterations=100... time=0.000861901 sec
      iterations=1000... time=0.00868832 sec
      iterations=10000... time=0.0770628 sec
      iterations=100000... time=0.774259 sec
      iterations=200000... time=1.56227 sec
      result: 25.1696 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.46e-05 sec
      iterations=10... time=0.0002152 sec
      iterations=100... time=0.0021688 sec
      iterations=1000... time=0.0231569 sec
      iterations=10000... time=0.22876 sec
      iterations=50000... time=1.11942 sec
      result: 0.0771827 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.7e-05 sec
      iterations=10... time=0.000380801 sec
      iterations=100... time=0.00367531 sec
      iterations=1000... time=0.0349061 sec
      iterations=10000... time=0.366805 sec
      iterations=30000... time=1.06811 sec
      result: 0.341736 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00492731 sec
      iterations=10... time=0.0541707 sec
      iterations=100... time=0.519652 sec
      iterations=200... time=1.02182 sec
      result: 0.481567 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00248556 sec
      iterations=10000000... time=0.0248451 sec
      iterations=100000000... time=0.23617 sec
      iterations=500000000... time=1.23112 sec
      iterations=500000000... time=0.90436 sec
      result: 3.06032 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00252255 sec
      iterations=10000000... time=0.0250743 sec
      iterations=100000000... time=0.255505 sec
      iterations=400000000... time=1.0643 sec
      result: 12.0267 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0017365 sec
      iterations=10000000... time=0.0161482 sec
      iterations=100000000... time=0.161953 sec
      iterations=700000000... time=1.14781 sec
      result: 9.75771 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001117 sec
      iterations=10000... time=0.0014541 sec
      iterations=100000... time=0.0133022 sec
      iterations=1000000... time=0.120774 sec
      iterations=9000000... time=1.10038 sec
      result: 1.22264 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000398551 sec
      iterations=10000... time=0.00410931 sec
      iterations=100000... time=0.040924 sec
      iterations=1000000... time=0.416586 sec
      iterations=3000000... time=1.22401 sec
      result: 4.08003 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.4e-06 sec
      iterations=100... time=2.23e-05 sec
      iterations=1000... time=0.0002215 sec
      iterations=10000... time=0.00222076 sec
      iterations=100000... time=0.023271 sec
      iterations=1000000... time=0.248562 sec
      iterations=4000000... time=1.03605 sec
      result: 94.883 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.2e-06 sec
      iterations=10... time=4.025e-05 sec
      iterations=100... time=0.000403451 sec
      iterations=1000... time=0.00441516 sec
      iterations=10000... time=0.0413497 sec
      iterations=100000... time=0.423791 sec
      iterations=300000... time=1.26112 sec
      result: 46.77 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.05e-06 sec
      iterations=10000... time=2.25e-05 sec
      iterations=100000... time=0.0002229 sec
      iterations=1000000... time=0.0022407 sec
      iterations=10000000... time=0.0231029 sec
      iterations=100000000... time=0.278486 sec
      iterations=400000000... time=0.992062 sec
      iterations=800000000... time=1.9474 sec
      result: 0.30428 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.935e-05 sec
      iterations=10000... time=0.000168451 sec
      iterations=100000... time=0.0019424 sec
      iterations=1000000... time=0.017316 sec
      iterations=10000000... time=0.18239 sec
      iterations=60000000... time=1.08391 sec
      result: 2.25815 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.6e-06 sec
      iterations=100... time=3.195e-05 sec
      iterations=1000... time=0.000271751 sec
      iterations=10000... time=0.0025565 sec
      iterations=100000... time=0.0243404 sec
      iterations=1000000... time=0.255067 sec
      iterations=4000000... time=0.990791 sec
      iterations=8000000... time=2.02105 sec
      result: 97.2802 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.75e-06 sec
      iterations=10... time=7.6751e-05 sec
      iterations=100... time=0.000766001 sec
      iterations=1000... time=0.00847177 sec
      iterations=10000... time=0.0781314 sec
      iterations=100000... time=0.782636 sec
      iterations=200000... time=1.68708 sec
      result: 23.3076 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.85e-06 sec
      iterations=10... time=2.53e-05 sec
      iterations=100... time=0.000262251 sec
      iterations=1000... time=0.00272251 sec
      iterations=10000... time=0.0276092 sec
      iterations=100000... time=0.286589 sec
      iterations=400000... time=1.03619 sec
      result: 0.281415 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.16e-05 sec
      iterations=10... time=0.0001496 sec
      iterations=100... time=0.0013122 sec
      iterations=1000... time=0.0127173 sec
      iterations=10000... time=0.127499 sec
      iterations=90000... time=1.17424 sec
      result: 0.446997 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0010761 sec
      iterations=10... time=0.0128209 sec
      iterations=100... time=0.143208 sec
      iterations=800... time=1.06345 sec
      result: 1.85087 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Dec 11 08:55:46 UTC 2022
+ echo Done.
Done.
  Elapsed time: 60.5 s
