#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf11420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf5dd60 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0xf0f4e0 .functor NOT 1, L_0xf9dfa0, C4<0>, C4<0>, C4<0>;
L_0xf10480 .functor XOR 4, L_0xf9da40, L_0xf9dd20, C4<0000>, C4<0000>;
L_0xf3d0f0 .functor XOR 4, L_0xf10480, L_0xf9de60, C4<0000>, C4<0000>;
v0xf8b1d0_0 .net *"_ivl_10", 3 0, L_0xf9de60;  1 drivers
v0xf8b2d0_0 .net *"_ivl_12", 3 0, L_0xf3d0f0;  1 drivers
v0xf8b3b0_0 .net *"_ivl_2", 3 0, L_0xf9d9a0;  1 drivers
v0xf8b470_0 .net *"_ivl_4", 3 0, L_0xf9da40;  1 drivers
v0xf8b550_0 .net *"_ivl_6", 3 0, L_0xf9dd20;  1 drivers
v0xf8b680_0 .net *"_ivl_8", 3 0, L_0xf10480;  1 drivers
v0xf8b760_0 .net "aaah_dut", 0 0, v0xf8a2a0_0;  1 drivers
v0xf8b800_0 .net "aaah_ref", 0 0, L_0xf0f980;  1 drivers
v0xf8b8a0_0 .net "areset", 0 0, L_0xf0f720;  1 drivers
v0xf8b9d0_0 .net "bump_left", 0 0, v0xf895e0_0;  1 drivers
v0xf8ba70_0 .net "bump_right", 0 0, v0xf89680_0;  1 drivers
v0xf8bb10_0 .var "clk", 0 0;
v0xf8bbb0_0 .net "dig", 0 0, v0xf898b0_0;  1 drivers
v0xf8bc50_0 .net "digging_dut", 0 0, v0xf8a880_0;  1 drivers
v0xf8bcf0_0 .net "digging_ref", 0 0, L_0xf0ff80;  1 drivers
v0xf8bd90_0 .net "ground", 0 0, v0xf89980_0;  1 drivers
v0xf8be30_0 .var/2u "stats1", 351 0;
v0xf8bfe0_0 .var/2u "strobe", 0 0;
v0xf8c080_0 .net "tb_match", 0 0, L_0xf9dfa0;  1 drivers
v0xf8c120_0 .net "tb_mismatch", 0 0, L_0xf0f4e0;  1 drivers
v0xf8c1c0_0 .net "walk_left_dut", 0 0, v0xf8ac90_0;  1 drivers
v0xf8c260_0 .net "walk_left_ref", 0 0, L_0xf9c890;  1 drivers
v0xf8c330_0 .net "walk_right_dut", 0 0, v0xf8ad50_0;  1 drivers
v0xf8c400_0 .net "walk_right_ref", 0 0, L_0xf9cbb0;  1 drivers
v0xf8c4d0_0 .net "wavedrom_enable", 0 0, v0xf89b90_0;  1 drivers
v0xf8c5a0_0 .net "wavedrom_title", 511 0, v0xf89c30_0;  1 drivers
L_0xf9d9a0 .concat [ 1 1 1 1], L_0xf0ff80, L_0xf0f980, L_0xf9cbb0, L_0xf9c890;
L_0xf9da40 .concat [ 1 1 1 1], L_0xf0ff80, L_0xf0f980, L_0xf9cbb0, L_0xf9c890;
L_0xf9dd20 .concat [ 1 1 1 1], v0xf8a880_0, v0xf8a2a0_0, v0xf8ad50_0, v0xf8ac90_0;
L_0xf9de60 .concat [ 1 1 1 1], L_0xf0ff80, L_0xf0f980, L_0xf9cbb0, L_0xf9c890;
L_0xf9dfa0 .cmp/eeq 4, L_0xf9d9a0, L_0xf3d0f0;
S_0xf31840 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0xf5dd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xf319d0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xf31a10 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xf31a50 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xf31a90 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xf31ad0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xf31b10 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xf0f980 .functor OR 1, L_0xf9ce60, L_0xf9d1a0, C4<0>, C4<0>;
L_0xf0ff80 .functor OR 1, L_0xf9d4c0, L_0xf9d700, C4<0>, C4<0>;
v0xf13710_0 .net *"_ivl_0", 31 0, L_0xf9c6e0;  1 drivers
L_0x7f5d56bc20f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf13940_0 .net *"_ivl_11", 28 0, L_0x7f5d56bc20f0;  1 drivers
L_0x7f5d56bc2138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf0f550_0 .net/2u *"_ivl_12", 31 0, L_0x7f5d56bc2138;  1 drivers
v0xf0f790_0 .net *"_ivl_16", 31 0, L_0xf9cd70;  1 drivers
L_0x7f5d56bc2180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf0f9f0_0 .net *"_ivl_19", 28 0, L_0x7f5d56bc2180;  1 drivers
L_0x7f5d56bc21c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xf100d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f5d56bc21c8;  1 drivers
v0xf10590_0 .net *"_ivl_22", 0 0, L_0xf9ce60;  1 drivers
v0xf86cb0_0 .net *"_ivl_24", 31 0, L_0xf9cfe0;  1 drivers
L_0x7f5d56bc2210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf86d90_0 .net *"_ivl_27", 28 0, L_0x7f5d56bc2210;  1 drivers
L_0x7f5d56bc2258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xf86e70_0 .net/2u *"_ivl_28", 31 0, L_0x7f5d56bc2258;  1 drivers
L_0x7f5d56bc2060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf86f50_0 .net *"_ivl_3", 28 0, L_0x7f5d56bc2060;  1 drivers
v0xf87030_0 .net *"_ivl_30", 0 0, L_0xf9d1a0;  1 drivers
v0xf870f0_0 .net *"_ivl_34", 31 0, L_0xf9d3d0;  1 drivers
L_0x7f5d56bc22a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf871d0_0 .net *"_ivl_37", 28 0, L_0x7f5d56bc22a0;  1 drivers
L_0x7f5d56bc22e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xf872b0_0 .net/2u *"_ivl_38", 31 0, L_0x7f5d56bc22e8;  1 drivers
L_0x7f5d56bc20a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf87390_0 .net/2u *"_ivl_4", 31 0, L_0x7f5d56bc20a8;  1 drivers
v0xf87470_0 .net *"_ivl_40", 0 0, L_0xf9d4c0;  1 drivers
v0xf87530_0 .net *"_ivl_42", 31 0, L_0xf9d660;  1 drivers
L_0x7f5d56bc2330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf87610_0 .net *"_ivl_45", 28 0, L_0x7f5d56bc2330;  1 drivers
L_0x7f5d56bc2378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xf876f0_0 .net/2u *"_ivl_46", 31 0, L_0x7f5d56bc2378;  1 drivers
v0xf877d0_0 .net *"_ivl_48", 0 0, L_0xf9d700;  1 drivers
v0xf87890_0 .net *"_ivl_8", 31 0, L_0xf9ca20;  1 drivers
v0xf87970_0 .net "aaah", 0 0, L_0xf0f980;  alias, 1 drivers
v0xf87a30_0 .net "areset", 0 0, L_0xf0f720;  alias, 1 drivers
v0xf87af0_0 .net "bump_left", 0 0, v0xf895e0_0;  alias, 1 drivers
v0xf87bb0_0 .net "bump_right", 0 0, v0xf89680_0;  alias, 1 drivers
v0xf87c70_0 .net "clk", 0 0, v0xf8bb10_0;  1 drivers
v0xf87d30_0 .net "dig", 0 0, v0xf898b0_0;  alias, 1 drivers
v0xf87df0_0 .net "digging", 0 0, L_0xf0ff80;  alias, 1 drivers
v0xf87eb0_0 .net "ground", 0 0, v0xf89980_0;  alias, 1 drivers
v0xf87f70_0 .var "next", 2 0;
v0xf88050_0 .var "state", 2 0;
v0xf88130_0 .net "walk_left", 0 0, L_0xf9c890;  alias, 1 drivers
v0xf88400_0 .net "walk_right", 0 0, L_0xf9cbb0;  alias, 1 drivers
E_0xf2ce30 .event posedge, v0xf87a30_0, v0xf87c70_0;
E_0xf2ba70/0 .event anyedge, v0xf88050_0, v0xf87eb0_0, v0xf87d30_0, v0xf87af0_0;
E_0xf2ba70/1 .event anyedge, v0xf87bb0_0;
E_0xf2ba70 .event/or E_0xf2ba70/0, E_0xf2ba70/1;
L_0xf9c6e0 .concat [ 3 29 0 0], v0xf88050_0, L_0x7f5d56bc2060;
L_0xf9c890 .cmp/eq 32, L_0xf9c6e0, L_0x7f5d56bc20a8;
L_0xf9ca20 .concat [ 3 29 0 0], v0xf88050_0, L_0x7f5d56bc20f0;
L_0xf9cbb0 .cmp/eq 32, L_0xf9ca20, L_0x7f5d56bc2138;
L_0xf9cd70 .concat [ 3 29 0 0], v0xf88050_0, L_0x7f5d56bc2180;
L_0xf9ce60 .cmp/eq 32, L_0xf9cd70, L_0x7f5d56bc21c8;
L_0xf9cfe0 .concat [ 3 29 0 0], v0xf88050_0, L_0x7f5d56bc2210;
L_0xf9d1a0 .cmp/eq 32, L_0xf9cfe0, L_0x7f5d56bc2258;
L_0xf9d3d0 .concat [ 3 29 0 0], v0xf88050_0, L_0x7f5d56bc22a0;
L_0xf9d4c0 .cmp/eq 32, L_0xf9d3d0, L_0x7f5d56bc22e8;
L_0xf9d660 .concat [ 3 29 0 0], v0xf88050_0, L_0x7f5d56bc2330;
L_0xf9d700 .cmp/eq 32, L_0xf9d660, L_0x7f5d56bc2378;
S_0xf88600 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0xf5dd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xf0f720 .functor BUFZ 1, v0xf89a50_0, C4<0>, C4<0>, C4<0>;
v0xf89520_0 .net "areset", 0 0, L_0xf0f720;  alias, 1 drivers
v0xf895e0_0 .var "bump_left", 0 0;
v0xf89680_0 .var "bump_right", 0 0;
v0xf89720_0 .net "clk", 0 0, v0xf8bb10_0;  alias, 1 drivers
L_0x7f5d56bc2018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0xf897c0_0 .net "d", 55 0, L_0x7f5d56bc2018;  1 drivers
v0xf898b0_0 .var "dig", 0 0;
v0xf89980_0 .var "ground", 0 0;
v0xf89a50_0 .var "reset", 0 0;
v0xf89af0_0 .net "tb_match", 0 0, L_0xf9dfa0;  alias, 1 drivers
v0xf89b90_0 .var "wavedrom_enable", 0 0;
v0xf89c30_0 .var "wavedrom_title", 511 0;
E_0xf2bcc0/0 .event negedge, v0xf87c70_0;
E_0xf2bcc0/1 .event posedge, v0xf87c70_0;
E_0xf2bcc0 .event/or E_0xf2bcc0/0, E_0xf2bcc0/1;
S_0xf88820 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0xf88600;
 .timescale -12 -12;
v0xf88a60_0 .var/2s "i", 31 0;
E_0xf039f0 .event posedge, v0xf87c70_0;
S_0xf88b60 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0xf88600;
 .timescale -12 -12;
v0xf88d80_0 .var/2u "arfail", 0 0;
v0xf88e60_0 .var "async", 0 0;
v0xf88f20_0 .var/2u "datafail", 0 0;
v0xf88fc0_0 .var/2u "srfail", 0 0;
E_0xf6a190 .event negedge, v0xf87c70_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf039f0;
    %wait E_0xf039f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf89a50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf039f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf6a190;
    %load/vec4 v0xf89af0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf88f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf89a50_0, 0;
    %wait E_0xf039f0;
    %load/vec4 v0xf89af0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf88d80_0, 0, 1;
    %wait E_0xf039f0;
    %load/vec4 v0xf89af0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf88fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf89a50_0, 0;
    %load/vec4 v0xf88fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf88d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf88e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf88f20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf88e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xf89080 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0xf88600;
 .timescale -12 -12;
v0xf89260_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf89340 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0xf88600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf89dd0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0xf5dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xf5e4c0 .param/l "FALL" 0 4 21, C4<11>;
P_0xf5e500 .param/l "IDLE" 0 4 18, C4<00>;
P_0xf5e540 .param/l "WALK_LEFT" 0 4 19, C4<01>;
P_0xf5e580 .param/l "WALK_RIGHT" 0 4 20, C4<10>;
v0xf8a2a0_0 .var "aaah", 0 0;
v0xf8a360_0 .net "areset", 0 0, L_0xf0f720;  alias, 1 drivers
v0xf8a470_0 .net "bump_left", 0 0, v0xf895e0_0;  alias, 1 drivers
v0xf8a560_0 .net "bump_right", 0 0, v0xf89680_0;  alias, 1 drivers
v0xf8a650_0 .net "clk", 0 0, v0xf8bb10_0;  alias, 1 drivers
v0xf8a790_0 .net "dig", 0 0, v0xf898b0_0;  alias, 1 drivers
v0xf8a880_0 .var "digging", 0 0;
v0xf8a920_0 .var "fall", 0 0;
v0xf8a9c0_0 .net "ground", 0 0, v0xf89980_0;  alias, 1 drivers
v0xf8aaf0_0 .var "prev_ground", 0 0;
v0xf8abb0_0 .var "state", 1 0;
v0xf8ac90_0 .var "walk_left", 0 0;
v0xf8ad50_0 .var "walk_right", 0 0;
S_0xf8afb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0xf5dd60;
 .timescale -12 -12;
E_0xf6a4b0 .event anyedge, v0xf8bfe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf8bfe0_0;
    %nor/r;
    %assign/vec4 v0xf8bfe0_0, 0;
    %wait E_0xf6a4b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf88600;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf89a50_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf898b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf89980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf89680_0, 0;
    %assign/vec4 v0xf895e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf88e60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xf88b60;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf89a50_0, 0;
    %wait E_0xf039f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf89a50_0, 0;
    %wait E_0xf6a190;
    %fork t_1, S_0xf88820;
    %jmp t_0;
    .scope S_0xf88820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf88a60_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xf88a60_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0xf039f0;
    %load/vec4 v0xf897c0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0xf88a60_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf898b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf89980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf89680_0, 0;
    %assign/vec4 v0xf895e0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf88a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf88a60_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xf88600;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf89340;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf2bcc0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xf895e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf89680_0, 0;
    %assign/vec4 v0xf898b0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xf89980_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xf89a50_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf31840;
T_5 ;
Ewait_0 .event/or E_0xf2ba70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xf88050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xf87eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0xf87d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xf87af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xf87eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0xf87d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0xf87bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xf87f70_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xf87eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xf87eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xf87eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xf87eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0xf87f70_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xf31840;
T_6 ;
    %wait E_0xf2ce30;
    %load/vec4 v0xf87a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf88050_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf87f70_0;
    %assign/vec4 v0xf88050_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf89dd0;
T_7 ;
    %wait E_0xf2ce30;
    %load/vec4 v0xf8a360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xf8abb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0xf8a470_0;
    %load/vec4 v0xf8a560_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xf8a470_0;
    %nor/r;
    %load/vec4 v0xf8a560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0xf8a9c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.13, 9;
    %load/vec4 v0xf8aaf0_0;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0xf8a9c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0xf8aaf0_0;
    %nor/r;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.19, 9;
    %load/vec4 v0xf8a790_0;
    %nor/r;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %load/vec4 v0xf8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
T_7.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.24, 9;
    %load/vec4 v0xf8a790_0;
    %and;
T_7.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %load/vec4 v0xf8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
T_7.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
T_7.22 ;
T_7.18 ;
T_7.15 ;
T_7.12 ;
T_7.10 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0xf8a470_0;
    %load/vec4 v0xf8a560_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0xf8a470_0;
    %nor/r;
    %load/vec4 v0xf8a560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0xf8a9c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.33, 9;
    %load/vec4 v0xf8aaf0_0;
    %and;
T_7.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0xf8a9c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.36, 9;
    %load/vec4 v0xf8aaf0_0;
    %nor/r;
    %and;
T_7.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.39, 9;
    %load/vec4 v0xf8a790_0;
    %nor/r;
    %and;
T_7.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %load/vec4 v0xf8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
T_7.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.44, 9;
    %load/vec4 v0xf8a790_0;
    %and;
T_7.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %load/vec4 v0xf8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
T_7.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
T_7.42 ;
T_7.38 ;
T_7.35 ;
T_7.32 ;
T_7.30 ;
T_7.28 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0xf8a470_0;
    %load/vec4 v0xf8a560_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.48;
T_7.47 ;
    %load/vec4 v0xf8a470_0;
    %nor/r;
    %load/vec4 v0xf8a560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.49, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.50;
T_7.49 ;
    %load/vec4 v0xf8a9c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.53, 9;
    %load/vec4 v0xf8aaf0_0;
    %and;
T_7.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.51, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %jmp T_7.52;
T_7.51 ;
    %load/vec4 v0xf8a9c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.56, 9;
    %load/vec4 v0xf8aaf0_0;
    %nor/r;
    %and;
T_7.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.55;
T_7.54 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.59, 9;
    %load/vec4 v0xf8a790_0;
    %nor/r;
    %and;
T_7.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %load/vec4 v0xf8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
T_7.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.58;
T_7.57 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.64, 9;
    %load/vec4 v0xf8a790_0;
    %and;
T_7.64;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %load/vec4 v0xf8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.65, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
T_7.65 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
T_7.62 ;
T_7.58 ;
T_7.55 ;
T_7.52 ;
T_7.50 ;
T_7.48 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.69, 9;
    %load/vec4 v0xf8a790_0;
    %nor/r;
    %and;
T_7.69;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.67, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.68;
T_7.67 ;
    %load/vec4 v0xf8a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.72, 9;
    %load/vec4 v0xf8a790_0;
    %and;
T_7.72;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8a2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8a880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
    %jmp T_7.71;
T_7.70 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xf8abb0_0, 0;
T_7.71 ;
T_7.68 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xf89dd0;
T_8 ;
    %wait E_0xf6a190;
    %load/vec4 v0xf8a9c0_0;
    %assign/vec4 v0xf8aaf0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xf5dd60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8bfe0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xf5dd60;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xf8bb10_0;
    %inv;
    %store/vec4 v0xf8bb10_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xf5dd60;
T_11 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf89720_0, v0xf8c120_0, v0xf8bb10_0, v0xf8b8a0_0, v0xf8b9d0_0, v0xf8ba70_0, v0xf8bd90_0, v0xf8bbb0_0, v0xf8c260_0, v0xf8c1c0_0, v0xf8c400_0, v0xf8c330_0, v0xf8b800_0, v0xf8b760_0, v0xf8bcf0_0, v0xf8bc50_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xf5dd60;
T_12 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_12.7 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xf5dd60;
T_13 ;
    %wait E_0xf2bcc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf8be30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
    %load/vec4 v0xf8c080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf8be30_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xf8c260_0;
    %load/vec4 v0xf8c260_0;
    %load/vec4 v0xf8c1c0_0;
    %xor;
    %load/vec4 v0xf8c260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xf8c400_0;
    %load/vec4 v0xf8c400_0;
    %load/vec4 v0xf8c330_0;
    %xor;
    %load/vec4 v0xf8c400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.8 ;
    %load/vec4 v0xf8b800_0;
    %load/vec4 v0xf8b800_0;
    %load/vec4 v0xf8b760_0;
    %xor;
    %load/vec4 v0xf8b800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.14 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.12 ;
    %load/vec4 v0xf8bcf0_0;
    %load/vec4 v0xf8bcf0_0;
    %load/vec4 v0xf8bc50_0;
    %xor;
    %load/vec4 v0xf8bcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.18 ;
    %load/vec4 v0xf8be30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8be30_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings3/iter2/response2/top_module.sv";
