
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.53

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.43 source latency error_count[0]$_DFFE_PN0P_/CLK ^
  -0.40 target latency bist_pass$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net113 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    51    0.66    0.27    0.25    1.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.27    0.00    1.49 ^ error_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.49   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    16    0.13    0.27    0.26    0.43 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.27    0.00    0.43 ^ error_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.43   clock reconvergence pessimism
                          0.29    0.72   library removal time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: bist_start (input port clocked by core_clock)
Endpoint: bist_pass$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ bist_start (in)
                                         bist_start (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.28    0.23    0.43 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.28    0.00    0.43 ^ _472_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.10    0.53 v _472_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _138_ (net)
                  0.13    0.00    0.53 v _473_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.10    0.63 ^ _473_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _139_ (net)
                  0.09    0.00    0.63 ^ _474_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.06    0.69 v _474_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006_ (net)
                  0.06    0.00    0.69 v bist_pass$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.11    0.22    0.24    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    0.40 ^ bist_pass$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.08    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: phase_complete$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net113 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    51    0.66    0.27    0.25    1.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.27    0.00    1.49 ^ phase_complete$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.12    0.23    0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00   10.41 ^ phase_complete$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.41   clock reconvergence pessimism
                          0.11   10.52   library recovery time
                                 10.52   data required time
-----------------------------------------------------------------------------
                                 10.52   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_wdata[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.12    0.23    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00    0.41 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.18    0.38    0.74    1.15 ^ state[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state[2] (net)
                  0.38    0.00    1.15 ^ _406_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     4    0.07    0.21    0.15    1.30 v _406_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _078_ (net)
                  0.21    0.00    1.30 v _429_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.10    0.36    0.25    1.55 ^ _429_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _100_ (net)
                  0.36    0.00    1.55 ^ _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    32    0.15    0.29    0.20    1.75 v _733_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net104 (net)
                  0.29    0.00    1.75 v _740_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.78    2.53 v _740_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net80 (net)
                  0.16    0.00    2.53 v output79/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.73    3.27 v output79/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         mem_wdata[0] (net)
                  0.16    0.00    3.27 v mem_wdata[0] (out)
                                  3.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: phase_complete$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net113 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    51    0.66    0.27    0.25    1.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.27    0.00    1.49 ^ phase_complete$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.12    0.23    0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00   10.41 ^ phase_complete$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.41   clock reconvergence pessimism
                          0.11   10.52   library recovery time
                                 10.52   data required time
-----------------------------------------------------------------------------
                                 10.52   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_wdata[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.12    0.23    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00    0.41 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.18    0.38    0.74    1.15 ^ state[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state[2] (net)
                  0.38    0.00    1.15 ^ _406_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     4    0.07    0.21    0.15    1.30 v _406_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _078_ (net)
                  0.21    0.00    1.30 v _429_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.10    0.36    0.25    1.55 ^ _429_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _100_ (net)
                  0.36    0.00    1.55 ^ _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    32    0.15    0.29    0.20    1.75 v _733_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net104 (net)
                  0.29    0.00    1.75 v _740_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.78    2.53 v _740_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net80 (net)
                  0.16    0.00    2.53 v output79/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.73    3.27 v output79/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         mem_wdata[0] (net)
                  0.16    0.00    3.27 v mem_wdata[0] (out)
                                  3.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2404468059539795

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8002

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.25132521986961365

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8607

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: addr_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.62    1.02 ^ addr_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.27 ^ _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.11    1.38 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.30    1.68 v _375_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.07    1.75 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    2.03 ^ _739_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.08    2.11 v _704_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.18    2.29 v _705_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.29    2.58 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.17    2.76 v _712_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.38    3.13 v _717_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.09    3.22 ^ _718_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    3.22 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           3.22   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.41 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.41   clock reconvergence pessimism
  -0.11   10.30   library setup time
          10.30   data required time
---------------------------------------------------------
          10.30   data required time
          -3.22   data arrival time
---------------------------------------------------------
           7.08   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bist_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bist_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.41 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.82 v bist_done$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.88 ^ _456_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.94 v _460_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.94 v bist_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.94   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.41 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.41   clock reconvergence pessimism
   0.08    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.94   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4087

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4276

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.2679

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.5321

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
199.886777

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.28e-03   5.11e-11   2.97e-08   5.28e-03  57.3%
Combinational          5.05e-04   2.03e-04   1.17e-07   7.08e-04   7.7%
Clock                  1.53e-03   1.69e-03   1.02e-08   3.22e-03  35.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.31e-03   1.89e-03   1.57e-07   9.20e-03 100.0%
                          79.5%      20.5%       0.0%
