// Generated by CIRCT unknown git version
module alu_mux_2z(	// file.cleaned.mlir:2:3
  input        sel_a,	// file.cleaned.mlir:2:28
               sel_zero,	// file.cleaned.mlir:2:44
  input  [3:0] a,	// file.cleaned.mlir:2:63
  output       ena,	// file.cleaned.mlir:2:76
  output [3:0] Q	// file.cleaned.mlir:2:90
);

  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:8:10
  assign SYNTHESIZED_WIRE_1 = ~sel_zero;	// file.cleaned.mlir:8:10
  assign ena = sel_a | sel_zero;	// file.cleaned.mlir:5:10, :9:5
  assign Q = a & {4{sel_a}} & {4{SYNTHESIZED_WIRE_1}};	// file.cleaned.mlir:4:10, :6:10, :7:10, :8:10, :9:5
endmodule

