
LSM6DSL_V0.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a14  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004bb4  08004bb4  00005bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c50  08004c50  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004c50  08004c50  00005c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c58  08004c58  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c58  08004c58  00005c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c5c  08004c5c  00005c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004c60  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          00000248  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002a4  200002a4  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c1dc  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a06  00000000  00000000  00012268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f0  00000000  00000000  00013c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007bc  00000000  00000000  00014660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f408  00000000  00000000  00014e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e44c  00000000  00000000  00034224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c225e  00000000  00000000  00042670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001048ce  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002de8  00000000  00000000  00104914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  001076fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004b9c 	.word	0x08004b9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08004b9c 	.word	0x08004b9c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b5b0      	push	{r4, r5, r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fd25 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f830 	bl	80002ee <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 f8ff 	bl	8000490 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000292:	f000 f8cd 	bl	8000430 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000296:	f000 f88b 	bl	80003b0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LSM6DSL_init();
 800029a:	f000 f95f 	bl	800055c <LSM6DSL_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Read gyroscope data
	  LSM6DSL_ReadGyro(&gyro_x, &gyro_y, &gyro_z);
 800029e:	f107 020a 	add.w	r2, r7, #10
 80002a2:	f107 010c 	add.w	r1, r7, #12
 80002a6:	f107 030e 	add.w	r3, r7, #14
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f97a 	bl	80005a4 <LSM6DSL_ReadGyro>

	  // Read accelerometer data
	  LSM6DSL_ReadAccel(&accel_x, &accel_y, &accel_z);
 80002b0:	1d3a      	adds	r2, r7, #4
 80002b2:	1db9      	adds	r1, r7, #6
 80002b4:	f107 0308 	add.w	r3, r7, #8
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 f9f3 	bl	80006a4 <LSM6DSL_ReadAccel>


	  // send data over uart
	  DataOver_UART(accel_x, accel_y, accel_z, gyro_x, gyro_y, gyro_z);
 80002be:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80002c2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80002c6:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80002ca:	f9b7 500e 	ldrsh.w	r5, [r7, #14]
 80002ce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80002d2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80002d6:	9201      	str	r2, [sp, #4]
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	462b      	mov	r3, r5
 80002dc:	4622      	mov	r2, r4
 80002de:	f000 fb65 	bl	80009ac <DataOver_UART>

	  //delay
	  HAL_Delay(500);
 80002e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80002e6:	f000 fd5b 	bl	8000da0 <HAL_Delay>
	  LSM6DSL_ReadGyro(&gyro_x, &gyro_y, &gyro_z);
 80002ea:	bf00      	nop
 80002ec:	e7d7      	b.n	800029e <main+0x1e>

080002ee <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ee:	b580      	push	{r7, lr}
 80002f0:	b0a6      	sub	sp, #152	@ 0x98
 80002f2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002f8:	2228      	movs	r2, #40	@ 0x28
 80002fa:	2100      	movs	r1, #0
 80002fc:	4618      	mov	r0, r3
 80002fe:	f003 ffcd 	bl	800429c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000302:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000306:	2200      	movs	r2, #0
 8000308:	601a      	str	r2, [r3, #0]
 800030a:	605a      	str	r2, [r3, #4]
 800030c:	609a      	str	r2, [r3, #8]
 800030e:	60da      	str	r2, [r3, #12]
 8000310:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2258      	movs	r2, #88	@ 0x58
 8000316:	2100      	movs	r1, #0
 8000318:	4618      	mov	r0, r3
 800031a:	f003 ffbf 	bl	800429c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800031e:	2302      	movs	r3, #2
 8000320:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000322:	2301      	movs	r3, #1
 8000324:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000326:	2310      	movs	r3, #16
 8000328:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800032c:	2302      	movs	r3, #2
 800032e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000336:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800033a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800033e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000342:	2300      	movs	r3, #0
 8000344:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000348:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800034c:	4618      	mov	r0, r3
 800034e:	f001 fe17 	bl	8001f80 <HAL_RCC_OscConfig>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d001      	beq.n	800035c <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000358:	f000 fb62 	bl	8000a20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035c:	230f      	movs	r3, #15
 800035e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000360:	2302      	movs	r3, #2
 8000362:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000364:	2300      	movs	r3, #0
 8000366:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800036c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800036e:	2300      	movs	r3, #0
 8000370:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000372:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000376:	2102      	movs	r1, #2
 8000378:	4618      	mov	r0, r3
 800037a:	f002 fe55 	bl	8003028 <HAL_RCC_ClockConfig>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d001      	beq.n	8000388 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000384:	f000 fb4c 	bl	8000a20 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000388:	2322      	movs	r3, #34	@ 0x22
 800038a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800038c:	2300      	movs	r3, #0
 800038e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000390:	2300      	movs	r3, #0
 8000392:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	4618      	mov	r0, r3
 8000398:	f003 f866 	bl	8003468 <HAL_RCCEx_PeriphCLKConfig>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80003a2:	f000 fb3d 	bl	8000a20 <Error_Handler>
  }
}
 80003a6:	bf00      	nop
 80003a8:	3798      	adds	r7, #152	@ 0x98
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000428 <MX_I2C1_Init+0x78>)
 80003b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 80003ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003bc:	4a1b      	ldr	r2, [pc, #108]	@ (800042c <MX_I2C1_Init+0x7c>)
 80003be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003c0:	4b18      	ldr	r3, [pc, #96]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003c6:	4b17      	ldr	r3, [pc, #92]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003cc:	4b15      	ldr	r3, [pc, #84]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003d2:	4b14      	ldr	r3, [pc, #80]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003d8:	4b12      	ldr	r3, [pc, #72]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003da:	2200      	movs	r2, #0
 80003dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003de:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003ea:	480e      	ldr	r0, [pc, #56]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003ec:	f000 ff84 	bl	80012f8 <HAL_I2C_Init>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003f6:	f000 fb13 	bl	8000a20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003fa:	2100      	movs	r1, #0
 80003fc:	4809      	ldr	r0, [pc, #36]	@ (8000424 <MX_I2C1_Init+0x74>)
 80003fe:	f001 fd07 	bl	8001e10 <HAL_I2CEx_ConfigAnalogFilter>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000408:	f000 fb0a 	bl	8000a20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800040c:	2100      	movs	r1, #0
 800040e:	4805      	ldr	r0, [pc, #20]	@ (8000424 <MX_I2C1_Init+0x74>)
 8000410:	f001 fd49 	bl	8001ea6 <HAL_I2CEx_ConfigDigitalFilter>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800041a:	f000 fb01 	bl	8000a20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	20000078 	.word	0x20000078
 8000428:	40005400 	.word	0x40005400
 800042c:	0010020a 	.word	0x0010020a

08000430 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000434:	4b14      	ldr	r3, [pc, #80]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000436:	4a15      	ldr	r2, [pc, #84]	@ (800048c <MX_USART2_UART_Init+0x5c>)
 8000438:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800043a:	4b13      	ldr	r3, [pc, #76]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 800043c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000440:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000442:	4b11      	ldr	r3, [pc, #68]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000448:	4b0f      	ldr	r3, [pc, #60]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 800044a:	2200      	movs	r2, #0
 800044c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800044e:	4b0e      	ldr	r3, [pc, #56]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000450:	2200      	movs	r2, #0
 8000452:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000454:	4b0c      	ldr	r3, [pc, #48]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000456:	220c      	movs	r2, #12
 8000458:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045a:	4b0b      	ldr	r3, [pc, #44]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 800045c:	2200      	movs	r2, #0
 800045e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000460:	4b09      	ldr	r3, [pc, #36]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000462:	2200      	movs	r2, #0
 8000464:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000466:	4b08      	ldr	r3, [pc, #32]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000468:	2200      	movs	r2, #0
 800046a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800046c:	4b06      	ldr	r3, [pc, #24]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 800046e:	2200      	movs	r2, #0
 8000470:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000472:	4805      	ldr	r0, [pc, #20]	@ (8000488 <MX_USART2_UART_Init+0x58>)
 8000474:	f003 fa16 	bl	80038a4 <HAL_UART_Init>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d001      	beq.n	8000482 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800047e:	f000 facf 	bl	8000a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000482:	bf00      	nop
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	200000cc 	.word	0x200000cc
 800048c:	40004400 	.word	0x40004400

08000490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b08a      	sub	sp, #40	@ 0x28
 8000494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000496:	f107 0314 	add.w	r3, r7, #20
 800049a:	2200      	movs	r2, #0
 800049c:	601a      	str	r2, [r3, #0]
 800049e:	605a      	str	r2, [r3, #4]
 80004a0:	609a      	str	r2, [r3, #8]
 80004a2:	60da      	str	r2, [r3, #12]
 80004a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	4a2a      	ldr	r2, [pc, #168]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80004b0:	6153      	str	r3, [r2, #20]
 80004b2:	4b28      	ldr	r3, [pc, #160]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80004ba:	613b      	str	r3, [r7, #16]
 80004bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004be:	4b25      	ldr	r3, [pc, #148]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	4a24      	ldr	r2, [pc, #144]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004c8:	6153      	str	r3, [r2, #20]
 80004ca:	4b22      	ldr	r3, [pc, #136]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	4a1e      	ldr	r2, [pc, #120]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004e0:	6153      	str	r3, [r2, #20]
 80004e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004e4:	695b      	ldr	r3, [r3, #20]
 80004e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004ea:	60bb      	str	r3, [r7, #8]
 80004ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ee:	4b19      	ldr	r3, [pc, #100]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	4a18      	ldr	r2, [pc, #96]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004f8:	6153      	str	r3, [r2, #20]
 80004fa:	4b16      	ldr	r3, [pc, #88]	@ (8000554 <MX_GPIO_Init+0xc4>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	2120      	movs	r1, #32
 800050a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800050e:	f000 fedb 	bl	80012c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000512:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000518:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800051c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051e:	2300      	movs	r3, #0
 8000520:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000522:	f107 0314 	add.w	r3, r7, #20
 8000526:	4619      	mov	r1, r3
 8000528:	480b      	ldr	r0, [pc, #44]	@ (8000558 <MX_GPIO_Init+0xc8>)
 800052a:	f000 fd43 	bl	8000fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800052e:	2320      	movs	r3, #32
 8000530:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000532:	2301      	movs	r3, #1
 8000534:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000536:	2300      	movs	r3, #0
 8000538:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053a:	2300      	movs	r3, #0
 800053c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	4619      	mov	r1, r3
 8000544:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000548:	f000 fd34 	bl	8000fb4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800054c:	bf00      	nop
 800054e:	3728      	adds	r7, #40	@ 0x28
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	40021000 	.word	0x40021000
 8000558:	48000800 	.word	0x48000800

0800055c <LSM6DSL_init>:
/* USER CODE BEGIN 4 */
/**
  * @brief LSM6DSL_Init Initialization Function
  */
// Initialize the LSM6DSL sensor
uint8_t LSM6DSL_init(void) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
    uint8_t rv = 0;    // return value indicating failure
 8000562:	2300      	movs	r3, #0
 8000564:	71fb      	strb	r3, [r7, #7]

    // Set chip select (if using SPI, otherwise not needed for I2C)
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // Assume PA9 is CS for SPI, not used for I2C

    // Check if the device ID matches the expected ID
    if (LSM6DSL_get_ID() == LSM6DSL_ID) {
 8000566:	f000 f955 	bl	8000814 <LSM6DSL_get_ID>
 800056a:	4603      	mov	r3, r0
 800056c:	2b6a      	cmp	r3, #106	@ 0x6a
 800056e:	d113      	bne.n	8000598 <LSM6DSL_init+0x3c>
        LSM6DSL_set_sw_reset(true);                      // Reset the sensor
 8000570:	2001      	movs	r0, #1
 8000572:	f000 f969 	bl	8000848 <LSM6DSL_set_sw_reset>

        // Set accelerometer and gyroscope settings
        LSM6DSL_set_data_rate_xl(LSM6DSL_XL_ODR_104Hz);
 8000576:	2040      	movs	r0, #64	@ 0x40
 8000578:	f000 f985 	bl	8000886 <LSM6DSL_set_data_rate_xl>
        LSM6DSL_set_full_scale_xl(LSM6DSL_2g);
 800057c:	2000      	movs	r0, #0
 800057e:	f000 f99f 	bl	80008c0 <LSM6DSL_set_full_scale_xl>
        LSM6DSL_set_data_rate_gy(LSM6DSL_GY_ODR_104Hz);
 8000582:	2040      	movs	r0, #64	@ 0x40
 8000584:	f000 f9b9 	bl	80008fa <LSM6DSL_set_data_rate_gy>
        LSM6DSL_set_full_scale_gy(LSM6DSL_2000dps);
 8000588:	200c      	movs	r0, #12
 800058a:	f000 f9d3 	bl	8000934 <LSM6DSL_set_full_scale_gy>

        // Enable block data update to prevent partial reads
        LSM6DSL_set_block_data_update(true);
 800058e:	2001      	movs	r0, #1
 8000590:	f000 f9ed 	bl	800096e <LSM6DSL_set_block_data_update>

        rv = OK;         // Initialization successful
 8000594:	2301      	movs	r3, #1
 8000596:	71fb      	strb	r3, [r7, #7]
    }

   return rv;
 8000598:	79fb      	ldrb	r3, [r7, #7]
}
 800059a:	4618      	mov	r0, r3
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
	...

080005a4 <LSM6DSL_ReadGyro>:

/**
  * @brief LSM6DSL_ReadGyro Initialization Function
  */
void LSM6DSL_ReadGyro(int16_t* gx, int16_t* gy, int16_t* gz)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	@ 0x28
 80005a8:	af04      	add	r7, sp, #16
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	607a      	str	r2, [r7, #4]

    // Read 6 bytes of gyro data (OUTX_L_G to OUTZ_H_G)

    uint8_t p_buf_rx[6];

        HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTX_L_G, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[0], 1, HAL_MAX_DELAY);
 80005b0:	f04f 33ff 	mov.w	r3, #4294967295
 80005b4:	9302      	str	r3, [sp, #8]
 80005b6:	2301      	movs	r3, #1
 80005b8:	9301      	str	r3, [sp, #4]
 80005ba:	f107 0310 	add.w	r3, r7, #16
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2301      	movs	r3, #1
 80005c2:	2222      	movs	r2, #34	@ 0x22
 80005c4:	21d5      	movs	r1, #213	@ 0xd5
 80005c6:	4836      	ldr	r0, [pc, #216]	@ (80006a0 <LSM6DSL_ReadGyro+0xfc>)
 80005c8:	f001 f846 	bl	8001658 <HAL_I2C_Mem_Read>
        HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTX_H_G, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[1], 1, HAL_MAX_DELAY);
 80005cc:	f04f 33ff 	mov.w	r3, #4294967295
 80005d0:	9302      	str	r3, [sp, #8]
 80005d2:	2301      	movs	r3, #1
 80005d4:	9301      	str	r3, [sp, #4]
 80005d6:	f107 0310 	add.w	r3, r7, #16
 80005da:	3301      	adds	r3, #1
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2301      	movs	r3, #1
 80005e0:	2223      	movs	r2, #35	@ 0x23
 80005e2:	21d5      	movs	r1, #213	@ 0xd5
 80005e4:	482e      	ldr	r0, [pc, #184]	@ (80006a0 <LSM6DSL_ReadGyro+0xfc>)
 80005e6:	f001 f837 	bl	8001658 <HAL_I2C_Mem_Read>
        HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTY_L_G, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[2], 1, HAL_MAX_DELAY);
 80005ea:	f04f 33ff 	mov.w	r3, #4294967295
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	f107 0310 	add.w	r3, r7, #16
 80005f8:	3302      	adds	r3, #2
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	2301      	movs	r3, #1
 80005fe:	2224      	movs	r2, #36	@ 0x24
 8000600:	21d5      	movs	r1, #213	@ 0xd5
 8000602:	4827      	ldr	r0, [pc, #156]	@ (80006a0 <LSM6DSL_ReadGyro+0xfc>)
 8000604:	f001 f828 	bl	8001658 <HAL_I2C_Mem_Read>
        HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTY_H_G, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[3], 1, HAL_MAX_DELAY);
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	9302      	str	r3, [sp, #8]
 800060e:	2301      	movs	r3, #1
 8000610:	9301      	str	r3, [sp, #4]
 8000612:	f107 0310 	add.w	r3, r7, #16
 8000616:	3303      	adds	r3, #3
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2301      	movs	r3, #1
 800061c:	2225      	movs	r2, #37	@ 0x25
 800061e:	21d5      	movs	r1, #213	@ 0xd5
 8000620:	481f      	ldr	r0, [pc, #124]	@ (80006a0 <LSM6DSL_ReadGyro+0xfc>)
 8000622:	f001 f819 	bl	8001658 <HAL_I2C_Mem_Read>
        HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTZ_L_G, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[4], 1, HAL_MAX_DELAY);
 8000626:	f04f 33ff 	mov.w	r3, #4294967295
 800062a:	9302      	str	r3, [sp, #8]
 800062c:	2301      	movs	r3, #1
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	f107 0310 	add.w	r3, r7, #16
 8000634:	3304      	adds	r3, #4
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2301      	movs	r3, #1
 800063a:	2226      	movs	r2, #38	@ 0x26
 800063c:	21d5      	movs	r1, #213	@ 0xd5
 800063e:	4818      	ldr	r0, [pc, #96]	@ (80006a0 <LSM6DSL_ReadGyro+0xfc>)
 8000640:	f001 f80a 	bl	8001658 <HAL_I2C_Mem_Read>
        HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTZ_H_G, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[5], 1, HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	9302      	str	r3, [sp, #8]
 800064a:	2301      	movs	r3, #1
 800064c:	9301      	str	r3, [sp, #4]
 800064e:	f107 0310 	add.w	r3, r7, #16
 8000652:	3305      	adds	r3, #5
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2301      	movs	r3, #1
 8000658:	2227      	movs	r2, #39	@ 0x27
 800065a:	21d5      	movs	r1, #213	@ 0xd5
 800065c:	4810      	ldr	r0, [pc, #64]	@ (80006a0 <LSM6DSL_ReadGyro+0xfc>)
 800065e:	f000 fffb 	bl	8001658 <HAL_I2C_Mem_Read>


    // Combine low and high bytes to get 16-bit gyroscope values
    *gx = (int16_t)(p_buf_rx[0] | p_buf_rx[1] << 8);
 8000662:	7c3b      	ldrb	r3, [r7, #16]
 8000664:	b21a      	sxth	r2, r3
 8000666:	7c7b      	ldrb	r3, [r7, #17]
 8000668:	021b      	lsls	r3, r3, #8
 800066a:	b21b      	sxth	r3, r3
 800066c:	4313      	orrs	r3, r2
 800066e:	b21a      	sxth	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	801a      	strh	r2, [r3, #0]
    *gy = (int16_t)(p_buf_rx[2] | p_buf_rx[3] << 8);
 8000674:	7cbb      	ldrb	r3, [r7, #18]
 8000676:	b21a      	sxth	r2, r3
 8000678:	7cfb      	ldrb	r3, [r7, #19]
 800067a:	021b      	lsls	r3, r3, #8
 800067c:	b21b      	sxth	r3, r3
 800067e:	4313      	orrs	r3, r2
 8000680:	b21a      	sxth	r2, r3
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	801a      	strh	r2, [r3, #0]
    *gz = (int16_t)(p_buf_rx[4] | p_buf_rx[5] << 8);
 8000686:	7d3b      	ldrb	r3, [r7, #20]
 8000688:	b21a      	sxth	r2, r3
 800068a:	7d7b      	ldrb	r3, [r7, #21]
 800068c:	021b      	lsls	r3, r3, #8
 800068e:	b21b      	sxth	r3, r3
 8000690:	4313      	orrs	r3, r2
 8000692:	b21a      	sxth	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	801a      	strh	r2, [r3, #0]
}
 8000698:	bf00      	nop
 800069a:	3718      	adds	r7, #24
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000078 	.word	0x20000078

080006a4 <LSM6DSL_ReadAccel>:

/**
  * @brief LSM6DSL_ReadAccel Initialization Function
  */
void LSM6DSL_ReadAccel(int16_t* ax, int16_t* ay, int16_t* az)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08a      	sub	sp, #40	@ 0x28
 80006a8:	af04      	add	r7, sp, #16
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]

    uint8_t p_buf_rx[6];

    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTX_L_XL, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[0], 1, HAL_MAX_DELAY);
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295
 80006b4:	9302      	str	r3, [sp, #8]
 80006b6:	2301      	movs	r3, #1
 80006b8:	9301      	str	r3, [sp, #4]
 80006ba:	f107 0310 	add.w	r3, r7, #16
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	2301      	movs	r3, #1
 80006c2:	2228      	movs	r2, #40	@ 0x28
 80006c4:	21d5      	movs	r1, #213	@ 0xd5
 80006c6:	4836      	ldr	r0, [pc, #216]	@ (80007a0 <LSM6DSL_ReadAccel+0xfc>)
 80006c8:	f000 ffc6 	bl	8001658 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTX_H_XL, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[1], 1, HAL_MAX_DELAY);
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	9302      	str	r3, [sp, #8]
 80006d2:	2301      	movs	r3, #1
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	f107 0310 	add.w	r3, r7, #16
 80006da:	3301      	adds	r3, #1
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	2301      	movs	r3, #1
 80006e0:	2229      	movs	r2, #41	@ 0x29
 80006e2:	21d5      	movs	r1, #213	@ 0xd5
 80006e4:	482e      	ldr	r0, [pc, #184]	@ (80007a0 <LSM6DSL_ReadAccel+0xfc>)
 80006e6:	f000 ffb7 	bl	8001658 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTY_L_XL, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[2], 1, HAL_MAX_DELAY);
 80006ea:	f04f 33ff 	mov.w	r3, #4294967295
 80006ee:	9302      	str	r3, [sp, #8]
 80006f0:	2301      	movs	r3, #1
 80006f2:	9301      	str	r3, [sp, #4]
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	3302      	adds	r3, #2
 80006fa:	9300      	str	r3, [sp, #0]
 80006fc:	2301      	movs	r3, #1
 80006fe:	222a      	movs	r2, #42	@ 0x2a
 8000700:	21d5      	movs	r1, #213	@ 0xd5
 8000702:	4827      	ldr	r0, [pc, #156]	@ (80007a0 <LSM6DSL_ReadAccel+0xfc>)
 8000704:	f000 ffa8 	bl	8001658 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTY_H_XL, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[3], 1, HAL_MAX_DELAY);
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
 800070c:	9302      	str	r3, [sp, #8]
 800070e:	2301      	movs	r3, #1
 8000710:	9301      	str	r3, [sp, #4]
 8000712:	f107 0310 	add.w	r3, r7, #16
 8000716:	3303      	adds	r3, #3
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	2301      	movs	r3, #1
 800071c:	222b      	movs	r2, #43	@ 0x2b
 800071e:	21d5      	movs	r1, #213	@ 0xd5
 8000720:	481f      	ldr	r0, [pc, #124]	@ (80007a0 <LSM6DSL_ReadAccel+0xfc>)
 8000722:	f000 ff99 	bl	8001658 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTZ_L_XL, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[4], 1, HAL_MAX_DELAY);
 8000726:	f04f 33ff 	mov.w	r3, #4294967295
 800072a:	9302      	str	r3, [sp, #8]
 800072c:	2301      	movs	r3, #1
 800072e:	9301      	str	r3, [sp, #4]
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	3304      	adds	r3, #4
 8000736:	9300      	str	r3, [sp, #0]
 8000738:	2301      	movs	r3, #1
 800073a:	222c      	movs	r2, #44	@ 0x2c
 800073c:	21d5      	movs	r1, #213	@ 0xd5
 800073e:	4818      	ldr	r0, [pc, #96]	@ (80007a0 <LSM6DSL_ReadAccel+0xfc>)
 8000740:	f000 ff8a 	bl	8001658 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_OUTZ_H_XL, I2C_MEMADD_SIZE_8BIT, &p_buf_rx[5], 1, HAL_MAX_DELAY);
 8000744:	f04f 33ff 	mov.w	r3, #4294967295
 8000748:	9302      	str	r3, [sp, #8]
 800074a:	2301      	movs	r3, #1
 800074c:	9301      	str	r3, [sp, #4]
 800074e:	f107 0310 	add.w	r3, r7, #16
 8000752:	3305      	adds	r3, #5
 8000754:	9300      	str	r3, [sp, #0]
 8000756:	2301      	movs	r3, #1
 8000758:	222d      	movs	r2, #45	@ 0x2d
 800075a:	21d5      	movs	r1, #213	@ 0xd5
 800075c:	4810      	ldr	r0, [pc, #64]	@ (80007a0 <LSM6DSL_ReadAccel+0xfc>)
 800075e:	f000 ff7b 	bl	8001658 <HAL_I2C_Mem_Read>

    // Combine low and high bytes to get 16-bit accelerometer values
    *ax = (int16_t)(p_buf_rx[0] | p_buf_rx[1] << 8);
 8000762:	7c3b      	ldrb	r3, [r7, #16]
 8000764:	b21a      	sxth	r2, r3
 8000766:	7c7b      	ldrb	r3, [r7, #17]
 8000768:	021b      	lsls	r3, r3, #8
 800076a:	b21b      	sxth	r3, r3
 800076c:	4313      	orrs	r3, r2
 800076e:	b21a      	sxth	r2, r3
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	801a      	strh	r2, [r3, #0]
    *ay = (int16_t)(p_buf_rx[2] | p_buf_rx[3] << 8);
 8000774:	7cbb      	ldrb	r3, [r7, #18]
 8000776:	b21a      	sxth	r2, r3
 8000778:	7cfb      	ldrb	r3, [r7, #19]
 800077a:	021b      	lsls	r3, r3, #8
 800077c:	b21b      	sxth	r3, r3
 800077e:	4313      	orrs	r3, r2
 8000780:	b21a      	sxth	r2, r3
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	801a      	strh	r2, [r3, #0]
    *az = (int16_t)(p_buf_rx[4] | p_buf_rx[5] << 8);
 8000786:	7d3b      	ldrb	r3, [r7, #20]
 8000788:	b21a      	sxth	r2, r3
 800078a:	7d7b      	ldrb	r3, [r7, #21]
 800078c:	021b      	lsls	r3, r3, #8
 800078e:	b21b      	sxth	r3, r3
 8000790:	4313      	orrs	r3, r2
 8000792:	b21a      	sxth	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	801a      	strh	r2, [r3, #0]
}
 8000798:	bf00      	nop
 800079a:	3718      	adds	r7, #24
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000078 	.word	0x20000078

080007a4 <LSM6DSL_write_register>:

// Helper function to write data to a specific register
void LSM6DSL_write_register(uint8_t reg, uint8_t data) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af04      	add	r7, sp, #16
 80007aa:	4603      	mov	r3, r0
 80007ac:	460a      	mov	r2, r1
 80007ae:	71fb      	strb	r3, [r7, #7]
 80007b0:	4613      	mov	r3, r2
 80007b2:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_I2C_ADD_W0, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	f04f 33ff 	mov.w	r3, #4294967295
 80007bc:	9302      	str	r3, [sp, #8]
 80007be:	2301      	movs	r3, #1
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	1dbb      	adds	r3, r7, #6
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	2301      	movs	r3, #1
 80007c8:	21d4      	movs	r1, #212	@ 0xd4
 80007ca:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <LSM6DSL_write_register+0x34>)
 80007cc:	f000 fe30 	bl	8001430 <HAL_I2C_Mem_Write>
}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000078 	.word	0x20000078

080007dc <LSM6DSL_read_register>:

// Helper function to read data from a specific register
uint8_t LSM6DSL_read_register(uint8_t reg) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af04      	add	r7, sp, #16
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295
 80007ee:	9302      	str	r3, [sp, #8]
 80007f0:	2301      	movs	r3, #1
 80007f2:	9301      	str	r3, [sp, #4]
 80007f4:	f107 030f 	add.w	r3, r7, #15
 80007f8:	9300      	str	r3, [sp, #0]
 80007fa:	2301      	movs	r3, #1
 80007fc:	21d5      	movs	r1, #213	@ 0xd5
 80007fe:	4804      	ldr	r0, [pc, #16]	@ (8000810 <LSM6DSL_read_register+0x34>)
 8000800:	f000 ff2a 	bl	8001658 <HAL_I2C_Mem_Read>
    return data;
 8000804:	7bfb      	ldrb	r3, [r7, #15]
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000078 	.word	0x20000078

08000814 <LSM6DSL_get_ID>:

// Get the ID of the LSM6DSL sensor
uint8_t LSM6DSL_get_ID(void) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af04      	add	r7, sp, #16
	uint8_t new_ID = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	71fb      	strb	r3, [r7, #7]
//    return LSM6DSL_read_register(LSM6DSL_WHO_AM_I);
    HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_I2C_ADD_R0, LSM6DSL_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &new_ID, 1, HAL_MAX_DELAY);
 800081e:	f04f 33ff 	mov.w	r3, #4294967295
 8000822:	9302      	str	r3, [sp, #8]
 8000824:	2301      	movs	r3, #1
 8000826:	9301      	str	r3, [sp, #4]
 8000828:	1dfb      	adds	r3, r7, #7
 800082a:	9300      	str	r3, [sp, #0]
 800082c:	2301      	movs	r3, #1
 800082e:	220f      	movs	r2, #15
 8000830:	21d5      	movs	r1, #213	@ 0xd5
 8000832:	4804      	ldr	r0, [pc, #16]	@ (8000844 <LSM6DSL_get_ID+0x30>)
 8000834:	f000 ff10 	bl	8001658 <HAL_I2C_Mem_Read>
    return new_ID;
 8000838:	79fb      	ldrb	r3, [r7, #7]

}
 800083a:	4618      	mov	r0, r3
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000078 	.word	0x20000078

08000848 <LSM6DSL_set_sw_reset>:

// Perform a software reset on the LSM6DSL sensor
void LSM6DSL_set_sw_reset(uint8_t enable) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl3_c = LSM6DSL_read_register(LSM6DSL_CTRL3_C);
 8000852:	2012      	movs	r0, #18
 8000854:	f7ff ffc2 	bl	80007dc <LSM6DSL_read_register>
 8000858:	4603      	mov	r3, r0
 800085a:	73fb      	strb	r3, [r7, #15]
    if (enable) {
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d004      	beq.n	800086c <LSM6DSL_set_sw_reset+0x24>
        ctrl3_c |= 0x01;  // Set the SW_RESET bit
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	73fb      	strb	r3, [r7, #15]
 800086a:	e003      	b.n	8000874 <LSM6DSL_set_sw_reset+0x2c>
    } else {
        ctrl3_c &= ~0x01; // Clear the SW_RESET bit
 800086c:	7bfb      	ldrb	r3, [r7, #15]
 800086e:	f023 0301 	bic.w	r3, r3, #1
 8000872:	73fb      	strb	r3, [r7, #15]
    }
    LSM6DSL_write_register(LSM6DSL_CTRL3_C, ctrl3_c);
 8000874:	7bfb      	ldrb	r3, [r7, #15]
 8000876:	4619      	mov	r1, r3
 8000878:	2012      	movs	r0, #18
 800087a:	f7ff ff93 	bl	80007a4 <LSM6DSL_write_register>
}
 800087e:	bf00      	nop
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <LSM6DSL_set_data_rate_xl>:

// Set accelerometer data rate and full scale
void LSM6DSL_set_data_rate_xl(uint8_t data_rate_g) {
 8000886:	b580      	push	{r7, lr}
 8000888:	b084      	sub	sp, #16
 800088a:	af00      	add	r7, sp, #0
 800088c:	4603      	mov	r3, r0
 800088e:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl1_data_xl = LSM6DSL_read_register(LSM6DSL_CTRL1_XL);
 8000890:	2010      	movs	r0, #16
 8000892:	f7ff ffa3 	bl	80007dc <LSM6DSL_read_register>
 8000896:	4603      	mov	r3, r0
 8000898:	73fb      	strb	r3, [r7, #15]
    ctrl1_data_xl = (ctrl1_data_xl & ~0xF0) | data_rate_g;  // Mask and set ODR bits
 800089a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800089e:	f003 030f 	and.w	r3, r3, #15
 80008a2:	b25a      	sxtb	r2, r3
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	b25b      	sxtb	r3, r3
 80008ac:	73fb      	strb	r3, [r7, #15]
    LSM6DSL_write_register(LSM6DSL_CTRL1_XL, ctrl1_data_xl);
 80008ae:	7bfb      	ldrb	r3, [r7, #15]
 80008b0:	4619      	mov	r1, r3
 80008b2:	2010      	movs	r0, #16
 80008b4:	f7ff ff76 	bl	80007a4 <LSM6DSL_write_register>
}
 80008b8:	bf00      	nop
 80008ba:	3710      	adds	r7, #16
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <LSM6DSL_set_full_scale_xl>:

void LSM6DSL_set_full_scale_xl(uint8_t full_scale_xl) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl1_xl = LSM6DSL_read_register(LSM6DSL_CTRL1_XL);
 80008ca:	2010      	movs	r0, #16
 80008cc:	f7ff ff86 	bl	80007dc <LSM6DSL_read_register>
 80008d0:	4603      	mov	r3, r0
 80008d2:	73fb      	strb	r3, [r7, #15]
    ctrl1_xl = (ctrl1_xl & ~0x0C) | full_scale_xl;  // Mask and set full-scale bits
 80008d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008d8:	f023 030c 	bic.w	r3, r3, #12
 80008dc:	b25a      	sxtb	r2, r3
 80008de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	73fb      	strb	r3, [r7, #15]
    LSM6DSL_write_register(LSM6DSL_CTRL1_XL, ctrl1_xl);
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
 80008ea:	4619      	mov	r1, r3
 80008ec:	2010      	movs	r0, #16
 80008ee:	f7ff ff59 	bl	80007a4 <LSM6DSL_write_register>
}
 80008f2:	bf00      	nop
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <LSM6DSL_set_data_rate_gy>:

// Set gyroscope data rate and full scale
void LSM6DSL_set_data_rate_gy(uint8_t data_rate_g) {
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b084      	sub	sp, #16
 80008fe:	af00      	add	r7, sp, #0
 8000900:	4603      	mov	r3, r0
 8000902:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl2_data_g = LSM6DSL_read_register(LSM6DSL_CTRL2_G);
 8000904:	2011      	movs	r0, #17
 8000906:	f7ff ff69 	bl	80007dc <LSM6DSL_read_register>
 800090a:	4603      	mov	r3, r0
 800090c:	73fb      	strb	r3, [r7, #15]
    ctrl2_data_g = (ctrl2_data_g & ~0xF0) | data_rate_g;  // Mask and set ODR bits
 800090e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	b25a      	sxtb	r2, r3
 8000918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091c:	4313      	orrs	r3, r2
 800091e:	b25b      	sxtb	r3, r3
 8000920:	73fb      	strb	r3, [r7, #15]
    LSM6DSL_write_register(LSM6DSL_CTRL2_G, ctrl2_data_g);
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	4619      	mov	r1, r3
 8000926:	2011      	movs	r0, #17
 8000928:	f7ff ff3c 	bl	80007a4 <LSM6DSL_write_register>
}
 800092c:	bf00      	nop
 800092e:	3710      	adds	r7, #16
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <LSM6DSL_set_full_scale_gy>:

void LSM6DSL_set_full_scale_gy(uint8_t full_scale_xl) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl2_g = LSM6DSL_read_register(LSM6DSL_CTRL2_G);
 800093e:	2011      	movs	r0, #17
 8000940:	f7ff ff4c 	bl	80007dc <LSM6DSL_read_register>
 8000944:	4603      	mov	r3, r0
 8000946:	73fb      	strb	r3, [r7, #15]
    ctrl2_g = (ctrl2_g & ~0x0C) | full_scale_xl;  // Mask and set full-scale bits
 8000948:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800094c:	f023 030c 	bic.w	r3, r3, #12
 8000950:	b25a      	sxtb	r2, r3
 8000952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000956:	4313      	orrs	r3, r2
 8000958:	b25b      	sxtb	r3, r3
 800095a:	73fb      	strb	r3, [r7, #15]
    LSM6DSL_write_register(LSM6DSL_CTRL2_G, ctrl2_g);
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	4619      	mov	r1, r3
 8000960:	2011      	movs	r0, #17
 8000962:	f7ff ff1f 	bl	80007a4 <LSM6DSL_write_register>
}
 8000966:	bf00      	nop
 8000968:	3710      	adds	r7, #16
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <LSM6DSL_set_block_data_update>:

// Enable/Disable block data update
void LSM6DSL_set_block_data_update(uint8_t enable) {
 800096e:	b580      	push	{r7, lr}
 8000970:	b084      	sub	sp, #16
 8000972:	af00      	add	r7, sp, #0
 8000974:	4603      	mov	r3, r0
 8000976:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl3_c = LSM6DSL_read_register(LSM6DSL_CTRL3_C);
 8000978:	2012      	movs	r0, #18
 800097a:	f7ff ff2f 	bl	80007dc <LSM6DSL_read_register>
 800097e:	4603      	mov	r3, r0
 8000980:	73fb      	strb	r3, [r7, #15]
    if (enable) {
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d004      	beq.n	8000992 <LSM6DSL_set_block_data_update+0x24>
        ctrl3_c |= 0x40;  // Set the BDU bit (Block Data Update)
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800098e:	73fb      	strb	r3, [r7, #15]
 8000990:	e003      	b.n	800099a <LSM6DSL_set_block_data_update+0x2c>
    } else {
        ctrl3_c &= ~0x40; // Clear the BDU bit
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000998:	73fb      	strb	r3, [r7, #15]
    }
    LSM6DSL_write_register(LSM6DSL_CTRL3_C, ctrl3_c);
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	4619      	mov	r1, r3
 800099e:	2012      	movs	r0, #18
 80009a0:	f7ff ff00 	bl	80007a4 <LSM6DSL_write_register>
}
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <DataOver_UART>:

/**
  * @brief UART_Transmit Data
  */
void DataOver_UART(int16_t ax, int16_t ay, int16_t az, int16_t gx, int16_t gy, int16_t gz)
{
 80009ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ae:	b0a3      	sub	sp, #140	@ 0x8c
 80009b0:	af06      	add	r7, sp, #24
 80009b2:	4604      	mov	r4, r0
 80009b4:	4608      	mov	r0, r1
 80009b6:	4611      	mov	r1, r2
 80009b8:	461a      	mov	r2, r3
 80009ba:	4623      	mov	r3, r4
 80009bc:	80fb      	strh	r3, [r7, #6]
 80009be:	4603      	mov	r3, r0
 80009c0:	80bb      	strh	r3, [r7, #4]
 80009c2:	460b      	mov	r3, r1
 80009c4:	807b      	strh	r3, [r7, #2]
 80009c6:	4613      	mov	r3, r2
 80009c8:	803b      	strh	r3, [r7, #0]
	// Prepare data string
	char uart_buff[96];
	int buff_length;

	buff_length = snprintf(uart_buff, sizeof(uart_buff),
 80009ca:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 80009ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009d2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80009d6:	f9b7 1000 	ldrsh.w	r1, [r7]
 80009da:	f9b7 0088 	ldrsh.w	r0, [r7, #136]	@ 0x88
 80009de:	f9b7 408c 	ldrsh.w	r4, [r7, #140]	@ 0x8c
 80009e2:	f107 050c 	add.w	r5, r7, #12
 80009e6:	9404      	str	r4, [sp, #16]
 80009e8:	9003      	str	r0, [sp, #12]
 80009ea:	9102      	str	r1, [sp, #8]
 80009ec:	9201      	str	r2, [sp, #4]
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	4633      	mov	r3, r6
 80009f2:	4a09      	ldr	r2, [pc, #36]	@ (8000a18 <DataOver_UART+0x6c>)
 80009f4:	2160      	movs	r1, #96	@ 0x60
 80009f6:	4628      	mov	r0, r5
 80009f8:	f003 fc1c 	bl	8004234 <sniprintf>
 80009fc:	66f8      	str	r0, [r7, #108]	@ 0x6c
									"Acce: x=%d y=%d z=%d | Gyro: x=%d y=%d z=%d \r\n",
									ax, ay, az, gx, gy, gz);

	HAL_UART_Transmit(&huart2, (uint8_t*)uart_buff, buff_length, HAL_MAX_DELAY);
 80009fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	f107 010c 	add.w	r1, r7, #12
 8000a06:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0a:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <DataOver_UART+0x70>)
 8000a0c:	f002 ff98 	bl	8003940 <HAL_UART_Transmit>

}
 8000a10:	bf00      	nop
 8000a12:	3774      	adds	r7, #116	@ 0x74
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a18:	08004bb4 	.word	0x08004bb4
 8000a1c:	200000cc 	.word	0x200000cc

08000a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a24:	b672      	cpsid	i
}
 8000a26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <Error_Handler+0x8>

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a32:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <HAL_MspInit+0x44>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	4a0e      	ldr	r2, [pc, #56]	@ (8000a70 <HAL_MspInit+0x44>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	6193      	str	r3, [r2, #24]
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <HAL_MspInit+0x44>)
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <HAL_MspInit+0x44>)
 8000a4c:	69db      	ldr	r3, [r3, #28]
 8000a4e:	4a08      	ldr	r2, [pc, #32]	@ (8000a70 <HAL_MspInit+0x44>)
 8000a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a54:	61d3      	str	r3, [r2, #28]
 8000a56:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <HAL_MspInit+0x44>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a5e:	603b      	str	r3, [r7, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a62:	2007      	movs	r0, #7
 8000a64:	f000 fa72 	bl	8000f4c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40021000 	.word	0x40021000

08000a74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	@ 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a1b      	ldr	r2, [pc, #108]	@ (8000b00 <HAL_I2C_MspInit+0x8c>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d130      	bne.n	8000af8 <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <HAL_I2C_MspInit+0x90>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8000b04 <HAL_I2C_MspInit+0x90>)
 8000a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000aa0:	6153      	str	r3, [r2, #20]
 8000aa2:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <HAL_I2C_MspInit+0x90>)
 8000aa4:	695b      	ldr	r3, [r3, #20]
 8000aa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000aaa:	613b      	str	r3, [r7, #16]
 8000aac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000aae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab4:	2312      	movs	r3, #18
 8000ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000abc:	2303      	movs	r3, #3
 8000abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ac0:	2304      	movs	r3, #4
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	4619      	mov	r1, r3
 8000aca:	480f      	ldr	r0, [pc, #60]	@ (8000b08 <HAL_I2C_MspInit+0x94>)
 8000acc:	f000 fa72 	bl	8000fb4 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB8_FMP);
 8000ad0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000ad4:	f001 fa34 	bl	8001f40 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB9_FMP);
 8000ad8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000adc:	f001 fa30 	bl	8001f40 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <HAL_I2C_MspInit+0x90>)
 8000ae2:	69db      	ldr	r3, [r3, #28]
 8000ae4:	4a07      	ldr	r2, [pc, #28]	@ (8000b04 <HAL_I2C_MspInit+0x90>)
 8000ae6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aea:	61d3      	str	r3, [r2, #28]
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <HAL_I2C_MspInit+0x90>)
 8000aee:	69db      	ldr	r3, [r3, #28]
 8000af0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	@ 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40005400 	.word	0x40005400
 8000b04:	40021000 	.word	0x40021000
 8000b08:	48000400 	.word	0x48000400

08000b0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	@ 0x28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a17      	ldr	r2, [pc, #92]	@ (8000b88 <HAL_UART_MspInit+0x7c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d128      	bne.n	8000b80 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2e:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <HAL_UART_MspInit+0x80>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	4a16      	ldr	r2, [pc, #88]	@ (8000b8c <HAL_UART_MspInit+0x80>)
 8000b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b38:	61d3      	str	r3, [r2, #28]
 8000b3a:	4b14      	ldr	r3, [pc, #80]	@ (8000b8c <HAL_UART_MspInit+0x80>)
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b46:	4b11      	ldr	r3, [pc, #68]	@ (8000b8c <HAL_UART_MspInit+0x80>)
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	4a10      	ldr	r2, [pc, #64]	@ (8000b8c <HAL_UART_MspInit+0x80>)
 8000b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b50:	6153      	str	r3, [r2, #20]
 8000b52:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <HAL_UART_MspInit+0x80>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b5e:	230c      	movs	r3, #12
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b6e:	2307      	movs	r3, #7
 8000b70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	4619      	mov	r1, r3
 8000b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7c:	f000 fa1a 	bl	8000fb4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b80:	bf00      	nop
 8000b82:	3728      	adds	r7, #40	@ 0x28
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40004400 	.word	0x40004400
 8000b8c:	40021000 	.word	0x40021000

08000b90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <NMI_Handler+0x4>

08000b98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <HardFault_Handler+0x4>

08000ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <MemManage_Handler+0x4>

08000ba8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <BusFault_Handler+0x4>

08000bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <UsageFault_Handler+0x4>

08000bb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr

08000be2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be6:	f000 f8bb 	bl	8000d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf8:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <_sbrk+0x5c>)
 8000bfa:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <_sbrk+0x60>)
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c04:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d102      	bne.n	8000c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <_sbrk+0x64>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <_sbrk+0x68>)
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <_sbrk+0x64>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4413      	add	r3, r2
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d207      	bcs.n	8000c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c20:	f003 fb44 	bl	80042ac <__errno>
 8000c24:	4603      	mov	r3, r0
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2e:	e009      	b.n	8000c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c30:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c36:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	4a05      	ldr	r2, [pc, #20]	@ (8000c54 <_sbrk+0x64>)
 8000c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c42:	68fb      	ldr	r3, [r7, #12]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20010000 	.word	0x20010000
 8000c50:	00000400 	.word	0x00000400
 8000c54:	20000154 	.word	0x20000154
 8000c58:	200002a8 	.word	0x200002a8

08000c5c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c60:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <SystemInit+0x20>)
 8000c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c66:	4a05      	ldr	r2, [pc, #20]	@ (8000c7c <SystemInit+0x20>)
 8000c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cb8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c84:	f7ff ffea 	bl	8000c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c88:	480c      	ldr	r0, [pc, #48]	@ (8000cbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8a:	490d      	ldr	r1, [pc, #52]	@ (8000cc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc4 <LoopForever+0xe>)
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c90:	e002      	b.n	8000c98 <LoopCopyDataInit>

08000c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c96:	3304      	adds	r3, #4

08000c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c9c:	d3f9      	bcc.n	8000c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ccc <LoopForever+0x16>)
  movs r3, #0
 8000ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca4:	e001      	b.n	8000caa <LoopFillZerobss>

08000ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca8:	3204      	adds	r2, #4

08000caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cac:	d3fb      	bcc.n	8000ca6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cae:	f003 fb03 	bl	80042b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb2:	f7ff fae5 	bl	8000280 <main>

08000cb6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cb6:	e7fe      	b.n	8000cb6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000cb8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cc4:	08004c60 	.word	0x08004c60
  ldr r2, =_sbss
 8000cc8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ccc:	200002a4 	.word	0x200002a4

08000cd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC1_2_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <HAL_Init+0x28>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	@ (8000cfc <HAL_Init+0x28>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f931 	bl	8000f4c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	2000      	movs	r0, #0
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff fe9c 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40022000 	.word	0x40022000

08000d00 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f93b 	bl	8000f9a <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 f911 	bl	8000f62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	@ (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000000 	.word	0x20000000
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000004 	.word	0x20000004

08000d60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <HAL_IncTick+0x20>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <HAL_IncTick+0x24>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a04      	ldr	r2, [pc, #16]	@ (8000d84 <HAL_IncTick+0x24>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	20000008 	.word	0x20000008
 8000d84:	20000158 	.word	0x20000158

08000d88 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d8c:	4b03      	ldr	r3, [pc, #12]	@ (8000d9c <HAL_GetTick+0x14>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	20000158 	.word	0x20000158

08000da0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da8:	f7ff ffee 	bl	8000d88 <HAL_GetTick>
 8000dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db8:	d005      	beq.n	8000dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <HAL_Delay+0x44>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000dc6:	bf00      	nop
 8000dc8:	f7ff ffde 	bl	8000d88 <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d8f7      	bhi.n	8000dc8 <HAL_Delay+0x28>
  {
  }
}
 8000dd8:	bf00      	nop
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000008 	.word	0x20000008

08000de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1a:	4a04      	ldr	r2, [pc, #16]	@ (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	60d3      	str	r3, [r2, #12]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e34:	4b04      	ldr	r3, [pc, #16]	@ (8000e48 <__NVIC_GetPriorityGrouping+0x18>)
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	0a1b      	lsrs	r3, r3, #8
 8000e3a:	f003 0307 	and.w	r3, r3, #7
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	6039      	str	r1, [r7, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db0a      	blt.n	8000e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	490c      	ldr	r1, [pc, #48]	@ (8000e98 <__NVIC_SetPriority+0x4c>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	0112      	lsls	r2, r2, #4
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	440b      	add	r3, r1
 8000e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e74:	e00a      	b.n	8000e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4908      	ldr	r1, [pc, #32]	@ (8000e9c <__NVIC_SetPriority+0x50>)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f003 030f 	and.w	r3, r3, #15
 8000e82:	3b04      	subs	r3, #4
 8000e84:	0112      	lsls	r2, r2, #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	440b      	add	r3, r1
 8000e8a:	761a      	strb	r2, [r3, #24]
}
 8000e8c:	bf00      	nop
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	e000e100 	.word	0xe000e100
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	@ 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f1c3 0307 	rsb	r3, r3, #7
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	bf28      	it	cs
 8000ebe:	2304      	movcs	r3, #4
 8000ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	2b06      	cmp	r3, #6
 8000ec8:	d902      	bls.n	8000ed0 <NVIC_EncodePriority+0x30>
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3b03      	subs	r3, #3
 8000ece:	e000      	b.n	8000ed2 <NVIC_EncodePriority+0x32>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	43d9      	mvns	r1, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	4313      	orrs	r3, r2
         );
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3724      	adds	r7, #36	@ 0x24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
	...

08000f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f18:	d301      	bcc.n	8000f1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e00f      	b.n	8000f3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f48 <SysTick_Config+0x40>)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f26:	210f      	movs	r1, #15
 8000f28:	f04f 30ff 	mov.w	r0, #4294967295
 8000f2c:	f7ff ff8e 	bl	8000e4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f30:	4b05      	ldr	r3, [pc, #20]	@ (8000f48 <SysTick_Config+0x40>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f36:	4b04      	ldr	r3, [pc, #16]	@ (8000f48 <SysTick_Config+0x40>)
 8000f38:	2207      	movs	r2, #7
 8000f3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	e000e010 	.word	0xe000e010

08000f4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff ff47 	bl	8000de8 <__NVIC_SetPriorityGrouping>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b086      	sub	sp, #24
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	4603      	mov	r3, r0
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
 8000f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f74:	f7ff ff5c 	bl	8000e30 <__NVIC_GetPriorityGrouping>
 8000f78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	68b9      	ldr	r1, [r7, #8]
 8000f7e:	6978      	ldr	r0, [r7, #20]
 8000f80:	f7ff ff8e 	bl	8000ea0 <NVIC_EncodePriority>
 8000f84:	4602      	mov	r2, r0
 8000f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8a:	4611      	mov	r1, r2
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff ff5d 	bl	8000e4c <__NVIC_SetPriority>
}
 8000f92:	bf00      	nop
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ffb0 	bl	8000f08 <SysTick_Config>
 8000fa8:	4603      	mov	r3, r0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fc2:	e160      	b.n	8001286 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	2101      	movs	r1, #1
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f000 8152 	beq.w	8001280 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d005      	beq.n	8000ff4 <HAL_GPIO_Init+0x40>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f003 0303 	and.w	r3, r3, #3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d130      	bne.n	8001056 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	2203      	movs	r2, #3
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	68da      	ldr	r2, [r3, #12]
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	4313      	orrs	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800102a:	2201      	movs	r2, #1
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	43db      	mvns	r3, r3
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	091b      	lsrs	r3, r3, #4
 8001040:	f003 0201 	and.w	r2, r3, #1
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	2b03      	cmp	r3, #3
 8001060:	d017      	beq.n	8001092 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	2203      	movs	r2, #3
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4013      	ands	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	689a      	ldr	r2, [r3, #8]
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	4313      	orrs	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f003 0303 	and.w	r3, r3, #3
 800109a:	2b02      	cmp	r3, #2
 800109c:	d123      	bne.n	80010e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	08da      	lsrs	r2, r3, #3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3208      	adds	r2, #8
 80010a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	220f      	movs	r2, #15
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	43db      	mvns	r3, r3
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	4013      	ands	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	691a      	ldr	r2, [r3, #16]
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	f003 0307 	and.w	r3, r3, #7
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	08da      	lsrs	r2, r3, #3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3208      	adds	r2, #8
 80010e0:	6939      	ldr	r1, [r7, #16]
 80010e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	2203      	movs	r2, #3
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 0203 	and.w	r2, r3, #3
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4313      	orrs	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001122:	2b00      	cmp	r3, #0
 8001124:	f000 80ac 	beq.w	8001280 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001128:	4b5e      	ldr	r3, [pc, #376]	@ (80012a4 <HAL_GPIO_Init+0x2f0>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	4a5d      	ldr	r2, [pc, #372]	@ (80012a4 <HAL_GPIO_Init+0x2f0>)
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	6193      	str	r3, [r2, #24]
 8001134:	4b5b      	ldr	r3, [pc, #364]	@ (80012a4 <HAL_GPIO_Init+0x2f0>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	f003 0301 	and.w	r3, r3, #1
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001140:	4a59      	ldr	r2, [pc, #356]	@ (80012a8 <HAL_GPIO_Init+0x2f4>)
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	089b      	lsrs	r3, r3, #2
 8001146:	3302      	adds	r3, #2
 8001148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	f003 0303 	and.w	r3, r3, #3
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	220f      	movs	r2, #15
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800116a:	d025      	beq.n	80011b8 <HAL_GPIO_Init+0x204>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a4f      	ldr	r2, [pc, #316]	@ (80012ac <HAL_GPIO_Init+0x2f8>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d01f      	beq.n	80011b4 <HAL_GPIO_Init+0x200>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a4e      	ldr	r2, [pc, #312]	@ (80012b0 <HAL_GPIO_Init+0x2fc>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d019      	beq.n	80011b0 <HAL_GPIO_Init+0x1fc>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a4d      	ldr	r2, [pc, #308]	@ (80012b4 <HAL_GPIO_Init+0x300>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d013      	beq.n	80011ac <HAL_GPIO_Init+0x1f8>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a4c      	ldr	r2, [pc, #304]	@ (80012b8 <HAL_GPIO_Init+0x304>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d00d      	beq.n	80011a8 <HAL_GPIO_Init+0x1f4>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4a4b      	ldr	r2, [pc, #300]	@ (80012bc <HAL_GPIO_Init+0x308>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d007      	beq.n	80011a4 <HAL_GPIO_Init+0x1f0>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a4a      	ldr	r2, [pc, #296]	@ (80012c0 <HAL_GPIO_Init+0x30c>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d101      	bne.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800119c:	2306      	movs	r3, #6
 800119e:	e00c      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011a0:	2307      	movs	r3, #7
 80011a2:	e00a      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011a4:	2305      	movs	r3, #5
 80011a6:	e008      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011a8:	2304      	movs	r3, #4
 80011aa:	e006      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011ac:	2303      	movs	r3, #3
 80011ae:	e004      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011b0:	2302      	movs	r3, #2
 80011b2:	e002      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011b4:	2301      	movs	r3, #1
 80011b6:	e000      	b.n	80011ba <HAL_GPIO_Init+0x206>
 80011b8:	2300      	movs	r3, #0
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	f002 0203 	and.w	r2, r2, #3
 80011c0:	0092      	lsls	r2, r2, #2
 80011c2:	4093      	lsls	r3, r2
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011ca:	4937      	ldr	r1, [pc, #220]	@ (80012a8 <HAL_GPIO_Init+0x2f4>)
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	089b      	lsrs	r3, r3, #2
 80011d0:	3302      	adds	r3, #2
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011d8:	4b3a      	ldr	r3, [pc, #232]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011fc:	4a31      	ldr	r2, [pc, #196]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001202:	4b30      	ldr	r3, [pc, #192]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	43db      	mvns	r3, r3
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4313      	orrs	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001226:	4a27      	ldr	r2, [pc, #156]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800122c:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	43db      	mvns	r3, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	4313      	orrs	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001250:	4a1c      	ldr	r2, [pc, #112]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001256:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	43db      	mvns	r3, r3
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4313      	orrs	r3, r2
 8001278:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800127a:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <HAL_GPIO_Init+0x310>)
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	3301      	adds	r3, #1
 8001284:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	fa22 f303 	lsr.w	r3, r2, r3
 8001290:	2b00      	cmp	r3, #0
 8001292:	f47f ae97 	bne.w	8000fc4 <HAL_GPIO_Init+0x10>
  }
}
 8001296:	bf00      	nop
 8001298:	bf00      	nop
 800129a:	371c      	adds	r7, #28
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	40021000 	.word	0x40021000
 80012a8:	40010000 	.word	0x40010000
 80012ac:	48000400 	.word	0x48000400
 80012b0:	48000800 	.word	0x48000800
 80012b4:	48000c00 	.word	0x48000c00
 80012b8:	48001000 	.word	0x48001000
 80012bc:	48001400 	.word	0x48001400
 80012c0:	48001800 	.word	0x48001800
 80012c4:	40010400 	.word	0x40010400

080012c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	460b      	mov	r3, r1
 80012d2:	807b      	strh	r3, [r7, #2]
 80012d4:	4613      	mov	r3, r2
 80012d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012d8:	787b      	ldrb	r3, [r7, #1]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012de:	887a      	ldrh	r2, [r7, #2]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012e4:	e002      	b.n	80012ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012e6:	887a      	ldrh	r2, [r7, #2]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d101      	bne.n	800130a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e08d      	b.n	8001426 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d106      	bne.n	8001324 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff fba8 	bl	8000a74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2224      	movs	r2, #36	@ 0x24
 8001328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 0201 	bic.w	r2, r2, #1
 800133a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685a      	ldr	r2, [r3, #4]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001348:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001358:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d107      	bne.n	8001372 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	e006      	b.n	8001380 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800137e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	2b02      	cmp	r3, #2
 8001386:	d108      	bne.n	800139a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	e007      	b.n	80013aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80013a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80013cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	691a      	ldr	r2, [r3, #16]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	430a      	orrs	r2, r1
 80013e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	69d9      	ldr	r1, [r3, #28]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a1a      	ldr	r2, [r3, #32]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	430a      	orrs	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f042 0201 	orr.w	r2, r2, #1
 8001406:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2220      	movs	r2, #32
 8001412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af02      	add	r7, sp, #8
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	4608      	mov	r0, r1
 800143a:	4611      	mov	r1, r2
 800143c:	461a      	mov	r2, r3
 800143e:	4603      	mov	r3, r0
 8001440:	817b      	strh	r3, [r7, #10]
 8001442:	460b      	mov	r3, r1
 8001444:	813b      	strh	r3, [r7, #8]
 8001446:	4613      	mov	r3, r2
 8001448:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b20      	cmp	r3, #32
 8001454:	f040 80f9 	bne.w	800164a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001458:	6a3b      	ldr	r3, [r7, #32]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d002      	beq.n	8001464 <HAL_I2C_Mem_Write+0x34>
 800145e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001460:	2b00      	cmp	r3, #0
 8001462:	d105      	bne.n	8001470 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800146a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e0ed      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001476:	2b01      	cmp	r3, #1
 8001478:	d101      	bne.n	800147e <HAL_I2C_Mem_Write+0x4e>
 800147a:	2302      	movs	r3, #2
 800147c:	e0e6      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2201      	movs	r2, #1
 8001482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001486:	f7ff fc7f 	bl	8000d88 <HAL_GetTick>
 800148a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2319      	movs	r3, #25
 8001492:	2201      	movs	r2, #1
 8001494:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f000 fac3 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e0d1      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2221      	movs	r2, #33	@ 0x21
 80014ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2240      	movs	r2, #64	@ 0x40
 80014b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2200      	movs	r2, #0
 80014bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6a3a      	ldr	r2, [r7, #32]
 80014c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80014c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2200      	movs	r2, #0
 80014ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014d0:	88f8      	ldrh	r0, [r7, #6]
 80014d2:	893a      	ldrh	r2, [r7, #8]
 80014d4:	8979      	ldrh	r1, [r7, #10]
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4603      	mov	r3, r0
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f000 f9d3 	bl	800188c <I2C_RequestMemoryWrite>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d005      	beq.n	80014f8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e0a9      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d90e      	bls.n	8001520 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	22ff      	movs	r2, #255	@ 0xff
 8001506:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800150c:	b2da      	uxtb	r2, r3
 800150e:	8979      	ldrh	r1, [r7, #10]
 8001510:	2300      	movs	r3, #0
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f000 fc47 	bl	8001dac <I2C_TransferConfig>
 800151e:	e00f      	b.n	8001540 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001524:	b29a      	uxth	r2, r3
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800152e:	b2da      	uxtb	r2, r3
 8001530:	8979      	ldrh	r1, [r7, #10]
 8001532:	2300      	movs	r3, #0
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f000 fc36 	bl	8001dac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001544:	68f8      	ldr	r0, [r7, #12]
 8001546:	f000 fac6 	bl	8001ad6 <I2C_WaitOnTXISFlagUntilTimeout>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e07b      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001558:	781a      	ldrb	r2, [r3, #0]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800156e:	b29b      	uxth	r3, r3
 8001570:	3b01      	subs	r3, #1
 8001572:	b29a      	uxth	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800157c:	3b01      	subs	r3, #1
 800157e:	b29a      	uxth	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001588:	b29b      	uxth	r3, r3
 800158a:	2b00      	cmp	r3, #0
 800158c:	d034      	beq.n	80015f8 <HAL_I2C_Mem_Write+0x1c8>
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001592:	2b00      	cmp	r3, #0
 8001594:	d130      	bne.n	80015f8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159c:	2200      	movs	r2, #0
 800159e:	2180      	movs	r1, #128	@ 0x80
 80015a0:	68f8      	ldr	r0, [r7, #12]
 80015a2:	f000 fa3f 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e04d      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	2bff      	cmp	r3, #255	@ 0xff
 80015b8:	d90e      	bls.n	80015d8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	22ff      	movs	r2, #255	@ 0xff
 80015be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	8979      	ldrh	r1, [r7, #10]
 80015c8:	2300      	movs	r3, #0
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f000 fbeb 	bl	8001dac <I2C_TransferConfig>
 80015d6:	e00f      	b.n	80015f8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015dc:	b29a      	uxth	r2, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	8979      	ldrh	r1, [r7, #10]
 80015ea:	2300      	movs	r3, #0
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f000 fbda 	bl	8001dac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d19e      	bne.n	8001540 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	f000 faac 	bl	8001b64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e01a      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2220      	movs	r2, #32
 800161c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6859      	ldr	r1, [r3, #4]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <HAL_I2C_Mem_Write+0x224>)
 800162a:	400b      	ands	r3, r1
 800162c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2220      	movs	r2, #32
 8001632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2200      	movs	r2, #0
 800163a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001646:	2300      	movs	r3, #0
 8001648:	e000      	b.n	800164c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800164a:	2302      	movs	r3, #2
  }
}
 800164c:	4618      	mov	r0, r3
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	fe00e800 	.word	0xfe00e800

08001658 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af02      	add	r7, sp, #8
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	4608      	mov	r0, r1
 8001662:	4611      	mov	r1, r2
 8001664:	461a      	mov	r2, r3
 8001666:	4603      	mov	r3, r0
 8001668:	817b      	strh	r3, [r7, #10]
 800166a:	460b      	mov	r3, r1
 800166c:	813b      	strh	r3, [r7, #8]
 800166e:	4613      	mov	r3, r2
 8001670:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b20      	cmp	r3, #32
 800167c:	f040 80fd 	bne.w	800187a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001680:	6a3b      	ldr	r3, [r7, #32]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d002      	beq.n	800168c <HAL_I2C_Mem_Read+0x34>
 8001686:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001688:	2b00      	cmp	r3, #0
 800168a:	d105      	bne.n	8001698 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001692:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0f1      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d101      	bne.n	80016a6 <HAL_I2C_Mem_Read+0x4e>
 80016a2:	2302      	movs	r3, #2
 80016a4:	e0ea      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2201      	movs	r2, #1
 80016aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80016ae:	f7ff fb6b 	bl	8000d88 <HAL_GetTick>
 80016b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2319      	movs	r3, #25
 80016ba:	2201      	movs	r2, #1
 80016bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016c0:	68f8      	ldr	r0, [r7, #12]
 80016c2:	f000 f9af 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e0d5      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2222      	movs	r2, #34	@ 0x22
 80016d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2240      	movs	r2, #64	@ 0x40
 80016dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2200      	movs	r2, #0
 80016e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6a3a      	ldr	r2, [r7, #32]
 80016ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80016f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2200      	movs	r2, #0
 80016f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80016f8:	88f8      	ldrh	r0, [r7, #6]
 80016fa:	893a      	ldrh	r2, [r7, #8]
 80016fc:	8979      	ldrh	r1, [r7, #10]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	9301      	str	r3, [sp, #4]
 8001702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	4603      	mov	r3, r0
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f000 f913 	bl	8001934 <I2C_RequestMemoryRead>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e0ad      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001724:	b29b      	uxth	r3, r3
 8001726:	2bff      	cmp	r3, #255	@ 0xff
 8001728:	d90e      	bls.n	8001748 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2201      	movs	r2, #1
 800172e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001734:	b2da      	uxtb	r2, r3
 8001736:	8979      	ldrh	r1, [r7, #10]
 8001738:	4b52      	ldr	r3, [pc, #328]	@ (8001884 <HAL_I2C_Mem_Read+0x22c>)
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f000 fb33 	bl	8001dac <I2C_TransferConfig>
 8001746:	e00f      	b.n	8001768 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800174c:	b29a      	uxth	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001756:	b2da      	uxtb	r2, r3
 8001758:	8979      	ldrh	r1, [r7, #10]
 800175a:	4b4a      	ldr	r3, [pc, #296]	@ (8001884 <HAL_I2C_Mem_Read+0x22c>)
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 fb22 	bl	8001dac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800176e:	2200      	movs	r2, #0
 8001770:	2104      	movs	r1, #4
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f000 f956 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e07c      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800179e:	3b01      	subs	r3, #1
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d034      	beq.n	8001828 <HAL_I2C_Mem_Read+0x1d0>
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d130      	bne.n	8001828 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017cc:	2200      	movs	r2, #0
 80017ce:	2180      	movs	r1, #128	@ 0x80
 80017d0:	68f8      	ldr	r0, [r7, #12]
 80017d2:	f000 f927 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e04d      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	2bff      	cmp	r3, #255	@ 0xff
 80017e8:	d90e      	bls.n	8001808 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2201      	movs	r2, #1
 80017ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	8979      	ldrh	r1, [r7, #10]
 80017f8:	2300      	movs	r3, #0
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001800:	68f8      	ldr	r0, [r7, #12]
 8001802:	f000 fad3 	bl	8001dac <I2C_TransferConfig>
 8001806:	e00f      	b.n	8001828 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800180c:	b29a      	uxth	r2, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001816:	b2da      	uxtb	r2, r3
 8001818:	8979      	ldrh	r1, [r7, #10]
 800181a:	2300      	movs	r3, #0
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f000 fac2 	bl	8001dac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800182c:	b29b      	uxth	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d19a      	bne.n	8001768 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001836:	68f8      	ldr	r0, [r7, #12]
 8001838:	f000 f994 	bl	8001b64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e01a      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2220      	movs	r2, #32
 800184c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6859      	ldr	r1, [r3, #4]
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <HAL_I2C_Mem_Read+0x230>)
 800185a:	400b      	ands	r3, r1
 800185c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2220      	movs	r2, #32
 8001862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2200      	movs	r2, #0
 800186a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001876:	2300      	movs	r3, #0
 8001878:	e000      	b.n	800187c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800187a:	2302      	movs	r3, #2
  }
}
 800187c:	4618      	mov	r0, r3
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	80002400 	.word	0x80002400
 8001888:	fe00e800 	.word	0xfe00e800

0800188c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af02      	add	r7, sp, #8
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	4608      	mov	r0, r1
 8001896:	4611      	mov	r1, r2
 8001898:	461a      	mov	r2, r3
 800189a:	4603      	mov	r3, r0
 800189c:	817b      	strh	r3, [r7, #10]
 800189e:	460b      	mov	r3, r1
 80018a0:	813b      	strh	r3, [r7, #8]
 80018a2:	4613      	mov	r3, r2
 80018a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	8979      	ldrh	r1, [r7, #10]
 80018ac:	4b20      	ldr	r3, [pc, #128]	@ (8001930 <I2C_RequestMemoryWrite+0xa4>)
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018b4:	68f8      	ldr	r0, [r7, #12]
 80018b6:	f000 fa79 	bl	8001dac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018ba:	69fa      	ldr	r2, [r7, #28]
 80018bc:	69b9      	ldr	r1, [r7, #24]
 80018be:	68f8      	ldr	r0, [r7, #12]
 80018c0:	f000 f909 	bl	8001ad6 <I2C_WaitOnTXISFlagUntilTimeout>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e02c      	b.n	8001928 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80018ce:	88fb      	ldrh	r3, [r7, #6]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d105      	bne.n	80018e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80018d4:	893b      	ldrh	r3, [r7, #8]
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80018de:	e015      	b.n	800190c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80018e0:	893b      	ldrh	r3, [r7, #8]
 80018e2:	0a1b      	lsrs	r3, r3, #8
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018ee:	69fa      	ldr	r2, [r7, #28]
 80018f0:	69b9      	ldr	r1, [r7, #24]
 80018f2:	68f8      	ldr	r0, [r7, #12]
 80018f4:	f000 f8ef 	bl	8001ad6 <I2C_WaitOnTXISFlagUntilTimeout>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e012      	b.n	8001928 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001902:	893b      	ldrh	r3, [r7, #8]
 8001904:	b2da      	uxtb	r2, r3
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	2200      	movs	r2, #0
 8001914:	2180      	movs	r1, #128	@ 0x80
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f000 f884 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	80002000 	.word	0x80002000

08001934 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af02      	add	r7, sp, #8
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	4608      	mov	r0, r1
 800193e:	4611      	mov	r1, r2
 8001940:	461a      	mov	r2, r3
 8001942:	4603      	mov	r3, r0
 8001944:	817b      	strh	r3, [r7, #10]
 8001946:	460b      	mov	r3, r1
 8001948:	813b      	strh	r3, [r7, #8]
 800194a:	4613      	mov	r3, r2
 800194c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	8979      	ldrh	r1, [r7, #10]
 8001954:	4b20      	ldr	r3, [pc, #128]	@ (80019d8 <I2C_RequestMemoryRead+0xa4>)
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	2300      	movs	r3, #0
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 fa26 	bl	8001dac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	69b9      	ldr	r1, [r7, #24]
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	f000 f8b6 	bl	8001ad6 <I2C_WaitOnTXISFlagUntilTimeout>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e02c      	b.n	80019ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d105      	bne.n	8001986 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800197a:	893b      	ldrh	r3, [r7, #8]
 800197c:	b2da      	uxtb	r2, r3
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	629a      	str	r2, [r3, #40]	@ 0x28
 8001984:	e015      	b.n	80019b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001986:	893b      	ldrh	r3, [r7, #8]
 8001988:	0a1b      	lsrs	r3, r3, #8
 800198a:	b29b      	uxth	r3, r3
 800198c:	b2da      	uxtb	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001994:	69fa      	ldr	r2, [r7, #28]
 8001996:	69b9      	ldr	r1, [r7, #24]
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f000 f89c 	bl	8001ad6 <I2C_WaitOnTXISFlagUntilTimeout>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e012      	b.n	80019ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80019a8:	893b      	ldrh	r3, [r7, #8]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	9300      	str	r3, [sp, #0]
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	2200      	movs	r2, #0
 80019ba:	2140      	movs	r1, #64	@ 0x40
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	f000 f831 	bl	8001a24 <I2C_WaitOnFlagUntilTimeout>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	80002000 	.word	0x80002000

080019dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d103      	bne.n	80019fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2200      	movs	r2, #0
 80019f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d007      	beq.n	8001a18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	699a      	ldr	r2, [r3, #24]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f042 0201 	orr.w	r2, r2, #1
 8001a16:	619a      	str	r2, [r3, #24]
  }
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	4613      	mov	r3, r2
 8001a32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a34:	e03b      	b.n	8001aae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	6839      	ldr	r1, [r7, #0]
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f000 f8d6 	bl	8001bec <I2C_IsErrorOccurred>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e041      	b.n	8001ace <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a50:	d02d      	beq.n	8001aae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a52:	f7ff f999 	bl	8000d88 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d302      	bcc.n	8001a68 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d122      	bne.n	8001aae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	699a      	ldr	r2, [r3, #24]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	4013      	ands	r3, r2
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	bf0c      	ite	eq
 8001a78:	2301      	moveq	r3, #1
 8001a7a:	2300      	movne	r3, #0
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	461a      	mov	r2, r3
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d113      	bne.n	8001aae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8a:	f043 0220 	orr.w	r2, r3, #32
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2220      	movs	r2, #32
 8001a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00f      	b.n	8001ace <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	699a      	ldr	r2, [r3, #24]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	bf0c      	ite	eq
 8001abe:	2301      	moveq	r3, #1
 8001ac0:	2300      	movne	r3, #0
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d0b4      	beq.n	8001a36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b084      	sub	sp, #16
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ae2:	e033      	b.n	8001b4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	68b9      	ldr	r1, [r7, #8]
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f87f 	bl	8001bec <I2C_IsErrorOccurred>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e031      	b.n	8001b5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001afe:	d025      	beq.n	8001b4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b00:	f7ff f942 	bl	8000d88 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d302      	bcc.n	8001b16 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d11a      	bne.n	8001b4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d013      	beq.n	8001b4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b28:	f043 0220 	orr.w	r2, r3, #32
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2220      	movs	r2, #32
 8001b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e007      	b.n	8001b5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d1c4      	bne.n	8001ae4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3710      	adds	r7, #16
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b70:	e02f      	b.n	8001bd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68b9      	ldr	r1, [r7, #8]
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	f000 f838 	bl	8001bec <I2C_IsErrorOccurred>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e02d      	b.n	8001be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b86:	f7ff f8ff 	bl	8000d88 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d302      	bcc.n	8001b9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d11a      	bne.n	8001bd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	f003 0320 	and.w	r3, r3, #32
 8001ba6:	2b20      	cmp	r3, #32
 8001ba8:	d013      	beq.n	8001bd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bae:	f043 0220 	orr.w	r2, r3, #32
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2220      	movs	r2, #32
 8001bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e007      	b.n	8001be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0320 	and.w	r3, r3, #32
 8001bdc:	2b20      	cmp	r3, #32
 8001bde:	d1c8      	bne.n	8001b72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	@ 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	f003 0310 	and.w	r3, r3, #16
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d068      	beq.n	8001cea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2210      	movs	r2, #16
 8001c1e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c20:	e049      	b.n	8001cb6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d045      	beq.n	8001cb6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c2a:	f7ff f8ad 	bl	8000d88 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d302      	bcc.n	8001c40 <I2C_IsErrorOccurred+0x54>
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d13a      	bne.n	8001cb6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c4a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001c52:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c62:	d121      	bne.n	8001ca8 <I2C_IsErrorOccurred+0xbc>
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c6a:	d01d      	beq.n	8001ca8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001c6c:	7cfb      	ldrb	r3, [r7, #19]
 8001c6e:	2b20      	cmp	r3, #32
 8001c70:	d01a      	beq.n	8001ca8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c80:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001c82:	f7ff f881 	bl	8000d88 <HAL_GetTick>
 8001c86:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c88:	e00e      	b.n	8001ca8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c8a:	f7ff f87d 	bl	8000d88 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b19      	cmp	r3, #25
 8001c96:	d907      	bls.n	8001ca8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c98:	6a3b      	ldr	r3, [r7, #32]
 8001c9a:	f043 0320 	orr.w	r3, r3, #32
 8001c9e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001ca6:	e006      	b.n	8001cb6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f003 0320 	and.w	r3, r3, #32
 8001cb2:	2b20      	cmp	r3, #32
 8001cb4:	d1e9      	bne.n	8001c8a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	f003 0320 	and.w	r3, r3, #32
 8001cc0:	2b20      	cmp	r3, #32
 8001cc2:	d003      	beq.n	8001ccc <I2C_IsErrorOccurred+0xe0>
 8001cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0aa      	beq.n	8001c22 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d103      	bne.n	8001cdc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001cdc:	6a3b      	ldr	r3, [r7, #32]
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d00b      	beq.n	8001d14 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001cfc:	6a3b      	ldr	r3, [r7, #32]
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00b      	beq.n	8001d36 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00b      	beq.n	8001d58 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001d40:	6a3b      	ldr	r3, [r7, #32]
 8001d42:	f043 0302 	orr.w	r3, r3, #2
 8001d46:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001d58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d01c      	beq.n	8001d9a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f7ff fe3b 	bl	80019dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6859      	ldr	r1, [r3, #4]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b0d      	ldr	r3, [pc, #52]	@ (8001da8 <I2C_IsErrorOccurred+0x1bc>)
 8001d72:	400b      	ands	r3, r1
 8001d74:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d7a:	6a3b      	ldr	r3, [r7, #32]
 8001d7c:	431a      	orrs	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2220      	movs	r2, #32
 8001d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3728      	adds	r7, #40	@ 0x28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	fe00e800 	.word	0xfe00e800

08001dac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b087      	sub	sp, #28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	460b      	mov	r3, r1
 8001db8:	817b      	strh	r3, [r7, #10]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dbe:	897b      	ldrh	r3, [r7, #10]
 8001dc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001dc4:	7a7b      	ldrb	r3, [r7, #9]
 8001dc6:	041b      	lsls	r3, r3, #16
 8001dc8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dcc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001dda:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	6a3b      	ldr	r3, [r7, #32]
 8001de4:	0d5b      	lsrs	r3, r3, #21
 8001de6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001dea:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <I2C_TransferConfig+0x60>)
 8001dec:	430b      	orrs	r3, r1
 8001dee:	43db      	mvns	r3, r3
 8001df0:	ea02 0103 	and.w	r1, r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001dfe:	bf00      	nop
 8001e00:	371c      	adds	r7, #28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	03ff63ff 	.word	0x03ff63ff

08001e10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b20      	cmp	r3, #32
 8001e24:	d138      	bne.n	8001e98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e032      	b.n	8001e9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2224      	movs	r2, #36	@ 0x24
 8001e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0201 	bic.w	r2, r2, #1
 8001e52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 0201 	orr.w	r2, r2, #1
 8001e82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2220      	movs	r2, #32
 8001e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e000      	b.n	8001e9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e98:	2302      	movs	r3, #2
  }
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b20      	cmp	r3, #32
 8001eba:	d139      	bne.n	8001f30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	e033      	b.n	8001f32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2224      	movs	r2, #36	@ 0x24
 8001ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0201 	bic.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ef8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	021b      	lsls	r3, r3, #8
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f042 0201 	orr.w	r2, r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2220      	movs	r2, #32
 8001f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	e000      	b.n	8001f32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f30:	2302      	movs	r3, #2
  }
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f48:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f78 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b08      	ldr	r3, [pc, #32]	@ (8001f78 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8001f60:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4905      	ldr	r1, [pc, #20]	@ (8001f7c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	600b      	str	r3, [r1, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40010000 	.word	0x40010000

08001f80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f90:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f96:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	f001 b83a 	b.w	800301a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001faa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f000 816f 	beq.w	800229a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fbc:	4bb5      	ldr	r3, [pc, #724]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 030c 	and.w	r3, r3, #12
 8001fc4:	2b04      	cmp	r3, #4
 8001fc6:	d00c      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fc8:	4bb2      	ldr	r3, [pc, #712]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 030c 	and.w	r3, r3, #12
 8001fd0:	2b08      	cmp	r3, #8
 8001fd2:	d15c      	bne.n	800208e <HAL_RCC_OscConfig+0x10e>
 8001fd4:	4baf      	ldr	r3, [pc, #700]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fe0:	d155      	bne.n	800208e <HAL_RCC_OscConfig+0x10e>
 8001fe2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fe6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fea:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001fee:	fa93 f3a3 	rbit	r3, r3
 8001ff2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ff6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ffa:	fab3 f383 	clz	r3, r3
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	095b      	lsrs	r3, r3, #5
 8002002:	b2db      	uxtb	r3, r3
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b01      	cmp	r3, #1
 800200c:	d102      	bne.n	8002014 <HAL_RCC_OscConfig+0x94>
 800200e:	4ba1      	ldr	r3, [pc, #644]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	e015      	b.n	8002040 <HAL_RCC_OscConfig+0xc0>
 8002014:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002018:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002020:	fa93 f3a3 	rbit	r3, r3
 8002024:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002028:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800202c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002030:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002034:	fa93 f3a3 	rbit	r3, r3
 8002038:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800203c:	4b95      	ldr	r3, [pc, #596]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 800203e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002040:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002044:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002048:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800204c:	fa92 f2a2 	rbit	r2, r2
 8002050:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002054:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002058:	fab2 f282 	clz	r2, r2
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	f042 0220 	orr.w	r2, r2, #32
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	f002 021f 	and.w	r2, r2, #31
 8002068:	2101      	movs	r1, #1
 800206a:	fa01 f202 	lsl.w	r2, r1, r2
 800206e:	4013      	ands	r3, r2
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 8111 	beq.w	8002298 <HAL_RCC_OscConfig+0x318>
 8002076:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800207a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	f040 8108 	bne.w	8002298 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	f000 bfc6 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800208e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002092:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800209e:	d106      	bne.n	80020ae <HAL_RCC_OscConfig+0x12e>
 80020a0:	4b7c      	ldr	r3, [pc, #496]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a7b      	ldr	r2, [pc, #492]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020aa:	6013      	str	r3, [r2, #0]
 80020ac:	e036      	b.n	800211c <HAL_RCC_OscConfig+0x19c>
 80020ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10c      	bne.n	80020d8 <HAL_RCC_OscConfig+0x158>
 80020be:	4b75      	ldr	r3, [pc, #468]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a74      	ldr	r2, [pc, #464]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	4b72      	ldr	r3, [pc, #456]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a71      	ldr	r2, [pc, #452]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	e021      	b.n	800211c <HAL_RCC_OscConfig+0x19c>
 80020d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020e8:	d10c      	bne.n	8002104 <HAL_RCC_OscConfig+0x184>
 80020ea:	4b6a      	ldr	r3, [pc, #424]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a69      	ldr	r2, [pc, #420]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020f4:	6013      	str	r3, [r2, #0]
 80020f6:	4b67      	ldr	r3, [pc, #412]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a66      	ldr	r2, [pc, #408]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	e00b      	b.n	800211c <HAL_RCC_OscConfig+0x19c>
 8002104:	4b63      	ldr	r3, [pc, #396]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a62      	ldr	r2, [pc, #392]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 800210a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800210e:	6013      	str	r3, [r2, #0]
 8002110:	4b60      	ldr	r3, [pc, #384]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a5f      	ldr	r2, [pc, #380]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 8002116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800211a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800211c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002120:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d059      	beq.n	80021e0 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212c:	f7fe fe2c 	bl	8000d88 <HAL_GetTick>
 8002130:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002134:	e00a      	b.n	800214c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002136:	f7fe fe27 	bl	8000d88 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	@ 0x64
 8002144:	d902      	bls.n	800214c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	f000 bf67 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
 800214c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002150:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002154:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002158:	fa93 f3a3 	rbit	r3, r3
 800215c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8002160:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002164:	fab3 f383 	clz	r3, r3
 8002168:	b2db      	uxtb	r3, r3
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	b2db      	uxtb	r3, r3
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b01      	cmp	r3, #1
 8002176:	d102      	bne.n	800217e <HAL_RCC_OscConfig+0x1fe>
 8002178:	4b46      	ldr	r3, [pc, #280]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	e015      	b.n	80021aa <HAL_RCC_OscConfig+0x22a>
 800217e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002182:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002186:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800218a:	fa93 f3a3 	rbit	r3, r3
 800218e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002192:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002196:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800219a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800219e:	fa93 f3a3 	rbit	r3, r3
 80021a2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80021a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80021a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021aa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021ae:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80021b2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80021b6:	fa92 f2a2 	rbit	r2, r2
 80021ba:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80021be:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80021c2:	fab2 f282 	clz	r2, r2
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	f042 0220 	orr.w	r2, r2, #32
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	f002 021f 	and.w	r2, r2, #31
 80021d2:	2101      	movs	r1, #1
 80021d4:	fa01 f202 	lsl.w	r2, r1, r2
 80021d8:	4013      	ands	r3, r2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d0ab      	beq.n	8002136 <HAL_RCC_OscConfig+0x1b6>
 80021de:	e05c      	b.n	800229a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7fe fdd2 	bl	8000d88 <HAL_GetTick>
 80021e4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021e8:	e00a      	b.n	8002200 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ea:	f7fe fdcd 	bl	8000d88 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b64      	cmp	r3, #100	@ 0x64
 80021f8:	d902      	bls.n	8002200 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	f000 bf0d 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
 8002200:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002204:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002208:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800220c:	fa93 f3a3 	rbit	r3, r3
 8002210:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002214:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	b2db      	uxtb	r3, r3
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b01      	cmp	r3, #1
 800222a:	d102      	bne.n	8002232 <HAL_RCC_OscConfig+0x2b2>
 800222c:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	e015      	b.n	800225e <HAL_RCC_OscConfig+0x2de>
 8002232:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002236:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800223e:	fa93 f3a3 	rbit	r3, r3
 8002242:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002246:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800224a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800224e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002252:	fa93 f3a3 	rbit	r3, r3
 8002256:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002262:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002266:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800226a:	fa92 f2a2 	rbit	r2, r2
 800226e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8002272:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002276:	fab2 f282 	clz	r2, r2
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	f042 0220 	orr.w	r2, r2, #32
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	f002 021f 	and.w	r2, r2, #31
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f202 	lsl.w	r2, r1, r2
 800228c:	4013      	ands	r3, r2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1ab      	bne.n	80021ea <HAL_RCC_OscConfig+0x26a>
 8002292:	e002      	b.n	800229a <HAL_RCC_OscConfig+0x31a>
 8002294:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800229e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 817f 	beq.w	80025ae <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022b0:	4ba7      	ldr	r3, [pc, #668]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00c      	beq.n	80022d6 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022bc:	4ba4      	ldr	r3, [pc, #656]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 030c 	and.w	r3, r3, #12
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d173      	bne.n	80023b0 <HAL_RCC_OscConfig+0x430>
 80022c8:	4ba1      	ldr	r3, [pc, #644]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80022d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022d4:	d16c      	bne.n	80023b0 <HAL_RCC_OscConfig+0x430>
 80022d6:	2302      	movs	r3, #2
 80022d8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80022e8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ec:	fab3 f383 	clz	r3, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	095b      	lsrs	r3, r3, #5
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d102      	bne.n	8002306 <HAL_RCC_OscConfig+0x386>
 8002300:	4b93      	ldr	r3, [pc, #588]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	e013      	b.n	800232e <HAL_RCC_OscConfig+0x3ae>
 8002306:	2302      	movs	r3, #2
 8002308:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002310:	fa93 f3a3 	rbit	r3, r3
 8002314:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002318:	2302      	movs	r3, #2
 800231a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800231e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002322:	fa93 f3a3 	rbit	r3, r3
 8002326:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800232a:	4b89      	ldr	r3, [pc, #548]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 800232c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232e:	2202      	movs	r2, #2
 8002330:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002334:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002338:	fa92 f2a2 	rbit	r2, r2
 800233c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002340:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002344:	fab2 f282 	clz	r2, r2
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	f042 0220 	orr.w	r2, r2, #32
 800234e:	b2d2      	uxtb	r2, r2
 8002350:	f002 021f 	and.w	r2, r2, #31
 8002354:	2101      	movs	r1, #1
 8002356:	fa01 f202 	lsl.w	r2, r1, r2
 800235a:	4013      	ands	r3, r2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00a      	beq.n	8002376 <HAL_RCC_OscConfig+0x3f6>
 8002360:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002364:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d002      	beq.n	8002376 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	f000 be52 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002376:	4b76      	ldr	r3, [pc, #472]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800237e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002382:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	21f8      	movs	r1, #248	@ 0xf8
 800238c:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002394:	fa91 f1a1 	rbit	r1, r1
 8002398:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800239c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80023a0:	fab1 f181 	clz	r1, r1
 80023a4:	b2c9      	uxtb	r1, r1
 80023a6:	408b      	lsls	r3, r1
 80023a8:	4969      	ldr	r1, [pc, #420]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ae:	e0fe      	b.n	80025ae <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 8088 	beq.w	80024d2 <HAL_RCC_OscConfig+0x552>
 80023c2:	2301      	movs	r3, #1
 80023c4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80023cc:	fa93 f3a3 	rbit	r3, r3
 80023d0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80023d4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023d8:	fab3 f383 	clz	r3, r3
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80023e2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	461a      	mov	r2, r3
 80023ea:	2301      	movs	r3, #1
 80023ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ee:	f7fe fccb 	bl	8000d88 <HAL_GetTick>
 80023f2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f6:	e00a      	b.n	800240e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023f8:	f7fe fcc6 	bl	8000d88 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d902      	bls.n	800240e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	f000 be06 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
 800240e:	2302      	movs	r3, #2
 8002410:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002418:	fa93 f3a3 	rbit	r3, r3
 800241c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002420:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002424:	fab3 f383 	clz	r3, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	095b      	lsrs	r3, r3, #5
 800242c:	b2db      	uxtb	r3, r3
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b01      	cmp	r3, #1
 8002436:	d102      	bne.n	800243e <HAL_RCC_OscConfig+0x4be>
 8002438:	4b45      	ldr	r3, [pc, #276]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	e013      	b.n	8002466 <HAL_RCC_OscConfig+0x4e6>
 800243e:	2302      	movs	r3, #2
 8002440:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002444:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002448:	fa93 f3a3 	rbit	r3, r3
 800244c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002450:	2302      	movs	r3, #2
 8002452:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002456:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800245a:	fa93 f3a3 	rbit	r3, r3
 800245e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002462:	4b3b      	ldr	r3, [pc, #236]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	2202      	movs	r2, #2
 8002468:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800246c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002470:	fa92 f2a2 	rbit	r2, r2
 8002474:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002478:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800247c:	fab2 f282 	clz	r2, r2
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	f042 0220 	orr.w	r2, r2, #32
 8002486:	b2d2      	uxtb	r2, r2
 8002488:	f002 021f 	and.w	r2, r2, #31
 800248c:	2101      	movs	r1, #1
 800248e:	fa01 f202 	lsl.w	r2, r1, r2
 8002492:	4013      	ands	r3, r2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0af      	beq.n	80023f8 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002498:	4b2d      	ldr	r3, [pc, #180]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	21f8      	movs	r1, #248	@ 0xf8
 80024ae:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80024b6:	fa91 f1a1 	rbit	r1, r1
 80024ba:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80024be:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80024c2:	fab1 f181 	clz	r1, r1
 80024c6:	b2c9      	uxtb	r1, r1
 80024c8:	408b      	lsls	r3, r1
 80024ca:	4921      	ldr	r1, [pc, #132]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	600b      	str	r3, [r1, #0]
 80024d0:	e06d      	b.n	80025ae <HAL_RCC_OscConfig+0x62e>
 80024d2:	2301      	movs	r3, #1
 80024d4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80024dc:	fa93 f3a3 	rbit	r3, r3
 80024e0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80024e4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024e8:	fab3 f383 	clz	r3, r3
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80024f2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	461a      	mov	r2, r3
 80024fa:	2300      	movs	r3, #0
 80024fc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fe:	f7fe fc43 	bl	8000d88 <HAL_GetTick>
 8002502:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002506:	e00a      	b.n	800251e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002508:	f7fe fc3e 	bl	8000d88 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d902      	bls.n	800251e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	f000 bd7e 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
 800251e:	2302      	movs	r3, #2
 8002520:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002530:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	095b      	lsrs	r3, r3, #5
 800253c:	b2db      	uxtb	r3, r3
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b01      	cmp	r3, #1
 8002546:	d105      	bne.n	8002554 <HAL_RCC_OscConfig+0x5d4>
 8002548:	4b01      	ldr	r3, [pc, #4]	@ (8002550 <HAL_RCC_OscConfig+0x5d0>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	e016      	b.n	800257c <HAL_RCC_OscConfig+0x5fc>
 800254e:	bf00      	nop
 8002550:	40021000 	.word	0x40021000
 8002554:	2302      	movs	r3, #2
 8002556:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800255e:	fa93 f3a3 	rbit	r3, r3
 8002562:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002566:	2302      	movs	r3, #2
 8002568:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800256c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002570:	fa93 f3a3 	rbit	r3, r3
 8002574:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002578:	4bbf      	ldr	r3, [pc, #764]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 800257a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257c:	2202      	movs	r2, #2
 800257e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8002582:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002586:	fa92 f2a2 	rbit	r2, r2
 800258a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800258e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002592:	fab2 f282 	clz	r2, r2
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	f042 0220 	orr.w	r2, r2, #32
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	f002 021f 	and.w	r2, r2, #31
 80025a2:	2101      	movs	r1, #1
 80025a4:	fa01 f202 	lsl.w	r2, r1, r2
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1ac      	bne.n	8002508 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 8113 	beq.w	80027ea <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	695b      	ldr	r3, [r3, #20]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d07c      	beq.n	80026ce <HAL_RCC_OscConfig+0x74e>
 80025d4:	2301      	movs	r3, #1
 80025d6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80025e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ea:	fab3 f383 	clz	r3, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	461a      	mov	r2, r3
 80025f2:	4ba2      	ldr	r3, [pc, #648]	@ (800287c <HAL_RCC_OscConfig+0x8fc>)
 80025f4:	4413      	add	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	461a      	mov	r2, r3
 80025fa:	2301      	movs	r3, #1
 80025fc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fe:	f7fe fbc3 	bl	8000d88 <HAL_GetTick>
 8002602:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002606:	e00a      	b.n	800261e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002608:	f7fe fbbe 	bl	8000d88 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d902      	bls.n	800261e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	f000 bcfe 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
 800261e:	2302      	movs	r3, #2
 8002620:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002624:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002628:	fa93 f2a3 	rbit	r2, r3
 800262c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002630:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800263a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800263e:	2202      	movs	r2, #2
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002646:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	fa93 f2a3 	rbit	r2, r3
 8002650:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002654:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800265e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002662:	2202      	movs	r2, #2
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800266a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	fa93 f2a3 	rbit	r2, r3
 8002674:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002678:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800267c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800267e:	4b7e      	ldr	r3, [pc, #504]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 8002680:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002682:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002686:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800268a:	2102      	movs	r1, #2
 800268c:	6019      	str	r1, [r3, #0]
 800268e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002692:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	fa93 f1a3 	rbit	r1, r3
 800269c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026a4:	6019      	str	r1, [r3, #0]
  return result;
 80026a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026aa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	fab3 f383 	clz	r3, r3
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	f003 031f 	and.w	r3, r3, #31
 80026c0:	2101      	movs	r1, #1
 80026c2:	fa01 f303 	lsl.w	r3, r1, r3
 80026c6:	4013      	ands	r3, r2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d09d      	beq.n	8002608 <HAL_RCC_OscConfig+0x688>
 80026cc:	e08d      	b.n	80027ea <HAL_RCC_OscConfig+0x86a>
 80026ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026d2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80026d6:	2201      	movs	r2, #1
 80026d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026de:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	fa93 f2a3 	rbit	r2, r3
 80026e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80026f0:	601a      	str	r2, [r3, #0]
  return result;
 80026f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026f6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80026fa:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026fc:	fab3 f383 	clz	r3, r3
 8002700:	b2db      	uxtb	r3, r3
 8002702:	461a      	mov	r2, r3
 8002704:	4b5d      	ldr	r3, [pc, #372]	@ (800287c <HAL_RCC_OscConfig+0x8fc>)
 8002706:	4413      	add	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	461a      	mov	r2, r3
 800270c:	2300      	movs	r3, #0
 800270e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002710:	f7fe fb3a 	bl	8000d88 <HAL_GetTick>
 8002714:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002718:	e00a      	b.n	8002730 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800271a:	f7fe fb35 	bl	8000d88 <HAL_GetTick>
 800271e:	4602      	mov	r2, r0
 8002720:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d902      	bls.n	8002730 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	f000 bc75 	b.w	800301a <HAL_RCC_OscConfig+0x109a>
 8002730:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002734:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002738:	2202      	movs	r2, #2
 800273a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002740:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	fa93 f2a3 	rbit	r2, r3
 800274a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800274e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002758:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800275c:	2202      	movs	r2, #2
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002764:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	fa93 f2a3 	rbit	r2, r3
 800276e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002772:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800277c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002780:	2202      	movs	r2, #2
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002788:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	fa93 f2a3 	rbit	r2, r3
 8002792:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002796:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800279a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800279c:	4b36      	ldr	r3, [pc, #216]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 800279e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027a4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027a8:	2102      	movs	r1, #2
 80027aa:	6019      	str	r1, [r3, #0]
 80027ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	fa93 f1a3 	rbit	r1, r3
 80027ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027be:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80027c2:	6019      	str	r1, [r3, #0]
  return result;
 80027c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	fab3 f383 	clz	r3, r3
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	2101      	movs	r1, #1
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d197      	bne.n	800271a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0304 	and.w	r3, r3, #4
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 81a5 	beq.w	8002b4a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002800:	2300      	movs	r3, #0
 8002802:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002806:	4b1c      	ldr	r3, [pc, #112]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d116      	bne.n	8002840 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	4b19      	ldr	r3, [pc, #100]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	4a18      	ldr	r2, [pc, #96]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 8002818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800281c:	61d3      	str	r3, [r2, #28]
 800281e:	4b16      	ldr	r3, [pc, #88]	@ (8002878 <HAL_RCC_OscConfig+0x8f8>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002826:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800282a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002834:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002838:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800283a:	2301      	movs	r3, #1
 800283c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002840:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <HAL_RCC_OscConfig+0x900>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002848:	2b00      	cmp	r3, #0
 800284a:	d121      	bne.n	8002890 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800284c:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <HAL_RCC_OscConfig+0x900>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a0b      	ldr	r2, [pc, #44]	@ (8002880 <HAL_RCC_OscConfig+0x900>)
 8002852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002856:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002858:	f7fe fa96 	bl	8000d88 <HAL_GetTick>
 800285c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002860:	e010      	b.n	8002884 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002862:	f7fe fa91 	bl	8000d88 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b64      	cmp	r3, #100	@ 0x64
 8002870:	d908      	bls.n	8002884 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e3d1      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
 8002876:	bf00      	nop
 8002878:	40021000 	.word	0x40021000
 800287c:	10908120 	.word	0x10908120
 8002880:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002884:	4b8d      	ldr	r3, [pc, #564]	@ (8002abc <HAL_RCC_OscConfig+0xb3c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0e8      	beq.n	8002862 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002894:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d106      	bne.n	80028ae <HAL_RCC_OscConfig+0x92e>
 80028a0:	4b87      	ldr	r3, [pc, #540]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	4a86      	ldr	r2, [pc, #536]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6213      	str	r3, [r2, #32]
 80028ac:	e035      	b.n	800291a <HAL_RCC_OscConfig+0x99a>
 80028ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10c      	bne.n	80028d8 <HAL_RCC_OscConfig+0x958>
 80028be:	4b80      	ldr	r3, [pc, #512]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	4a7f      	ldr	r2, [pc, #508]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028c4:	f023 0301 	bic.w	r3, r3, #1
 80028c8:	6213      	str	r3, [r2, #32]
 80028ca:	4b7d      	ldr	r3, [pc, #500]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	4a7c      	ldr	r2, [pc, #496]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028d0:	f023 0304 	bic.w	r3, r3, #4
 80028d4:	6213      	str	r3, [r2, #32]
 80028d6:	e020      	b.n	800291a <HAL_RCC_OscConfig+0x99a>
 80028d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	2b05      	cmp	r3, #5
 80028e6:	d10c      	bne.n	8002902 <HAL_RCC_OscConfig+0x982>
 80028e8:	4b75      	ldr	r3, [pc, #468]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	4a74      	ldr	r2, [pc, #464]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028ee:	f043 0304 	orr.w	r3, r3, #4
 80028f2:	6213      	str	r3, [r2, #32]
 80028f4:	4b72      	ldr	r3, [pc, #456]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	4a71      	ldr	r2, [pc, #452]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80028fa:	f043 0301 	orr.w	r3, r3, #1
 80028fe:	6213      	str	r3, [r2, #32]
 8002900:	e00b      	b.n	800291a <HAL_RCC_OscConfig+0x99a>
 8002902:	4b6f      	ldr	r3, [pc, #444]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	4a6e      	ldr	r2, [pc, #440]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 8002908:	f023 0301 	bic.w	r3, r3, #1
 800290c:	6213      	str	r3, [r2, #32]
 800290e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	4a6b      	ldr	r2, [pc, #428]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 8002914:	f023 0304 	bic.w	r3, r3, #4
 8002918:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800291a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800291e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 8081 	beq.w	8002a2e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292c:	f7fe fa2c 	bl	8000d88 <HAL_GetTick>
 8002930:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002934:	e00b      	b.n	800294e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002936:	f7fe fa27 	bl	8000d88 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e365      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
 800294e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002952:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002956:	2202      	movs	r2, #2
 8002958:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800295e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	fa93 f2a3 	rbit	r2, r3
 8002968:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800296c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002976:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800297a:	2202      	movs	r2, #2
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002982:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	fa93 f2a3 	rbit	r2, r3
 800298c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002990:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002994:	601a      	str	r2, [r3, #0]
  return result;
 8002996:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800299a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800299e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a0:	fab3 f383 	clz	r3, r3
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	095b      	lsrs	r3, r3, #5
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	f043 0302 	orr.w	r3, r3, #2
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d102      	bne.n	80029ba <HAL_RCC_OscConfig+0xa3a>
 80029b4:	4b42      	ldr	r3, [pc, #264]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	e013      	b.n	80029e2 <HAL_RCC_OscConfig+0xa62>
 80029ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029be:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80029c2:	2202      	movs	r2, #2
 80029c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ca:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	fa93 f2a3 	rbit	r2, r3
 80029d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d8:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	4b38      	ldr	r3, [pc, #224]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 80029e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029e6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80029ea:	2102      	movs	r1, #2
 80029ec:	6011      	str	r1, [r2, #0]
 80029ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029f2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	fa92 f1a2 	rbit	r1, r2
 80029fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a00:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002a04:	6011      	str	r1, [r2, #0]
  return result;
 8002a06:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a0a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002a0e:	6812      	ldr	r2, [r2, #0]
 8002a10:	fab2 f282 	clz	r2, r2
 8002a14:	b2d2      	uxtb	r2, r2
 8002a16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	f002 021f 	and.w	r2, r2, #31
 8002a20:	2101      	movs	r1, #1
 8002a22:	fa01 f202 	lsl.w	r2, r1, r2
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d084      	beq.n	8002936 <HAL_RCC_OscConfig+0x9b6>
 8002a2c:	e083      	b.n	8002b36 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2e:	f7fe f9ab 	bl	8000d88 <HAL_GetTick>
 8002a32:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a36:	e00b      	b.n	8002a50 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a38:	f7fe f9a6 	bl	8000d88 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e2e4      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
 8002a50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a54:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002a58:	2202      	movs	r2, #2
 8002a5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a60:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	fa93 f2a3 	rbit	r2, r3
 8002a6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a6e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a78:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a84:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	fa93 f2a3 	rbit	r2, r3
 8002a8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a92:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002a96:	601a      	str	r2, [r3, #0]
  return result;
 8002a98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a9c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002aa0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aa2:	fab3 f383 	clz	r3, r3
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	095b      	lsrs	r3, r3, #5
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	f043 0302 	orr.w	r3, r3, #2
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d106      	bne.n	8002ac4 <HAL_RCC_OscConfig+0xb44>
 8002ab6:	4b02      	ldr	r3, [pc, #8]	@ (8002ac0 <HAL_RCC_OscConfig+0xb40>)
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	e017      	b.n	8002aec <HAL_RCC_OscConfig+0xb6c>
 8002abc:	40007000 	.word	0x40007000
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002acc:	2202      	movs	r2, #2
 8002ace:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	fa93 f2a3 	rbit	r2, r3
 8002ade:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	4bb3      	ldr	r3, [pc, #716]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002af0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002af4:	2102      	movs	r1, #2
 8002af6:	6011      	str	r1, [r2, #0]
 8002af8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002afc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	fa92 f1a2 	rbit	r1, r2
 8002b06:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b0a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002b0e:	6011      	str	r1, [r2, #0]
  return result;
 8002b10:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b14:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	fab2 f282 	clz	r2, r2
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	f002 021f 	and.w	r2, r2, #31
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b30:	4013      	ands	r3, r2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d180      	bne.n	8002a38 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b36:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d105      	bne.n	8002b4a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b3e:	4b9e      	ldr	r3, [pc, #632]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	4a9d      	ldr	r2, [pc, #628]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002b44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b48:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 825e 	beq.w	8003018 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b5c:	4b96      	ldr	r3, [pc, #600]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 030c 	and.w	r3, r3, #12
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	f000 821f 	beq.w	8002fa8 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b6e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	f040 8170 	bne.w	8002e5c <HAL_RCC_OscConfig+0xedc>
 8002b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b80:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002b84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b8e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	fa93 f2a3 	rbit	r2, r3
 8002b98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b9c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002ba0:	601a      	str	r2, [r3, #0]
  return result;
 8002ba2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ba6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002baa:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bb6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7fe f8e1 	bl	8000d88 <HAL_GetTick>
 8002bc6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bca:	e009      	b.n	8002be0 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bcc:	f7fe f8dc 	bl	8000d88 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e21c      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
 8002be0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002be8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bf2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	fa93 f2a3 	rbit	r2, r3
 8002bfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c00:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c04:	601a      	str	r2, [r3, #0]
  return result;
 8002c06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c0a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c0e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c10:	fab3 f383 	clz	r3, r3
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	095b      	lsrs	r3, r3, #5
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d102      	bne.n	8002c2a <HAL_RCC_OscConfig+0xcaa>
 8002c24:	4b64      	ldr	r3, [pc, #400]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	e027      	b.n	8002c7a <HAL_RCC_OscConfig+0xcfa>
 8002c2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c2e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c3c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	fa93 f2a3 	rbit	r2, r3
 8002c46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c4a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c54:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002c58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c62:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	fa93 f2a3 	rbit	r2, r3
 8002c6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c70:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	4b50      	ldr	r3, [pc, #320]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c7e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002c82:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c86:	6011      	str	r1, [r2, #0]
 8002c88:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c8c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	fa92 f1a2 	rbit	r1, r2
 8002c96:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c9a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002c9e:	6011      	str	r1, [r2, #0]
  return result;
 8002ca0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ca4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	fab2 f282 	clz	r2, r2
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	f042 0220 	orr.w	r2, r2, #32
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	f002 021f 	and.w	r2, r2, #31
 8002cba:	2101      	movs	r1, #1
 8002cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d182      	bne.n	8002bcc <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cc6:	4b3c      	ldr	r3, [pc, #240]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cca:	f023 020f 	bic.w	r2, r3, #15
 8002cce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	4937      	ldr	r1, [pc, #220]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002ce0:	4b35      	ldr	r3, [pc, #212]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002ce8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6a19      	ldr	r1, [r3, #32]
 8002cf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cf8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	430b      	orrs	r3, r1
 8002d02:	492d      	ldr	r1, [pc, #180]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
 8002d08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d0c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d1a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	fa93 f2a3 	rbit	r2, r3
 8002d24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d28:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d2c:	601a      	str	r2, [r3, #0]
  return result;
 8002d2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d32:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d36:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d38:	fab3 f383 	clz	r3, r3
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d42:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	461a      	mov	r2, r3
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4e:	f7fe f81b 	bl	8000d88 <HAL_GetTick>
 8002d52:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d56:	e009      	b.n	8002d6c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d58:	f7fe f816 	bl	8000d88 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e156      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
 8002d6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d70:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002d74:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d7e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	fa93 f2a3 	rbit	r2, r3
 8002d88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d8c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002d90:	601a      	str	r2, [r3, #0]
  return result;
 8002d92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d96:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002d9a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d9c:	fab3 f383 	clz	r3, r3
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d105      	bne.n	8002dbc <HAL_RCC_OscConfig+0xe3c>
 8002db0:	4b01      	ldr	r3, [pc, #4]	@ (8002db8 <HAL_RCC_OscConfig+0xe38>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	e02a      	b.n	8002e0c <HAL_RCC_OscConfig+0xe8c>
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dc0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002dc4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dce:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	fa93 f2a3 	rbit	r2, r3
 8002dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ddc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002de6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002dea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002df4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	fa93 f2a3 	rbit	r2, r3
 8002dfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e02:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	4b86      	ldr	r3, [pc, #536]	@ (8003024 <HAL_RCC_OscConfig+0x10a4>)
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e10:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e14:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e18:	6011      	str	r1, [r2, #0]
 8002e1a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e1e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	fa92 f1a2 	rbit	r1, r2
 8002e28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e2c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002e30:	6011      	str	r1, [r2, #0]
  return result;
 8002e32:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e36:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	fab2 f282 	clz	r2, r2
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	f042 0220 	orr.w	r2, r2, #32
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	f002 021f 	and.w	r2, r2, #31
 8002e4c:	2101      	movs	r1, #1
 8002e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f43f af7f 	beq.w	8002d58 <HAL_RCC_OscConfig+0xdd8>
 8002e5a:	e0dd      	b.n	8003018 <HAL_RCC_OscConfig+0x1098>
 8002e5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e60:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e6e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	fa93 f2a3 	rbit	r2, r3
 8002e78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e7c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002e80:	601a      	str	r2, [r3, #0]
  return result;
 8002e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e86:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002e8a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8c:	fab3 f383 	clz	r3, r3
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e96:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea2:	f7fd ff71 	bl	8000d88 <HAL_GetTick>
 8002ea6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eaa:	e009      	b.n	8002ec0 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eac:	f7fd ff6c 	bl	8000d88 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e0ac      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
 8002ec0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ec4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ec8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ecc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ece:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ed2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	fa93 f2a3 	rbit	r2, r3
 8002edc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ee0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002ee4:	601a      	str	r2, [r3, #0]
  return result;
 8002ee6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eea:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002eee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ef0:	fab3 f383 	clz	r3, r3
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d102      	bne.n	8002f0a <HAL_RCC_OscConfig+0xf8a>
 8002f04:	4b47      	ldr	r3, [pc, #284]	@ (8003024 <HAL_RCC_OscConfig+0x10a4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	e027      	b.n	8002f5a <HAL_RCC_OscConfig+0xfda>
 8002f0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f0e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f12:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f1c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	fa93 f2a3 	rbit	r2, r3
 8002f26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f2a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f34:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f42:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	fa93 f2a3 	rbit	r2, r3
 8002f4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f50:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002f54:	601a      	str	r2, [r3, #0]
 8002f56:	4b33      	ldr	r3, [pc, #204]	@ (8003024 <HAL_RCC_OscConfig+0x10a4>)
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f5e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002f62:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f66:	6011      	str	r1, [r2, #0]
 8002f68:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f6c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002f70:	6812      	ldr	r2, [r2, #0]
 8002f72:	fa92 f1a2 	rbit	r1, r2
 8002f76:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f7a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002f7e:	6011      	str	r1, [r2, #0]
  return result;
 8002f80:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f84:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002f88:	6812      	ldr	r2, [r2, #0]
 8002f8a:	fab2 f282 	clz	r2, r2
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	f042 0220 	orr.w	r2, r2, #32
 8002f94:	b2d2      	uxtb	r2, r2
 8002f96:	f002 021f 	and.w	r2, r2, #31
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d182      	bne.n	8002eac <HAL_RCC_OscConfig+0xf2c>
 8002fa6:	e037      	b.n	8003018 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fa8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d101      	bne.n	8002fbc <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e02e      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fbc:	4b19      	ldr	r3, [pc, #100]	@ (8003024 <HAL_RCC_OscConfig+0x10a4>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002fc4:	4b17      	ldr	r3, [pc, #92]	@ (8003024 <HAL_RCC_OscConfig+0x10a4>)
 8002fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002fcc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002fd0:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002fd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fd8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d117      	bne.n	8003014 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002fe4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002fe8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ff0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d10b      	bne.n	8003014 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002ffc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003000:	f003 020f 	and.w	r2, r3, #15
 8003004:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003008:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003010:	429a      	cmp	r2, r3
 8003012:	d001      	beq.n	8003018 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	40021000 	.word	0x40021000

08003028 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b09e      	sub	sp, #120	@ 0x78
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003032:	2300      	movs	r3, #0
 8003034:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e162      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003040:	4b90      	ldr	r3, [pc, #576]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d910      	bls.n	8003070 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304e:	4b8d      	ldr	r3, [pc, #564]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f023 0207 	bic.w	r2, r3, #7
 8003056:	498b      	ldr	r1, [pc, #556]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	4313      	orrs	r3, r2
 800305c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800305e:	4b89      	ldr	r3, [pc, #548]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	d001      	beq.n	8003070 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e14a      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d008      	beq.n	800308e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800307c:	4b82      	ldr	r3, [pc, #520]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	497f      	ldr	r1, [pc, #508]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 800308a:	4313      	orrs	r3, r2
 800308c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80dc 	beq.w	8003254 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d13c      	bne.n	800311e <HAL_RCC_ClockConfig+0xf6>
 80030a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030a8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030ac:	fa93 f3a3 	rbit	r3, r3
 80030b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80030b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b4:	fab3 f383 	clz	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d102      	bne.n	80030ce <HAL_RCC_ClockConfig+0xa6>
 80030c8:	4b6f      	ldr	r3, [pc, #444]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	e00f      	b.n	80030ee <HAL_RCC_ClockConfig+0xc6>
 80030ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030d2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030d6:	fa93 f3a3 	rbit	r3, r3
 80030da:	667b      	str	r3, [r7, #100]	@ 0x64
 80030dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80030e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030e4:	fa93 f3a3 	rbit	r3, r3
 80030e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030ea:	4b67      	ldr	r3, [pc, #412]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030f2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80030f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80030f6:	fa92 f2a2 	rbit	r2, r2
 80030fa:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80030fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80030fe:	fab2 f282 	clz	r2, r2
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	f042 0220 	orr.w	r2, r2, #32
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	f002 021f 	and.w	r2, r2, #31
 800310e:	2101      	movs	r1, #1
 8003110:	fa01 f202 	lsl.w	r2, r1, r2
 8003114:	4013      	ands	r3, r2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d17b      	bne.n	8003212 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e0f3      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	2b02      	cmp	r3, #2
 8003124:	d13c      	bne.n	80031a0 <HAL_RCC_ClockConfig+0x178>
 8003126:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800312a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003134:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003136:	fab3 f383 	clz	r3, r3
 800313a:	b2db      	uxtb	r3, r3
 800313c:	095b      	lsrs	r3, r3, #5
 800313e:	b2db      	uxtb	r3, r3
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b01      	cmp	r3, #1
 8003148:	d102      	bne.n	8003150 <HAL_RCC_ClockConfig+0x128>
 800314a:	4b4f      	ldr	r3, [pc, #316]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	e00f      	b.n	8003170 <HAL_RCC_ClockConfig+0x148>
 8003150:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003154:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003158:	fa93 f3a3 	rbit	r3, r3
 800315c:	647b      	str	r3, [r7, #68]	@ 0x44
 800315e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003162:	643b      	str	r3, [r7, #64]	@ 0x40
 8003164:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003166:	fa93 f3a3 	rbit	r3, r3
 800316a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800316c:	4b46      	ldr	r3, [pc, #280]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 800316e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003170:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003174:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003176:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003178:	fa92 f2a2 	rbit	r2, r2
 800317c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800317e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003180:	fab2 f282 	clz	r2, r2
 8003184:	b2d2      	uxtb	r2, r2
 8003186:	f042 0220 	orr.w	r2, r2, #32
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	f002 021f 	and.w	r2, r2, #31
 8003190:	2101      	movs	r1, #1
 8003192:	fa01 f202 	lsl.w	r2, r1, r2
 8003196:	4013      	ands	r3, r2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d13a      	bne.n	8003212 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0b2      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
 80031a0:	2302      	movs	r3, #2
 80031a2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	fa93 f3a3 	rbit	r3, r3
 80031aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80031ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ae:	fab3 f383 	clz	r3, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	095b      	lsrs	r3, r3, #5
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	f043 0301 	orr.w	r3, r3, #1
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d102      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x1a0>
 80031c2:	4b31      	ldr	r3, [pc, #196]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	e00d      	b.n	80031e4 <HAL_RCC_ClockConfig+0x1bc>
 80031c8:	2302      	movs	r3, #2
 80031ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ce:	fa93 f3a3 	rbit	r3, r3
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031d4:	2302      	movs	r3, #2
 80031d6:	623b      	str	r3, [r7, #32]
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	fa93 f3a3 	rbit	r3, r3
 80031de:	61fb      	str	r3, [r7, #28]
 80031e0:	4b29      	ldr	r3, [pc, #164]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 80031e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e4:	2202      	movs	r2, #2
 80031e6:	61ba      	str	r2, [r7, #24]
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	fa92 f2a2 	rbit	r2, r2
 80031ee:	617a      	str	r2, [r7, #20]
  return result;
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	fab2 f282 	clz	r2, r2
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	f042 0220 	orr.w	r2, r2, #32
 80031fc:	b2d2      	uxtb	r2, r2
 80031fe:	f002 021f 	and.w	r2, r2, #31
 8003202:	2101      	movs	r1, #1
 8003204:	fa01 f202 	lsl.w	r2, r1, r2
 8003208:	4013      	ands	r3, r2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e079      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003212:	4b1d      	ldr	r3, [pc, #116]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f023 0203 	bic.w	r2, r3, #3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	491a      	ldr	r1, [pc, #104]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 8003220:	4313      	orrs	r3, r2
 8003222:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003224:	f7fd fdb0 	bl	8000d88 <HAL_GetTick>
 8003228:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800322a:	e00a      	b.n	8003242 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800322c:	f7fd fdac 	bl	8000d88 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800323a:	4293      	cmp	r3, r2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e061      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003242:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <HAL_RCC_ClockConfig+0x260>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 020c 	and.w	r2, r3, #12
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	429a      	cmp	r2, r3
 8003252:	d1eb      	bne.n	800322c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003254:	4b0b      	ldr	r3, [pc, #44]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d214      	bcs.n	800328c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003262:	4b08      	ldr	r3, [pc, #32]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f023 0207 	bic.w	r2, r3, #7
 800326a:	4906      	ldr	r1, [pc, #24]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	4313      	orrs	r3, r2
 8003270:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003272:	4b04      	ldr	r3, [pc, #16]	@ (8003284 <HAL_RCC_ClockConfig+0x25c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d005      	beq.n	800328c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e040      	b.n	8003306 <HAL_RCC_ClockConfig+0x2de>
 8003284:	40022000 	.word	0x40022000
 8003288:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003298:	4b1d      	ldr	r3, [pc, #116]	@ (8003310 <HAL_RCC_ClockConfig+0x2e8>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	491a      	ldr	r1, [pc, #104]	@ (8003310 <HAL_RCC_ClockConfig+0x2e8>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d009      	beq.n	80032ca <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032b6:	4b16      	ldr	r3, [pc, #88]	@ (8003310 <HAL_RCC_ClockConfig+0x2e8>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	4912      	ldr	r1, [pc, #72]	@ (8003310 <HAL_RCC_ClockConfig+0x2e8>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80032ca:	f000 f829 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 80032ce:	4601      	mov	r1, r0
 80032d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003310 <HAL_RCC_ClockConfig+0x2e8>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032d8:	22f0      	movs	r2, #240	@ 0xf0
 80032da:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	fa92 f2a2 	rbit	r2, r2
 80032e2:	60fa      	str	r2, [r7, #12]
  return result;
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	fab2 f282 	clz	r2, r2
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	40d3      	lsrs	r3, r2
 80032ee:	4a09      	ldr	r2, [pc, #36]	@ (8003314 <HAL_RCC_ClockConfig+0x2ec>)
 80032f0:	5cd3      	ldrb	r3, [r2, r3]
 80032f2:	fa21 f303 	lsr.w	r3, r1, r3
 80032f6:	4a08      	ldr	r2, [pc, #32]	@ (8003318 <HAL_RCC_ClockConfig+0x2f0>)
 80032f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80032fa:	4b08      	ldr	r3, [pc, #32]	@ (800331c <HAL_RCC_ClockConfig+0x2f4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fd fcfe 	bl	8000d00 <HAL_InitTick>
  
  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3778      	adds	r7, #120	@ 0x78
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40021000 	.word	0x40021000
 8003314:	08004be4 	.word	0x08004be4
 8003318:	20000000 	.word	0x20000000
 800331c:	20000004 	.word	0x20000004

08003320 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003326:	2300      	movs	r3, #0
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	2300      	movs	r3, #0
 8003334:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003336:	2300      	movs	r3, #0
 8003338:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800333a:	4b1f      	ldr	r3, [pc, #124]	@ (80033b8 <HAL_RCC_GetSysClockFreq+0x98>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 030c 	and.w	r3, r3, #12
 8003346:	2b04      	cmp	r3, #4
 8003348:	d002      	beq.n	8003350 <HAL_RCC_GetSysClockFreq+0x30>
 800334a:	2b08      	cmp	r3, #8
 800334c:	d003      	beq.n	8003356 <HAL_RCC_GetSysClockFreq+0x36>
 800334e:	e029      	b.n	80033a4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003350:	4b1a      	ldr	r3, [pc, #104]	@ (80033bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003352:	613b      	str	r3, [r7, #16]
      break;
 8003354:	e029      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	0c9b      	lsrs	r3, r3, #18
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	4a18      	ldr	r2, [pc, #96]	@ (80033c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003360:	5cd3      	ldrb	r3, [r2, r3]
 8003362:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003364:	4b14      	ldr	r3, [pc, #80]	@ (80033b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	f003 030f 	and.w	r3, r3, #15
 800336c:	4a15      	ldr	r2, [pc, #84]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800336e:	5cd3      	ldrb	r3, [r2, r3]
 8003370:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d008      	beq.n	800338e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800337c:	4a0f      	ldr	r2, [pc, #60]	@ (80033bc <HAL_RCC_GetSysClockFreq+0x9c>)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	fbb2 f2f3 	udiv	r2, r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	fb02 f303 	mul.w	r3, r2, r3
 800338a:	617b      	str	r3, [r7, #20]
 800338c:	e007      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800338e:	4a0b      	ldr	r2, [pc, #44]	@ (80033bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	fbb2 f2f3 	udiv	r2, r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	fb02 f303 	mul.w	r3, r2, r3
 800339c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	613b      	str	r3, [r7, #16]
      break;
 80033a2:	e002      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033a4:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <HAL_RCC_GetSysClockFreq+0x9c>)
 80033a6:	613b      	str	r3, [r7, #16]
      break;
 80033a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033aa:	693b      	ldr	r3, [r7, #16]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	371c      	adds	r7, #28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40021000 	.word	0x40021000
 80033bc:	007a1200 	.word	0x007a1200
 80033c0:	08004bfc 	.word	0x08004bfc
 80033c4:	08004c0c 	.word	0x08004c0c

080033c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033cc:	4b03      	ldr	r3, [pc, #12]	@ (80033dc <HAL_RCC_GetHCLKFreq+0x14>)
 80033ce:	681b      	ldr	r3, [r3, #0]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	20000000 	.word	0x20000000

080033e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80033e6:	f7ff ffef 	bl	80033c8 <HAL_RCC_GetHCLKFreq>
 80033ea:	4601      	mov	r1, r0
 80033ec:	4b0b      	ldr	r3, [pc, #44]	@ (800341c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80033f4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80033f8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	fa92 f2a2 	rbit	r2, r2
 8003400:	603a      	str	r2, [r7, #0]
  return result;
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	fab2 f282 	clz	r2, r2
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	40d3      	lsrs	r3, r2
 800340c:	4a04      	ldr	r2, [pc, #16]	@ (8003420 <HAL_RCC_GetPCLK1Freq+0x40>)
 800340e:	5cd3      	ldrb	r3, [r2, r3]
 8003410:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003414:	4618      	mov	r0, r3
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40021000 	.word	0x40021000
 8003420:	08004bf4 	.word	0x08004bf4

08003424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800342a:	f7ff ffcd 	bl	80033c8 <HAL_RCC_GetHCLKFreq>
 800342e:	4601      	mov	r1, r0
 8003430:	4b0b      	ldr	r3, [pc, #44]	@ (8003460 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003438:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800343c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	fa92 f2a2 	rbit	r2, r2
 8003444:	603a      	str	r2, [r7, #0]
  return result;
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	fab2 f282 	clz	r2, r2
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	40d3      	lsrs	r3, r2
 8003450:	4a04      	ldr	r2, [pc, #16]	@ (8003464 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003452:	5cd3      	ldrb	r3, [r2, r3]
 8003454:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003458:	4618      	mov	r0, r3
 800345a:	3708      	adds	r7, #8
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40021000 	.word	0x40021000
 8003464:	08004bf4 	.word	0x08004bf4

08003468 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b092      	sub	sp, #72	@ 0x48
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003474:	2300      	movs	r3, #0
 8003476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003478:	2300      	movs	r3, #0
 800347a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 80d4 	beq.w	8003634 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348c:	4b4e      	ldr	r3, [pc, #312]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348e:	69db      	ldr	r3, [r3, #28]
 8003490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10e      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003498:	4b4b      	ldr	r3, [pc, #300]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	4a4a      	ldr	r2, [pc, #296]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a2:	61d3      	str	r3, [r2, #28]
 80034a4:	4b48      	ldr	r3, [pc, #288]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034b0:	2301      	movs	r3, #1
 80034b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b6:	4b45      	ldr	r3, [pc, #276]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d118      	bne.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034c2:	4b42      	ldr	r3, [pc, #264]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a41      	ldr	r2, [pc, #260]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034cc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ce:	f7fd fc5b 	bl	8000d88 <HAL_GetTick>
 80034d2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d4:	e008      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d6:	f7fd fc57 	bl	8000d88 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b64      	cmp	r3, #100	@ 0x64
 80034e2:	d901      	bls.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e1d6      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e8:	4b38      	ldr	r3, [pc, #224]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034f4:	4b34      	ldr	r3, [pc, #208]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 8084 	beq.w	800360e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800350e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003510:	429a      	cmp	r2, r3
 8003512:	d07c      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003514:	4b2c      	ldr	r3, [pc, #176]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800351c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800351e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003522:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003526:	fa93 f3a3 	rbit	r3, r3
 800352a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800352c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800352e:	fab3 f383 	clz	r3, r3
 8003532:	b2db      	uxtb	r3, r3
 8003534:	461a      	mov	r2, r3
 8003536:	4b26      	ldr	r3, [pc, #152]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003538:	4413      	add	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	461a      	mov	r2, r3
 800353e:	2301      	movs	r3, #1
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003546:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800354a:	fa93 f3a3 	rbit	r3, r3
 800354e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003552:	fab3 f383 	clz	r3, r3
 8003556:	b2db      	uxtb	r3, r3
 8003558:	461a      	mov	r2, r3
 800355a:	4b1d      	ldr	r3, [pc, #116]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800355c:	4413      	add	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	461a      	mov	r2, r3
 8003562:	2300      	movs	r3, #0
 8003564:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003566:	4a18      	ldr	r2, [pc, #96]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800356a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800356c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d04b      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003576:	f7fd fc07 	bl	8000d88 <HAL_GetTick>
 800357a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800357c:	e00a      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800357e:	f7fd fc03 	bl	8000d88 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800358c:	4293      	cmp	r3, r2
 800358e:	d901      	bls.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e180      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003594:	2302      	movs	r3, #2
 8003596:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800359a:	fa93 f3a3 	rbit	r3, r3
 800359e:	627b      	str	r3, [r7, #36]	@ 0x24
 80035a0:	2302      	movs	r3, #2
 80035a2:	623b      	str	r3, [r7, #32]
 80035a4:	6a3b      	ldr	r3, [r7, #32]
 80035a6:	fa93 f3a3 	rbit	r3, r3
 80035aa:	61fb      	str	r3, [r7, #28]
  return result;
 80035ac:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ae:	fab3 f383 	clz	r3, r3
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	095b      	lsrs	r3, r3, #5
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	f043 0302 	orr.w	r3, r3, #2
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d108      	bne.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80035c2:	4b01      	ldr	r3, [pc, #4]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	e00d      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80035c8:	40021000 	.word	0x40021000
 80035cc:	40007000 	.word	0x40007000
 80035d0:	10908100 	.word	0x10908100
 80035d4:	2302      	movs	r3, #2
 80035d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	4b9a      	ldr	r3, [pc, #616]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	2202      	movs	r2, #2
 80035e6:	613a      	str	r2, [r7, #16]
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	fa92 f2a2 	rbit	r2, r2
 80035ee:	60fa      	str	r2, [r7, #12]
  return result;
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	fab2 f282 	clz	r2, r2
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035fc:	b2d2      	uxtb	r2, r2
 80035fe:	f002 021f 	and.w	r2, r2, #31
 8003602:	2101      	movs	r1, #1
 8003604:	fa01 f202 	lsl.w	r2, r1, r2
 8003608:	4013      	ands	r3, r2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0b7      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800360e:	4b8f      	ldr	r3, [pc, #572]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	498c      	ldr	r1, [pc, #560]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800361c:	4313      	orrs	r3, r2
 800361e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003620:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003624:	2b01      	cmp	r3, #1
 8003626:	d105      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003628:	4b88      	ldr	r3, [pc, #544]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	4a87      	ldr	r2, [pc, #540]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800362e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003632:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003640:	4b82      	ldr	r3, [pc, #520]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003644:	f023 0203 	bic.w	r2, r3, #3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	497f      	ldr	r1, [pc, #508]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800364e:	4313      	orrs	r3, r2
 8003650:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d008      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800365e:	4b7b      	ldr	r3, [pc, #492]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	4978      	ldr	r1, [pc, #480]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800367c:	4b73      	ldr	r3, [pc, #460]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800367e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003680:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	4970      	ldr	r1, [pc, #448]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800368a:	4313      	orrs	r3, r2
 800368c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	2b00      	cmp	r3, #0
 8003698:	d008      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800369a:	4b6c      	ldr	r3, [pc, #432]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f023 0210 	bic.w	r2, r3, #16
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	4969      	ldr	r1, [pc, #420]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80036b8:	4b64      	ldr	r3, [pc, #400]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c4:	4961      	ldr	r1, [pc, #388]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d008      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036d6:	4b5d      	ldr	r3, [pc, #372]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f023 0220 	bic.w	r2, r3, #32
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	495a      	ldr	r1, [pc, #360]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036f4:	4b55      	ldr	r3, [pc, #340]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003700:	4952      	ldr	r1, [pc, #328]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003702:	4313      	orrs	r3, r2
 8003704:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d008      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003712:	4b4e      	ldr	r3, [pc, #312]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003716:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	494b      	ldr	r1, [pc, #300]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003720:	4313      	orrs	r3, r2
 8003722:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003730:	4b46      	ldr	r3, [pc, #280]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003734:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	4943      	ldr	r1, [pc, #268]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800373e:	4313      	orrs	r3, r2
 8003740:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800374a:	2b00      	cmp	r3, #0
 800374c:	d008      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800374e:	4b3f      	ldr	r3, [pc, #252]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	493c      	ldr	r1, [pc, #240]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800375c:	4313      	orrs	r3, r2
 800375e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003768:	2b00      	cmp	r3, #0
 800376a:	d008      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800376c:	4b37      	ldr	r3, [pc, #220]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003778:	4934      	ldr	r1, [pc, #208]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800377a:	4313      	orrs	r3, r2
 800377c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d008      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800378a:	4b30      	ldr	r3, [pc, #192]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800378c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800378e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003796:	492d      	ldr	r1, [pc, #180]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003798:	4313      	orrs	r3, r2
 800379a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d008      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80037a8:	4b28      	ldr	r3, [pc, #160]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037b4:	4925      	ldr	r1, [pc, #148]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d008      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80037c6:	4b21      	ldr	r3, [pc, #132]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d2:	491e      	ldr	r1, [pc, #120]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d008      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80037e4:	4b19      	ldr	r3, [pc, #100]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f0:	4916      	ldr	r1, [pc, #88]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d008      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003802:	4b12      	ldr	r3, [pc, #72]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003806:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800380e:	490f      	ldr	r1, [pc, #60]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003810:	4313      	orrs	r3, r2
 8003812:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d008      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003820:	4b0a      	ldr	r3, [pc, #40]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003824:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382c:	4907      	ldr	r1, [pc, #28]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800382e:	4313      	orrs	r3, r2
 8003830:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00c      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800383e:	4b03      	ldr	r3, [pc, #12]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003842:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	e002      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800384a:	bf00      	nop
 800384c:	40021000 	.word	0x40021000
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	4913      	ldr	r1, [pc, #76]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003854:	4313      	orrs	r3, r2
 8003856:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003864:	4b0e      	ldr	r3, [pc, #56]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003868:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003870:	490b      	ldr	r1, [pc, #44]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003872:	4313      	orrs	r3, r2
 8003874:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d008      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003882:	4b07      	ldr	r3, [pc, #28]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003886:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800388e:	4904      	ldr	r1, [pc, #16]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003890:	4313      	orrs	r3, r2
 8003892:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3748      	adds	r7, #72	@ 0x48
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000

080038a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e040      	b.n	8003938 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d106      	bne.n	80038cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7fd f920 	bl	8000b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2224      	movs	r2, #36	@ 0x24
 80038d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0201 	bic.w	r2, r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 fa86 	bl	8003dfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f8af 	bl	8003a54 <UART_SetConfig>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d101      	bne.n	8003900 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e01b      	b.n	8003938 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800390e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800391e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0201 	orr.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 fb05 	bl	8003f40 <UART_CheckIdleState>
 8003936:	4603      	mov	r3, r0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08a      	sub	sp, #40	@ 0x28
 8003944:	af02      	add	r7, sp, #8
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	4613      	mov	r3, r2
 800394e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003954:	2b20      	cmp	r3, #32
 8003956:	d177      	bne.n	8003a48 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d002      	beq.n	8003964 <HAL_UART_Transmit+0x24>
 800395e:	88fb      	ldrh	r3, [r7, #6]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e070      	b.n	8003a4a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2221      	movs	r2, #33	@ 0x21
 8003974:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003976:	f7fd fa07 	bl	8000d88 <HAL_GetTick>
 800397a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	88fa      	ldrh	r2, [r7, #6]
 8003980:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	88fa      	ldrh	r2, [r7, #6]
 8003988:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003994:	d108      	bne.n	80039a8 <HAL_UART_Transmit+0x68>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d104      	bne.n	80039a8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800399e:	2300      	movs	r3, #0
 80039a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	61bb      	str	r3, [r7, #24]
 80039a6:	e003      	b.n	80039b0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039ac:	2300      	movs	r3, #0
 80039ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039b0:	e02f      	b.n	8003a12 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2200      	movs	r2, #0
 80039ba:	2180      	movs	r1, #128	@ 0x80
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 fb67 	bl	8004090 <UART_WaitOnFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d004      	beq.n	80039d2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2220      	movs	r2, #32
 80039cc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e03b      	b.n	8003a4a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10b      	bne.n	80039f0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	881a      	ldrh	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039e4:	b292      	uxth	r2, r2
 80039e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	3302      	adds	r3, #2
 80039ec:	61bb      	str	r3, [r7, #24]
 80039ee:	e007      	b.n	8003a00 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	781a      	ldrb	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	3301      	adds	r3, #1
 80039fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1c9      	bne.n	80039b2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2200      	movs	r2, #0
 8003a26:	2140      	movs	r1, #64	@ 0x40
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 fb31 	bl	8004090 <UART_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d004      	beq.n	8003a3e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2220      	movs	r2, #32
 8003a38:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e005      	b.n	8003a4a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2220      	movs	r2, #32
 8003a42:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	e000      	b.n	8003a4a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003a48:	2302      	movs	r3, #2
  }
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3720      	adds	r7, #32
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b088      	sub	sp, #32
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	4b92      	ldr	r3, [pc, #584]	@ (8003cc8 <UART_SetConfig+0x274>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	6812      	ldr	r2, [r2, #0]
 8003a86:	6979      	ldr	r1, [r7, #20]
 8003a88:	430b      	orrs	r3, r1
 8003a8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a80      	ldr	r2, [pc, #512]	@ (8003ccc <UART_SetConfig+0x278>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d120      	bne.n	8003b12 <UART_SetConfig+0xbe>
 8003ad0:	4b7f      	ldr	r3, [pc, #508]	@ (8003cd0 <UART_SetConfig+0x27c>)
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	f003 0303 	and.w	r3, r3, #3
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d817      	bhi.n	8003b0c <UART_SetConfig+0xb8>
 8003adc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae4 <UART_SetConfig+0x90>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003af5 	.word	0x08003af5
 8003ae8:	08003b01 	.word	0x08003b01
 8003aec:	08003b07 	.word	0x08003b07
 8003af0:	08003afb 	.word	0x08003afb
 8003af4:	2301      	movs	r3, #1
 8003af6:	77fb      	strb	r3, [r7, #31]
 8003af8:	e0b5      	b.n	8003c66 <UART_SetConfig+0x212>
 8003afa:	2302      	movs	r3, #2
 8003afc:	77fb      	strb	r3, [r7, #31]
 8003afe:	e0b2      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b00:	2304      	movs	r3, #4
 8003b02:	77fb      	strb	r3, [r7, #31]
 8003b04:	e0af      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b06:	2308      	movs	r3, #8
 8003b08:	77fb      	strb	r3, [r7, #31]
 8003b0a:	e0ac      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b0c:	2310      	movs	r3, #16
 8003b0e:	77fb      	strb	r3, [r7, #31]
 8003b10:	e0a9      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a6f      	ldr	r2, [pc, #444]	@ (8003cd4 <UART_SetConfig+0x280>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d124      	bne.n	8003b66 <UART_SetConfig+0x112>
 8003b1c:	4b6c      	ldr	r3, [pc, #432]	@ (8003cd0 <UART_SetConfig+0x27c>)
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b28:	d011      	beq.n	8003b4e <UART_SetConfig+0xfa>
 8003b2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b2e:	d817      	bhi.n	8003b60 <UART_SetConfig+0x10c>
 8003b30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b34:	d011      	beq.n	8003b5a <UART_SetConfig+0x106>
 8003b36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b3a:	d811      	bhi.n	8003b60 <UART_SetConfig+0x10c>
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <UART_SetConfig+0xf4>
 8003b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b44:	d006      	beq.n	8003b54 <UART_SetConfig+0x100>
 8003b46:	e00b      	b.n	8003b60 <UART_SetConfig+0x10c>
 8003b48:	2300      	movs	r3, #0
 8003b4a:	77fb      	strb	r3, [r7, #31]
 8003b4c:	e08b      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b4e:	2302      	movs	r3, #2
 8003b50:	77fb      	strb	r3, [r7, #31]
 8003b52:	e088      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b54:	2304      	movs	r3, #4
 8003b56:	77fb      	strb	r3, [r7, #31]
 8003b58:	e085      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b5a:	2308      	movs	r3, #8
 8003b5c:	77fb      	strb	r3, [r7, #31]
 8003b5e:	e082      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b60:	2310      	movs	r3, #16
 8003b62:	77fb      	strb	r3, [r7, #31]
 8003b64:	e07f      	b.n	8003c66 <UART_SetConfig+0x212>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a5b      	ldr	r2, [pc, #364]	@ (8003cd8 <UART_SetConfig+0x284>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d124      	bne.n	8003bba <UART_SetConfig+0x166>
 8003b70:	4b57      	ldr	r3, [pc, #348]	@ (8003cd0 <UART_SetConfig+0x27c>)
 8003b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b74:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003b78:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003b7c:	d011      	beq.n	8003ba2 <UART_SetConfig+0x14e>
 8003b7e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003b82:	d817      	bhi.n	8003bb4 <UART_SetConfig+0x160>
 8003b84:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003b88:	d011      	beq.n	8003bae <UART_SetConfig+0x15a>
 8003b8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003b8e:	d811      	bhi.n	8003bb4 <UART_SetConfig+0x160>
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <UART_SetConfig+0x148>
 8003b94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b98:	d006      	beq.n	8003ba8 <UART_SetConfig+0x154>
 8003b9a:	e00b      	b.n	8003bb4 <UART_SetConfig+0x160>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	77fb      	strb	r3, [r7, #31]
 8003ba0:	e061      	b.n	8003c66 <UART_SetConfig+0x212>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	77fb      	strb	r3, [r7, #31]
 8003ba6:	e05e      	b.n	8003c66 <UART_SetConfig+0x212>
 8003ba8:	2304      	movs	r3, #4
 8003baa:	77fb      	strb	r3, [r7, #31]
 8003bac:	e05b      	b.n	8003c66 <UART_SetConfig+0x212>
 8003bae:	2308      	movs	r3, #8
 8003bb0:	77fb      	strb	r3, [r7, #31]
 8003bb2:	e058      	b.n	8003c66 <UART_SetConfig+0x212>
 8003bb4:	2310      	movs	r3, #16
 8003bb6:	77fb      	strb	r3, [r7, #31]
 8003bb8:	e055      	b.n	8003c66 <UART_SetConfig+0x212>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a47      	ldr	r2, [pc, #284]	@ (8003cdc <UART_SetConfig+0x288>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d124      	bne.n	8003c0e <UART_SetConfig+0x1ba>
 8003bc4:	4b42      	ldr	r3, [pc, #264]	@ (8003cd0 <UART_SetConfig+0x27c>)
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003bcc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bd0:	d011      	beq.n	8003bf6 <UART_SetConfig+0x1a2>
 8003bd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bd6:	d817      	bhi.n	8003c08 <UART_SetConfig+0x1b4>
 8003bd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bdc:	d011      	beq.n	8003c02 <UART_SetConfig+0x1ae>
 8003bde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003be2:	d811      	bhi.n	8003c08 <UART_SetConfig+0x1b4>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <UART_SetConfig+0x19c>
 8003be8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bec:	d006      	beq.n	8003bfc <UART_SetConfig+0x1a8>
 8003bee:	e00b      	b.n	8003c08 <UART_SetConfig+0x1b4>
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	77fb      	strb	r3, [r7, #31]
 8003bf4:	e037      	b.n	8003c66 <UART_SetConfig+0x212>
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	77fb      	strb	r3, [r7, #31]
 8003bfa:	e034      	b.n	8003c66 <UART_SetConfig+0x212>
 8003bfc:	2304      	movs	r3, #4
 8003bfe:	77fb      	strb	r3, [r7, #31]
 8003c00:	e031      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c02:	2308      	movs	r3, #8
 8003c04:	77fb      	strb	r3, [r7, #31]
 8003c06:	e02e      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c08:	2310      	movs	r3, #16
 8003c0a:	77fb      	strb	r3, [r7, #31]
 8003c0c:	e02b      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a33      	ldr	r2, [pc, #204]	@ (8003ce0 <UART_SetConfig+0x28c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d124      	bne.n	8003c62 <UART_SetConfig+0x20e>
 8003c18:	4b2d      	ldr	r3, [pc, #180]	@ (8003cd0 <UART_SetConfig+0x27c>)
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003c20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c24:	d011      	beq.n	8003c4a <UART_SetConfig+0x1f6>
 8003c26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c2a:	d817      	bhi.n	8003c5c <UART_SetConfig+0x208>
 8003c2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c30:	d011      	beq.n	8003c56 <UART_SetConfig+0x202>
 8003c32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c36:	d811      	bhi.n	8003c5c <UART_SetConfig+0x208>
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <UART_SetConfig+0x1f0>
 8003c3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c40:	d006      	beq.n	8003c50 <UART_SetConfig+0x1fc>
 8003c42:	e00b      	b.n	8003c5c <UART_SetConfig+0x208>
 8003c44:	2300      	movs	r3, #0
 8003c46:	77fb      	strb	r3, [r7, #31]
 8003c48:	e00d      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	77fb      	strb	r3, [r7, #31]
 8003c4e:	e00a      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c50:	2304      	movs	r3, #4
 8003c52:	77fb      	strb	r3, [r7, #31]
 8003c54:	e007      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c56:	2308      	movs	r3, #8
 8003c58:	77fb      	strb	r3, [r7, #31]
 8003c5a:	e004      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	77fb      	strb	r3, [r7, #31]
 8003c60:	e001      	b.n	8003c66 <UART_SetConfig+0x212>
 8003c62:	2310      	movs	r3, #16
 8003c64:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c6e:	d16b      	bne.n	8003d48 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003c70:	7ffb      	ldrb	r3, [r7, #31]
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d838      	bhi.n	8003ce8 <UART_SetConfig+0x294>
 8003c76:	a201      	add	r2, pc, #4	@ (adr r2, 8003c7c <UART_SetConfig+0x228>)
 8003c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7c:	08003ca1 	.word	0x08003ca1
 8003c80:	08003ca9 	.word	0x08003ca9
 8003c84:	08003cb1 	.word	0x08003cb1
 8003c88:	08003ce9 	.word	0x08003ce9
 8003c8c:	08003cb7 	.word	0x08003cb7
 8003c90:	08003ce9 	.word	0x08003ce9
 8003c94:	08003ce9 	.word	0x08003ce9
 8003c98:	08003ce9 	.word	0x08003ce9
 8003c9c:	08003cbf 	.word	0x08003cbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ca0:	f7ff fb9e 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 8003ca4:	61b8      	str	r0, [r7, #24]
        break;
 8003ca6:	e024      	b.n	8003cf2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ca8:	f7ff fbbc 	bl	8003424 <HAL_RCC_GetPCLK2Freq>
 8003cac:	61b8      	str	r0, [r7, #24]
        break;
 8003cae:	e020      	b.n	8003cf2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce4 <UART_SetConfig+0x290>)
 8003cb2:	61bb      	str	r3, [r7, #24]
        break;
 8003cb4:	e01d      	b.n	8003cf2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cb6:	f7ff fb33 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003cba:	61b8      	str	r0, [r7, #24]
        break;
 8003cbc:	e019      	b.n	8003cf2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cc2:	61bb      	str	r3, [r7, #24]
        break;
 8003cc4:	e015      	b.n	8003cf2 <UART_SetConfig+0x29e>
 8003cc6:	bf00      	nop
 8003cc8:	efff69f3 	.word	0xefff69f3
 8003ccc:	40013800 	.word	0x40013800
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40004400 	.word	0x40004400
 8003cd8:	40004800 	.word	0x40004800
 8003cdc:	40004c00 	.word	0x40004c00
 8003ce0:	40005000 	.word	0x40005000
 8003ce4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	77bb      	strb	r3, [r7, #30]
        break;
 8003cf0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d073      	beq.n	8003de0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	005a      	lsls	r2, r3, #1
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	085b      	lsrs	r3, r3, #1
 8003d02:	441a      	add	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	2b0f      	cmp	r3, #15
 8003d12:	d916      	bls.n	8003d42 <UART_SetConfig+0x2ee>
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d1a:	d212      	bcs.n	8003d42 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	f023 030f 	bic.w	r3, r3, #15
 8003d24:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	085b      	lsrs	r3, r3, #1
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	89fb      	ldrh	r3, [r7, #14]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	89fa      	ldrh	r2, [r7, #14]
 8003d3e:	60da      	str	r2, [r3, #12]
 8003d40:	e04e      	b.n	8003de0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	77bb      	strb	r3, [r7, #30]
 8003d46:	e04b      	b.n	8003de0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d48:	7ffb      	ldrb	r3, [r7, #31]
 8003d4a:	2b08      	cmp	r3, #8
 8003d4c:	d827      	bhi.n	8003d9e <UART_SetConfig+0x34a>
 8003d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d54 <UART_SetConfig+0x300>)
 8003d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d54:	08003d79 	.word	0x08003d79
 8003d58:	08003d81 	.word	0x08003d81
 8003d5c:	08003d89 	.word	0x08003d89
 8003d60:	08003d9f 	.word	0x08003d9f
 8003d64:	08003d8f 	.word	0x08003d8f
 8003d68:	08003d9f 	.word	0x08003d9f
 8003d6c:	08003d9f 	.word	0x08003d9f
 8003d70:	08003d9f 	.word	0x08003d9f
 8003d74:	08003d97 	.word	0x08003d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d78:	f7ff fb32 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 8003d7c:	61b8      	str	r0, [r7, #24]
        break;
 8003d7e:	e013      	b.n	8003da8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d80:	f7ff fb50 	bl	8003424 <HAL_RCC_GetPCLK2Freq>
 8003d84:	61b8      	str	r0, [r7, #24]
        break;
 8003d86:	e00f      	b.n	8003da8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d88:	4b1b      	ldr	r3, [pc, #108]	@ (8003df8 <UART_SetConfig+0x3a4>)
 8003d8a:	61bb      	str	r3, [r7, #24]
        break;
 8003d8c:	e00c      	b.n	8003da8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d8e:	f7ff fac7 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003d92:	61b8      	str	r0, [r7, #24]
        break;
 8003d94:	e008      	b.n	8003da8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d9a:	61bb      	str	r3, [r7, #24]
        break;
 8003d9c:	e004      	b.n	8003da8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	77bb      	strb	r3, [r7, #30]
        break;
 8003da6:	bf00      	nop
    }

    if (pclk != 0U)
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d018      	beq.n	8003de0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	085a      	lsrs	r2, r3, #1
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	441a      	add	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	2b0f      	cmp	r3, #15
 8003dc6:	d909      	bls.n	8003ddc <UART_SetConfig+0x388>
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dce:	d205      	bcs.n	8003ddc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60da      	str	r2, [r3, #12]
 8003dda:	e001      	b.n	8003de0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003dec:	7fbb      	ldrb	r3, [r7, #30]
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3720      	adds	r7, #32
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	007a1200 	.word	0x007a1200

08003dfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	f003 0308 	and.w	r3, r3, #8
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00a      	beq.n	8003e26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00a      	beq.n	8003e48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00a      	beq.n	8003e6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	f003 0310 	and.w	r3, r3, #16
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00a      	beq.n	8003eae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00a      	beq.n	8003ed0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d01a      	beq.n	8003f12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003efa:	d10a      	bne.n	8003f12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00a      	beq.n	8003f34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	605a      	str	r2, [r3, #4]
  }
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b098      	sub	sp, #96	@ 0x60
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f50:	f7fc ff1a 	bl	8000d88 <HAL_GetTick>
 8003f54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d12e      	bne.n	8003fc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f88c 	bl	8004090 <UART_WaitOnFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d021      	beq.n	8003fc2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f86:	e853 3f00 	ldrex	r3, [r3]
 8003f8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f92:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f9e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fa4:	e841 2300 	strex	r3, r2, [r1]
 8003fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e6      	bne.n	8003f7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e062      	b.n	8004088 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d149      	bne.n	8004064 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f856 	bl	8004090 <UART_WaitOnFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d03c      	beq.n	8004064 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff2:	e853 3f00 	ldrex	r3, [r3]
 8003ff6:	623b      	str	r3, [r7, #32]
   return(result);
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ffe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	461a      	mov	r2, r3
 8004006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004008:	633b      	str	r3, [r7, #48]	@ 0x30
 800400a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800400c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800400e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004010:	e841 2300 	strex	r3, r2, [r1]
 8004014:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1e6      	bne.n	8003fea <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3308      	adds	r3, #8
 8004022:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	e853 3f00 	ldrex	r3, [r3]
 800402a:	60fb      	str	r3, [r7, #12]
   return(result);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f023 0301 	bic.w	r3, r3, #1
 8004032:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3308      	adds	r3, #8
 800403a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800403c:	61fa      	str	r2, [r7, #28]
 800403e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004040:	69b9      	ldr	r1, [r7, #24]
 8004042:	69fa      	ldr	r2, [r7, #28]
 8004044:	e841 2300 	strex	r3, r2, [r1]
 8004048:	617b      	str	r3, [r7, #20]
   return(result);
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1e5      	bne.n	800401c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2220      	movs	r2, #32
 8004054:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e011      	b.n	8004088 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2220      	movs	r2, #32
 8004068:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2220      	movs	r2, #32
 800406e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3758      	adds	r7, #88	@ 0x58
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040a0:	e04f      	b.n	8004142 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a8:	d04b      	beq.n	8004142 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040aa:	f7fc fe6d 	bl	8000d88 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d302      	bcc.n	80040c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e04e      	b.n	8004162 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d037      	beq.n	8004142 <UART_WaitOnFlagUntilTimeout+0xb2>
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b80      	cmp	r3, #128	@ 0x80
 80040d6:	d034      	beq.n	8004142 <UART_WaitOnFlagUntilTimeout+0xb2>
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b40      	cmp	r3, #64	@ 0x40
 80040dc:	d031      	beq.n	8004142 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d110      	bne.n	800410e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2208      	movs	r2, #8
 80040f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f838 	bl	800416a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2208      	movs	r2, #8
 80040fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e029      	b.n	8004162 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800411c:	d111      	bne.n	8004142 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f81e 	bl	800416a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e00f      	b.n	8004162 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69da      	ldr	r2, [r3, #28]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	4013      	ands	r3, r2
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	429a      	cmp	r2, r3
 8004150:	bf0c      	ite	eq
 8004152:	2301      	moveq	r3, #1
 8004154:	2300      	movne	r3, #0
 8004156:	b2db      	uxtb	r3, r3
 8004158:	461a      	mov	r2, r3
 800415a:	79fb      	ldrb	r3, [r7, #7]
 800415c:	429a      	cmp	r2, r3
 800415e:	d0a0      	beq.n	80040a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800416a:	b480      	push	{r7}
 800416c:	b095      	sub	sp, #84	@ 0x54
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800417a:	e853 3f00 	ldrex	r3, [r3]
 800417e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004182:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004186:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	461a      	mov	r2, r3
 800418e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004190:	643b      	str	r3, [r7, #64]	@ 0x40
 8004192:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004194:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004196:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004198:	e841 2300 	strex	r3, r2, [r1]
 800419c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800419e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1e6      	bne.n	8004172 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3308      	adds	r3, #8
 80041aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	6a3b      	ldr	r3, [r7, #32]
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3308      	adds	r3, #8
 80041c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041cc:	e841 2300 	strex	r3, r2, [r1]
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e5      	bne.n	80041a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d118      	bne.n	8004212 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	e853 3f00 	ldrex	r3, [r3]
 80041ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f023 0310 	bic.w	r3, r3, #16
 80041f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041fe:	61bb      	str	r3, [r7, #24]
 8004200:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004202:	6979      	ldr	r1, [r7, #20]
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	613b      	str	r3, [r7, #16]
   return(result);
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1e6      	bne.n	80041e0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2220      	movs	r2, #32
 8004216:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004226:	bf00      	nop
 8004228:	3754      	adds	r7, #84	@ 0x54
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
	...

08004234 <sniprintf>:
 8004234:	b40c      	push	{r2, r3}
 8004236:	b530      	push	{r4, r5, lr}
 8004238:	4b17      	ldr	r3, [pc, #92]	@ (8004298 <sniprintf+0x64>)
 800423a:	1e0c      	subs	r4, r1, #0
 800423c:	681d      	ldr	r5, [r3, #0]
 800423e:	b09d      	sub	sp, #116	@ 0x74
 8004240:	da08      	bge.n	8004254 <sniprintf+0x20>
 8004242:	238b      	movs	r3, #139	@ 0x8b
 8004244:	602b      	str	r3, [r5, #0]
 8004246:	f04f 30ff 	mov.w	r0, #4294967295
 800424a:	b01d      	add	sp, #116	@ 0x74
 800424c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004250:	b002      	add	sp, #8
 8004252:	4770      	bx	lr
 8004254:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004258:	f8ad 3014 	strh.w	r3, [sp, #20]
 800425c:	bf14      	ite	ne
 800425e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004262:	4623      	moveq	r3, r4
 8004264:	9304      	str	r3, [sp, #16]
 8004266:	9307      	str	r3, [sp, #28]
 8004268:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800426c:	9002      	str	r0, [sp, #8]
 800426e:	9006      	str	r0, [sp, #24]
 8004270:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004274:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004276:	ab21      	add	r3, sp, #132	@ 0x84
 8004278:	a902      	add	r1, sp, #8
 800427a:	4628      	mov	r0, r5
 800427c:	9301      	str	r3, [sp, #4]
 800427e:	f000 f995 	bl	80045ac <_svfiprintf_r>
 8004282:	1c43      	adds	r3, r0, #1
 8004284:	bfbc      	itt	lt
 8004286:	238b      	movlt	r3, #139	@ 0x8b
 8004288:	602b      	strlt	r3, [r5, #0]
 800428a:	2c00      	cmp	r4, #0
 800428c:	d0dd      	beq.n	800424a <sniprintf+0x16>
 800428e:	9b02      	ldr	r3, [sp, #8]
 8004290:	2200      	movs	r2, #0
 8004292:	701a      	strb	r2, [r3, #0]
 8004294:	e7d9      	b.n	800424a <sniprintf+0x16>
 8004296:	bf00      	nop
 8004298:	2000000c 	.word	0x2000000c

0800429c <memset>:
 800429c:	4402      	add	r2, r0
 800429e:	4603      	mov	r3, r0
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d100      	bne.n	80042a6 <memset+0xa>
 80042a4:	4770      	bx	lr
 80042a6:	f803 1b01 	strb.w	r1, [r3], #1
 80042aa:	e7f9      	b.n	80042a0 <memset+0x4>

080042ac <__errno>:
 80042ac:	4b01      	ldr	r3, [pc, #4]	@ (80042b4 <__errno+0x8>)
 80042ae:	6818      	ldr	r0, [r3, #0]
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	2000000c 	.word	0x2000000c

080042b8 <__libc_init_array>:
 80042b8:	b570      	push	{r4, r5, r6, lr}
 80042ba:	4d0d      	ldr	r5, [pc, #52]	@ (80042f0 <__libc_init_array+0x38>)
 80042bc:	4c0d      	ldr	r4, [pc, #52]	@ (80042f4 <__libc_init_array+0x3c>)
 80042be:	1b64      	subs	r4, r4, r5
 80042c0:	10a4      	asrs	r4, r4, #2
 80042c2:	2600      	movs	r6, #0
 80042c4:	42a6      	cmp	r6, r4
 80042c6:	d109      	bne.n	80042dc <__libc_init_array+0x24>
 80042c8:	4d0b      	ldr	r5, [pc, #44]	@ (80042f8 <__libc_init_array+0x40>)
 80042ca:	4c0c      	ldr	r4, [pc, #48]	@ (80042fc <__libc_init_array+0x44>)
 80042cc:	f000 fc66 	bl	8004b9c <_init>
 80042d0:	1b64      	subs	r4, r4, r5
 80042d2:	10a4      	asrs	r4, r4, #2
 80042d4:	2600      	movs	r6, #0
 80042d6:	42a6      	cmp	r6, r4
 80042d8:	d105      	bne.n	80042e6 <__libc_init_array+0x2e>
 80042da:	bd70      	pop	{r4, r5, r6, pc}
 80042dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80042e0:	4798      	blx	r3
 80042e2:	3601      	adds	r6, #1
 80042e4:	e7ee      	b.n	80042c4 <__libc_init_array+0xc>
 80042e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80042ea:	4798      	blx	r3
 80042ec:	3601      	adds	r6, #1
 80042ee:	e7f2      	b.n	80042d6 <__libc_init_array+0x1e>
 80042f0:	08004c58 	.word	0x08004c58
 80042f4:	08004c58 	.word	0x08004c58
 80042f8:	08004c58 	.word	0x08004c58
 80042fc:	08004c5c 	.word	0x08004c5c

08004300 <__retarget_lock_acquire_recursive>:
 8004300:	4770      	bx	lr

08004302 <__retarget_lock_release_recursive>:
 8004302:	4770      	bx	lr

08004304 <_free_r>:
 8004304:	b538      	push	{r3, r4, r5, lr}
 8004306:	4605      	mov	r5, r0
 8004308:	2900      	cmp	r1, #0
 800430a:	d041      	beq.n	8004390 <_free_r+0x8c>
 800430c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004310:	1f0c      	subs	r4, r1, #4
 8004312:	2b00      	cmp	r3, #0
 8004314:	bfb8      	it	lt
 8004316:	18e4      	addlt	r4, r4, r3
 8004318:	f000 f8e0 	bl	80044dc <__malloc_lock>
 800431c:	4a1d      	ldr	r2, [pc, #116]	@ (8004394 <_free_r+0x90>)
 800431e:	6813      	ldr	r3, [r2, #0]
 8004320:	b933      	cbnz	r3, 8004330 <_free_r+0x2c>
 8004322:	6063      	str	r3, [r4, #4]
 8004324:	6014      	str	r4, [r2, #0]
 8004326:	4628      	mov	r0, r5
 8004328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800432c:	f000 b8dc 	b.w	80044e8 <__malloc_unlock>
 8004330:	42a3      	cmp	r3, r4
 8004332:	d908      	bls.n	8004346 <_free_r+0x42>
 8004334:	6820      	ldr	r0, [r4, #0]
 8004336:	1821      	adds	r1, r4, r0
 8004338:	428b      	cmp	r3, r1
 800433a:	bf01      	itttt	eq
 800433c:	6819      	ldreq	r1, [r3, #0]
 800433e:	685b      	ldreq	r3, [r3, #4]
 8004340:	1809      	addeq	r1, r1, r0
 8004342:	6021      	streq	r1, [r4, #0]
 8004344:	e7ed      	b.n	8004322 <_free_r+0x1e>
 8004346:	461a      	mov	r2, r3
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	b10b      	cbz	r3, 8004350 <_free_r+0x4c>
 800434c:	42a3      	cmp	r3, r4
 800434e:	d9fa      	bls.n	8004346 <_free_r+0x42>
 8004350:	6811      	ldr	r1, [r2, #0]
 8004352:	1850      	adds	r0, r2, r1
 8004354:	42a0      	cmp	r0, r4
 8004356:	d10b      	bne.n	8004370 <_free_r+0x6c>
 8004358:	6820      	ldr	r0, [r4, #0]
 800435a:	4401      	add	r1, r0
 800435c:	1850      	adds	r0, r2, r1
 800435e:	4283      	cmp	r3, r0
 8004360:	6011      	str	r1, [r2, #0]
 8004362:	d1e0      	bne.n	8004326 <_free_r+0x22>
 8004364:	6818      	ldr	r0, [r3, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	6053      	str	r3, [r2, #4]
 800436a:	4408      	add	r0, r1
 800436c:	6010      	str	r0, [r2, #0]
 800436e:	e7da      	b.n	8004326 <_free_r+0x22>
 8004370:	d902      	bls.n	8004378 <_free_r+0x74>
 8004372:	230c      	movs	r3, #12
 8004374:	602b      	str	r3, [r5, #0]
 8004376:	e7d6      	b.n	8004326 <_free_r+0x22>
 8004378:	6820      	ldr	r0, [r4, #0]
 800437a:	1821      	adds	r1, r4, r0
 800437c:	428b      	cmp	r3, r1
 800437e:	bf04      	itt	eq
 8004380:	6819      	ldreq	r1, [r3, #0]
 8004382:	685b      	ldreq	r3, [r3, #4]
 8004384:	6063      	str	r3, [r4, #4]
 8004386:	bf04      	itt	eq
 8004388:	1809      	addeq	r1, r1, r0
 800438a:	6021      	streq	r1, [r4, #0]
 800438c:	6054      	str	r4, [r2, #4]
 800438e:	e7ca      	b.n	8004326 <_free_r+0x22>
 8004390:	bd38      	pop	{r3, r4, r5, pc}
 8004392:	bf00      	nop
 8004394:	200002a0 	.word	0x200002a0

08004398 <sbrk_aligned>:
 8004398:	b570      	push	{r4, r5, r6, lr}
 800439a:	4e0f      	ldr	r6, [pc, #60]	@ (80043d8 <sbrk_aligned+0x40>)
 800439c:	460c      	mov	r4, r1
 800439e:	6831      	ldr	r1, [r6, #0]
 80043a0:	4605      	mov	r5, r0
 80043a2:	b911      	cbnz	r1, 80043aa <sbrk_aligned+0x12>
 80043a4:	f000 fba6 	bl	8004af4 <_sbrk_r>
 80043a8:	6030      	str	r0, [r6, #0]
 80043aa:	4621      	mov	r1, r4
 80043ac:	4628      	mov	r0, r5
 80043ae:	f000 fba1 	bl	8004af4 <_sbrk_r>
 80043b2:	1c43      	adds	r3, r0, #1
 80043b4:	d103      	bne.n	80043be <sbrk_aligned+0x26>
 80043b6:	f04f 34ff 	mov.w	r4, #4294967295
 80043ba:	4620      	mov	r0, r4
 80043bc:	bd70      	pop	{r4, r5, r6, pc}
 80043be:	1cc4      	adds	r4, r0, #3
 80043c0:	f024 0403 	bic.w	r4, r4, #3
 80043c4:	42a0      	cmp	r0, r4
 80043c6:	d0f8      	beq.n	80043ba <sbrk_aligned+0x22>
 80043c8:	1a21      	subs	r1, r4, r0
 80043ca:	4628      	mov	r0, r5
 80043cc:	f000 fb92 	bl	8004af4 <_sbrk_r>
 80043d0:	3001      	adds	r0, #1
 80043d2:	d1f2      	bne.n	80043ba <sbrk_aligned+0x22>
 80043d4:	e7ef      	b.n	80043b6 <sbrk_aligned+0x1e>
 80043d6:	bf00      	nop
 80043d8:	2000029c 	.word	0x2000029c

080043dc <_malloc_r>:
 80043dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043e0:	1ccd      	adds	r5, r1, #3
 80043e2:	f025 0503 	bic.w	r5, r5, #3
 80043e6:	3508      	adds	r5, #8
 80043e8:	2d0c      	cmp	r5, #12
 80043ea:	bf38      	it	cc
 80043ec:	250c      	movcc	r5, #12
 80043ee:	2d00      	cmp	r5, #0
 80043f0:	4606      	mov	r6, r0
 80043f2:	db01      	blt.n	80043f8 <_malloc_r+0x1c>
 80043f4:	42a9      	cmp	r1, r5
 80043f6:	d904      	bls.n	8004402 <_malloc_r+0x26>
 80043f8:	230c      	movs	r3, #12
 80043fa:	6033      	str	r3, [r6, #0]
 80043fc:	2000      	movs	r0, #0
 80043fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004402:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044d8 <_malloc_r+0xfc>
 8004406:	f000 f869 	bl	80044dc <__malloc_lock>
 800440a:	f8d8 3000 	ldr.w	r3, [r8]
 800440e:	461c      	mov	r4, r3
 8004410:	bb44      	cbnz	r4, 8004464 <_malloc_r+0x88>
 8004412:	4629      	mov	r1, r5
 8004414:	4630      	mov	r0, r6
 8004416:	f7ff ffbf 	bl	8004398 <sbrk_aligned>
 800441a:	1c43      	adds	r3, r0, #1
 800441c:	4604      	mov	r4, r0
 800441e:	d158      	bne.n	80044d2 <_malloc_r+0xf6>
 8004420:	f8d8 4000 	ldr.w	r4, [r8]
 8004424:	4627      	mov	r7, r4
 8004426:	2f00      	cmp	r7, #0
 8004428:	d143      	bne.n	80044b2 <_malloc_r+0xd6>
 800442a:	2c00      	cmp	r4, #0
 800442c:	d04b      	beq.n	80044c6 <_malloc_r+0xea>
 800442e:	6823      	ldr	r3, [r4, #0]
 8004430:	4639      	mov	r1, r7
 8004432:	4630      	mov	r0, r6
 8004434:	eb04 0903 	add.w	r9, r4, r3
 8004438:	f000 fb5c 	bl	8004af4 <_sbrk_r>
 800443c:	4581      	cmp	r9, r0
 800443e:	d142      	bne.n	80044c6 <_malloc_r+0xea>
 8004440:	6821      	ldr	r1, [r4, #0]
 8004442:	1a6d      	subs	r5, r5, r1
 8004444:	4629      	mov	r1, r5
 8004446:	4630      	mov	r0, r6
 8004448:	f7ff ffa6 	bl	8004398 <sbrk_aligned>
 800444c:	3001      	adds	r0, #1
 800444e:	d03a      	beq.n	80044c6 <_malloc_r+0xea>
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	442b      	add	r3, r5
 8004454:	6023      	str	r3, [r4, #0]
 8004456:	f8d8 3000 	ldr.w	r3, [r8]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	bb62      	cbnz	r2, 80044b8 <_malloc_r+0xdc>
 800445e:	f8c8 7000 	str.w	r7, [r8]
 8004462:	e00f      	b.n	8004484 <_malloc_r+0xa8>
 8004464:	6822      	ldr	r2, [r4, #0]
 8004466:	1b52      	subs	r2, r2, r5
 8004468:	d420      	bmi.n	80044ac <_malloc_r+0xd0>
 800446a:	2a0b      	cmp	r2, #11
 800446c:	d917      	bls.n	800449e <_malloc_r+0xc2>
 800446e:	1961      	adds	r1, r4, r5
 8004470:	42a3      	cmp	r3, r4
 8004472:	6025      	str	r5, [r4, #0]
 8004474:	bf18      	it	ne
 8004476:	6059      	strne	r1, [r3, #4]
 8004478:	6863      	ldr	r3, [r4, #4]
 800447a:	bf08      	it	eq
 800447c:	f8c8 1000 	streq.w	r1, [r8]
 8004480:	5162      	str	r2, [r4, r5]
 8004482:	604b      	str	r3, [r1, #4]
 8004484:	4630      	mov	r0, r6
 8004486:	f000 f82f 	bl	80044e8 <__malloc_unlock>
 800448a:	f104 000b 	add.w	r0, r4, #11
 800448e:	1d23      	adds	r3, r4, #4
 8004490:	f020 0007 	bic.w	r0, r0, #7
 8004494:	1ac2      	subs	r2, r0, r3
 8004496:	bf1c      	itt	ne
 8004498:	1a1b      	subne	r3, r3, r0
 800449a:	50a3      	strne	r3, [r4, r2]
 800449c:	e7af      	b.n	80043fe <_malloc_r+0x22>
 800449e:	6862      	ldr	r2, [r4, #4]
 80044a0:	42a3      	cmp	r3, r4
 80044a2:	bf0c      	ite	eq
 80044a4:	f8c8 2000 	streq.w	r2, [r8]
 80044a8:	605a      	strne	r2, [r3, #4]
 80044aa:	e7eb      	b.n	8004484 <_malloc_r+0xa8>
 80044ac:	4623      	mov	r3, r4
 80044ae:	6864      	ldr	r4, [r4, #4]
 80044b0:	e7ae      	b.n	8004410 <_malloc_r+0x34>
 80044b2:	463c      	mov	r4, r7
 80044b4:	687f      	ldr	r7, [r7, #4]
 80044b6:	e7b6      	b.n	8004426 <_malloc_r+0x4a>
 80044b8:	461a      	mov	r2, r3
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	42a3      	cmp	r3, r4
 80044be:	d1fb      	bne.n	80044b8 <_malloc_r+0xdc>
 80044c0:	2300      	movs	r3, #0
 80044c2:	6053      	str	r3, [r2, #4]
 80044c4:	e7de      	b.n	8004484 <_malloc_r+0xa8>
 80044c6:	230c      	movs	r3, #12
 80044c8:	6033      	str	r3, [r6, #0]
 80044ca:	4630      	mov	r0, r6
 80044cc:	f000 f80c 	bl	80044e8 <__malloc_unlock>
 80044d0:	e794      	b.n	80043fc <_malloc_r+0x20>
 80044d2:	6005      	str	r5, [r0, #0]
 80044d4:	e7d6      	b.n	8004484 <_malloc_r+0xa8>
 80044d6:	bf00      	nop
 80044d8:	200002a0 	.word	0x200002a0

080044dc <__malloc_lock>:
 80044dc:	4801      	ldr	r0, [pc, #4]	@ (80044e4 <__malloc_lock+0x8>)
 80044de:	f7ff bf0f 	b.w	8004300 <__retarget_lock_acquire_recursive>
 80044e2:	bf00      	nop
 80044e4:	20000298 	.word	0x20000298

080044e8 <__malloc_unlock>:
 80044e8:	4801      	ldr	r0, [pc, #4]	@ (80044f0 <__malloc_unlock+0x8>)
 80044ea:	f7ff bf0a 	b.w	8004302 <__retarget_lock_release_recursive>
 80044ee:	bf00      	nop
 80044f0:	20000298 	.word	0x20000298

080044f4 <__ssputs_r>:
 80044f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044f8:	688e      	ldr	r6, [r1, #8]
 80044fa:	461f      	mov	r7, r3
 80044fc:	42be      	cmp	r6, r7
 80044fe:	680b      	ldr	r3, [r1, #0]
 8004500:	4682      	mov	sl, r0
 8004502:	460c      	mov	r4, r1
 8004504:	4690      	mov	r8, r2
 8004506:	d82d      	bhi.n	8004564 <__ssputs_r+0x70>
 8004508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800450c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004510:	d026      	beq.n	8004560 <__ssputs_r+0x6c>
 8004512:	6965      	ldr	r5, [r4, #20]
 8004514:	6909      	ldr	r1, [r1, #16]
 8004516:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800451a:	eba3 0901 	sub.w	r9, r3, r1
 800451e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004522:	1c7b      	adds	r3, r7, #1
 8004524:	444b      	add	r3, r9
 8004526:	106d      	asrs	r5, r5, #1
 8004528:	429d      	cmp	r5, r3
 800452a:	bf38      	it	cc
 800452c:	461d      	movcc	r5, r3
 800452e:	0553      	lsls	r3, r2, #21
 8004530:	d527      	bpl.n	8004582 <__ssputs_r+0x8e>
 8004532:	4629      	mov	r1, r5
 8004534:	f7ff ff52 	bl	80043dc <_malloc_r>
 8004538:	4606      	mov	r6, r0
 800453a:	b360      	cbz	r0, 8004596 <__ssputs_r+0xa2>
 800453c:	6921      	ldr	r1, [r4, #16]
 800453e:	464a      	mov	r2, r9
 8004540:	f000 fae8 	bl	8004b14 <memcpy>
 8004544:	89a3      	ldrh	r3, [r4, #12]
 8004546:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800454a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800454e:	81a3      	strh	r3, [r4, #12]
 8004550:	6126      	str	r6, [r4, #16]
 8004552:	6165      	str	r5, [r4, #20]
 8004554:	444e      	add	r6, r9
 8004556:	eba5 0509 	sub.w	r5, r5, r9
 800455a:	6026      	str	r6, [r4, #0]
 800455c:	60a5      	str	r5, [r4, #8]
 800455e:	463e      	mov	r6, r7
 8004560:	42be      	cmp	r6, r7
 8004562:	d900      	bls.n	8004566 <__ssputs_r+0x72>
 8004564:	463e      	mov	r6, r7
 8004566:	6820      	ldr	r0, [r4, #0]
 8004568:	4632      	mov	r2, r6
 800456a:	4641      	mov	r1, r8
 800456c:	f000 faa8 	bl	8004ac0 <memmove>
 8004570:	68a3      	ldr	r3, [r4, #8]
 8004572:	1b9b      	subs	r3, r3, r6
 8004574:	60a3      	str	r3, [r4, #8]
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	4433      	add	r3, r6
 800457a:	6023      	str	r3, [r4, #0]
 800457c:	2000      	movs	r0, #0
 800457e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004582:	462a      	mov	r2, r5
 8004584:	f000 fad4 	bl	8004b30 <_realloc_r>
 8004588:	4606      	mov	r6, r0
 800458a:	2800      	cmp	r0, #0
 800458c:	d1e0      	bne.n	8004550 <__ssputs_r+0x5c>
 800458e:	6921      	ldr	r1, [r4, #16]
 8004590:	4650      	mov	r0, sl
 8004592:	f7ff feb7 	bl	8004304 <_free_r>
 8004596:	230c      	movs	r3, #12
 8004598:	f8ca 3000 	str.w	r3, [sl]
 800459c:	89a3      	ldrh	r3, [r4, #12]
 800459e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045a2:	81a3      	strh	r3, [r4, #12]
 80045a4:	f04f 30ff 	mov.w	r0, #4294967295
 80045a8:	e7e9      	b.n	800457e <__ssputs_r+0x8a>
	...

080045ac <_svfiprintf_r>:
 80045ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045b0:	4698      	mov	r8, r3
 80045b2:	898b      	ldrh	r3, [r1, #12]
 80045b4:	061b      	lsls	r3, r3, #24
 80045b6:	b09d      	sub	sp, #116	@ 0x74
 80045b8:	4607      	mov	r7, r0
 80045ba:	460d      	mov	r5, r1
 80045bc:	4614      	mov	r4, r2
 80045be:	d510      	bpl.n	80045e2 <_svfiprintf_r+0x36>
 80045c0:	690b      	ldr	r3, [r1, #16]
 80045c2:	b973      	cbnz	r3, 80045e2 <_svfiprintf_r+0x36>
 80045c4:	2140      	movs	r1, #64	@ 0x40
 80045c6:	f7ff ff09 	bl	80043dc <_malloc_r>
 80045ca:	6028      	str	r0, [r5, #0]
 80045cc:	6128      	str	r0, [r5, #16]
 80045ce:	b930      	cbnz	r0, 80045de <_svfiprintf_r+0x32>
 80045d0:	230c      	movs	r3, #12
 80045d2:	603b      	str	r3, [r7, #0]
 80045d4:	f04f 30ff 	mov.w	r0, #4294967295
 80045d8:	b01d      	add	sp, #116	@ 0x74
 80045da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045de:	2340      	movs	r3, #64	@ 0x40
 80045e0:	616b      	str	r3, [r5, #20]
 80045e2:	2300      	movs	r3, #0
 80045e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80045e6:	2320      	movs	r3, #32
 80045e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80045f0:	2330      	movs	r3, #48	@ 0x30
 80045f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004790 <_svfiprintf_r+0x1e4>
 80045f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045fa:	f04f 0901 	mov.w	r9, #1
 80045fe:	4623      	mov	r3, r4
 8004600:	469a      	mov	sl, r3
 8004602:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004606:	b10a      	cbz	r2, 800460c <_svfiprintf_r+0x60>
 8004608:	2a25      	cmp	r2, #37	@ 0x25
 800460a:	d1f9      	bne.n	8004600 <_svfiprintf_r+0x54>
 800460c:	ebba 0b04 	subs.w	fp, sl, r4
 8004610:	d00b      	beq.n	800462a <_svfiprintf_r+0x7e>
 8004612:	465b      	mov	r3, fp
 8004614:	4622      	mov	r2, r4
 8004616:	4629      	mov	r1, r5
 8004618:	4638      	mov	r0, r7
 800461a:	f7ff ff6b 	bl	80044f4 <__ssputs_r>
 800461e:	3001      	adds	r0, #1
 8004620:	f000 80a7 	beq.w	8004772 <_svfiprintf_r+0x1c6>
 8004624:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004626:	445a      	add	r2, fp
 8004628:	9209      	str	r2, [sp, #36]	@ 0x24
 800462a:	f89a 3000 	ldrb.w	r3, [sl]
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 809f 	beq.w	8004772 <_svfiprintf_r+0x1c6>
 8004634:	2300      	movs	r3, #0
 8004636:	f04f 32ff 	mov.w	r2, #4294967295
 800463a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800463e:	f10a 0a01 	add.w	sl, sl, #1
 8004642:	9304      	str	r3, [sp, #16]
 8004644:	9307      	str	r3, [sp, #28]
 8004646:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800464a:	931a      	str	r3, [sp, #104]	@ 0x68
 800464c:	4654      	mov	r4, sl
 800464e:	2205      	movs	r2, #5
 8004650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004654:	484e      	ldr	r0, [pc, #312]	@ (8004790 <_svfiprintf_r+0x1e4>)
 8004656:	f7fb fdc3 	bl	80001e0 <memchr>
 800465a:	9a04      	ldr	r2, [sp, #16]
 800465c:	b9d8      	cbnz	r0, 8004696 <_svfiprintf_r+0xea>
 800465e:	06d0      	lsls	r0, r2, #27
 8004660:	bf44      	itt	mi
 8004662:	2320      	movmi	r3, #32
 8004664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004668:	0711      	lsls	r1, r2, #28
 800466a:	bf44      	itt	mi
 800466c:	232b      	movmi	r3, #43	@ 0x2b
 800466e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004672:	f89a 3000 	ldrb.w	r3, [sl]
 8004676:	2b2a      	cmp	r3, #42	@ 0x2a
 8004678:	d015      	beq.n	80046a6 <_svfiprintf_r+0xfa>
 800467a:	9a07      	ldr	r2, [sp, #28]
 800467c:	4654      	mov	r4, sl
 800467e:	2000      	movs	r0, #0
 8004680:	f04f 0c0a 	mov.w	ip, #10
 8004684:	4621      	mov	r1, r4
 8004686:	f811 3b01 	ldrb.w	r3, [r1], #1
 800468a:	3b30      	subs	r3, #48	@ 0x30
 800468c:	2b09      	cmp	r3, #9
 800468e:	d94b      	bls.n	8004728 <_svfiprintf_r+0x17c>
 8004690:	b1b0      	cbz	r0, 80046c0 <_svfiprintf_r+0x114>
 8004692:	9207      	str	r2, [sp, #28]
 8004694:	e014      	b.n	80046c0 <_svfiprintf_r+0x114>
 8004696:	eba0 0308 	sub.w	r3, r0, r8
 800469a:	fa09 f303 	lsl.w	r3, r9, r3
 800469e:	4313      	orrs	r3, r2
 80046a0:	9304      	str	r3, [sp, #16]
 80046a2:	46a2      	mov	sl, r4
 80046a4:	e7d2      	b.n	800464c <_svfiprintf_r+0xa0>
 80046a6:	9b03      	ldr	r3, [sp, #12]
 80046a8:	1d19      	adds	r1, r3, #4
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	9103      	str	r1, [sp, #12]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	bfbb      	ittet	lt
 80046b2:	425b      	neglt	r3, r3
 80046b4:	f042 0202 	orrlt.w	r2, r2, #2
 80046b8:	9307      	strge	r3, [sp, #28]
 80046ba:	9307      	strlt	r3, [sp, #28]
 80046bc:	bfb8      	it	lt
 80046be:	9204      	strlt	r2, [sp, #16]
 80046c0:	7823      	ldrb	r3, [r4, #0]
 80046c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80046c4:	d10a      	bne.n	80046dc <_svfiprintf_r+0x130>
 80046c6:	7863      	ldrb	r3, [r4, #1]
 80046c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80046ca:	d132      	bne.n	8004732 <_svfiprintf_r+0x186>
 80046cc:	9b03      	ldr	r3, [sp, #12]
 80046ce:	1d1a      	adds	r2, r3, #4
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	9203      	str	r2, [sp, #12]
 80046d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046d8:	3402      	adds	r4, #2
 80046da:	9305      	str	r3, [sp, #20]
 80046dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80047a0 <_svfiprintf_r+0x1f4>
 80046e0:	7821      	ldrb	r1, [r4, #0]
 80046e2:	2203      	movs	r2, #3
 80046e4:	4650      	mov	r0, sl
 80046e6:	f7fb fd7b 	bl	80001e0 <memchr>
 80046ea:	b138      	cbz	r0, 80046fc <_svfiprintf_r+0x150>
 80046ec:	9b04      	ldr	r3, [sp, #16]
 80046ee:	eba0 000a 	sub.w	r0, r0, sl
 80046f2:	2240      	movs	r2, #64	@ 0x40
 80046f4:	4082      	lsls	r2, r0
 80046f6:	4313      	orrs	r3, r2
 80046f8:	3401      	adds	r4, #1
 80046fa:	9304      	str	r3, [sp, #16]
 80046fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004700:	4824      	ldr	r0, [pc, #144]	@ (8004794 <_svfiprintf_r+0x1e8>)
 8004702:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004706:	2206      	movs	r2, #6
 8004708:	f7fb fd6a 	bl	80001e0 <memchr>
 800470c:	2800      	cmp	r0, #0
 800470e:	d036      	beq.n	800477e <_svfiprintf_r+0x1d2>
 8004710:	4b21      	ldr	r3, [pc, #132]	@ (8004798 <_svfiprintf_r+0x1ec>)
 8004712:	bb1b      	cbnz	r3, 800475c <_svfiprintf_r+0x1b0>
 8004714:	9b03      	ldr	r3, [sp, #12]
 8004716:	3307      	adds	r3, #7
 8004718:	f023 0307 	bic.w	r3, r3, #7
 800471c:	3308      	adds	r3, #8
 800471e:	9303      	str	r3, [sp, #12]
 8004720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004722:	4433      	add	r3, r6
 8004724:	9309      	str	r3, [sp, #36]	@ 0x24
 8004726:	e76a      	b.n	80045fe <_svfiprintf_r+0x52>
 8004728:	fb0c 3202 	mla	r2, ip, r2, r3
 800472c:	460c      	mov	r4, r1
 800472e:	2001      	movs	r0, #1
 8004730:	e7a8      	b.n	8004684 <_svfiprintf_r+0xd8>
 8004732:	2300      	movs	r3, #0
 8004734:	3401      	adds	r4, #1
 8004736:	9305      	str	r3, [sp, #20]
 8004738:	4619      	mov	r1, r3
 800473a:	f04f 0c0a 	mov.w	ip, #10
 800473e:	4620      	mov	r0, r4
 8004740:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004744:	3a30      	subs	r2, #48	@ 0x30
 8004746:	2a09      	cmp	r2, #9
 8004748:	d903      	bls.n	8004752 <_svfiprintf_r+0x1a6>
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0c6      	beq.n	80046dc <_svfiprintf_r+0x130>
 800474e:	9105      	str	r1, [sp, #20]
 8004750:	e7c4      	b.n	80046dc <_svfiprintf_r+0x130>
 8004752:	fb0c 2101 	mla	r1, ip, r1, r2
 8004756:	4604      	mov	r4, r0
 8004758:	2301      	movs	r3, #1
 800475a:	e7f0      	b.n	800473e <_svfiprintf_r+0x192>
 800475c:	ab03      	add	r3, sp, #12
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	462a      	mov	r2, r5
 8004762:	4b0e      	ldr	r3, [pc, #56]	@ (800479c <_svfiprintf_r+0x1f0>)
 8004764:	a904      	add	r1, sp, #16
 8004766:	4638      	mov	r0, r7
 8004768:	f3af 8000 	nop.w
 800476c:	1c42      	adds	r2, r0, #1
 800476e:	4606      	mov	r6, r0
 8004770:	d1d6      	bne.n	8004720 <_svfiprintf_r+0x174>
 8004772:	89ab      	ldrh	r3, [r5, #12]
 8004774:	065b      	lsls	r3, r3, #25
 8004776:	f53f af2d 	bmi.w	80045d4 <_svfiprintf_r+0x28>
 800477a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800477c:	e72c      	b.n	80045d8 <_svfiprintf_r+0x2c>
 800477e:	ab03      	add	r3, sp, #12
 8004780:	9300      	str	r3, [sp, #0]
 8004782:	462a      	mov	r2, r5
 8004784:	4b05      	ldr	r3, [pc, #20]	@ (800479c <_svfiprintf_r+0x1f0>)
 8004786:	a904      	add	r1, sp, #16
 8004788:	4638      	mov	r0, r7
 800478a:	f000 f879 	bl	8004880 <_printf_i>
 800478e:	e7ed      	b.n	800476c <_svfiprintf_r+0x1c0>
 8004790:	08004c1c 	.word	0x08004c1c
 8004794:	08004c26 	.word	0x08004c26
 8004798:	00000000 	.word	0x00000000
 800479c:	080044f5 	.word	0x080044f5
 80047a0:	08004c22 	.word	0x08004c22

080047a4 <_printf_common>:
 80047a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047a8:	4616      	mov	r6, r2
 80047aa:	4698      	mov	r8, r3
 80047ac:	688a      	ldr	r2, [r1, #8]
 80047ae:	690b      	ldr	r3, [r1, #16]
 80047b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047b4:	4293      	cmp	r3, r2
 80047b6:	bfb8      	it	lt
 80047b8:	4613      	movlt	r3, r2
 80047ba:	6033      	str	r3, [r6, #0]
 80047bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047c0:	4607      	mov	r7, r0
 80047c2:	460c      	mov	r4, r1
 80047c4:	b10a      	cbz	r2, 80047ca <_printf_common+0x26>
 80047c6:	3301      	adds	r3, #1
 80047c8:	6033      	str	r3, [r6, #0]
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	0699      	lsls	r1, r3, #26
 80047ce:	bf42      	ittt	mi
 80047d0:	6833      	ldrmi	r3, [r6, #0]
 80047d2:	3302      	addmi	r3, #2
 80047d4:	6033      	strmi	r3, [r6, #0]
 80047d6:	6825      	ldr	r5, [r4, #0]
 80047d8:	f015 0506 	ands.w	r5, r5, #6
 80047dc:	d106      	bne.n	80047ec <_printf_common+0x48>
 80047de:	f104 0a19 	add.w	sl, r4, #25
 80047e2:	68e3      	ldr	r3, [r4, #12]
 80047e4:	6832      	ldr	r2, [r6, #0]
 80047e6:	1a9b      	subs	r3, r3, r2
 80047e8:	42ab      	cmp	r3, r5
 80047ea:	dc26      	bgt.n	800483a <_printf_common+0x96>
 80047ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047f0:	6822      	ldr	r2, [r4, #0]
 80047f2:	3b00      	subs	r3, #0
 80047f4:	bf18      	it	ne
 80047f6:	2301      	movne	r3, #1
 80047f8:	0692      	lsls	r2, r2, #26
 80047fa:	d42b      	bmi.n	8004854 <_printf_common+0xb0>
 80047fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004800:	4641      	mov	r1, r8
 8004802:	4638      	mov	r0, r7
 8004804:	47c8      	blx	r9
 8004806:	3001      	adds	r0, #1
 8004808:	d01e      	beq.n	8004848 <_printf_common+0xa4>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	6922      	ldr	r2, [r4, #16]
 800480e:	f003 0306 	and.w	r3, r3, #6
 8004812:	2b04      	cmp	r3, #4
 8004814:	bf02      	ittt	eq
 8004816:	68e5      	ldreq	r5, [r4, #12]
 8004818:	6833      	ldreq	r3, [r6, #0]
 800481a:	1aed      	subeq	r5, r5, r3
 800481c:	68a3      	ldr	r3, [r4, #8]
 800481e:	bf0c      	ite	eq
 8004820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004824:	2500      	movne	r5, #0
 8004826:	4293      	cmp	r3, r2
 8004828:	bfc4      	itt	gt
 800482a:	1a9b      	subgt	r3, r3, r2
 800482c:	18ed      	addgt	r5, r5, r3
 800482e:	2600      	movs	r6, #0
 8004830:	341a      	adds	r4, #26
 8004832:	42b5      	cmp	r5, r6
 8004834:	d11a      	bne.n	800486c <_printf_common+0xc8>
 8004836:	2000      	movs	r0, #0
 8004838:	e008      	b.n	800484c <_printf_common+0xa8>
 800483a:	2301      	movs	r3, #1
 800483c:	4652      	mov	r2, sl
 800483e:	4641      	mov	r1, r8
 8004840:	4638      	mov	r0, r7
 8004842:	47c8      	blx	r9
 8004844:	3001      	adds	r0, #1
 8004846:	d103      	bne.n	8004850 <_printf_common+0xac>
 8004848:	f04f 30ff 	mov.w	r0, #4294967295
 800484c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004850:	3501      	adds	r5, #1
 8004852:	e7c6      	b.n	80047e2 <_printf_common+0x3e>
 8004854:	18e1      	adds	r1, r4, r3
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	2030      	movs	r0, #48	@ 0x30
 800485a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800485e:	4422      	add	r2, r4
 8004860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004864:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004868:	3302      	adds	r3, #2
 800486a:	e7c7      	b.n	80047fc <_printf_common+0x58>
 800486c:	2301      	movs	r3, #1
 800486e:	4622      	mov	r2, r4
 8004870:	4641      	mov	r1, r8
 8004872:	4638      	mov	r0, r7
 8004874:	47c8      	blx	r9
 8004876:	3001      	adds	r0, #1
 8004878:	d0e6      	beq.n	8004848 <_printf_common+0xa4>
 800487a:	3601      	adds	r6, #1
 800487c:	e7d9      	b.n	8004832 <_printf_common+0x8e>
	...

08004880 <_printf_i>:
 8004880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004884:	7e0f      	ldrb	r7, [r1, #24]
 8004886:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004888:	2f78      	cmp	r7, #120	@ 0x78
 800488a:	4691      	mov	r9, r2
 800488c:	4680      	mov	r8, r0
 800488e:	460c      	mov	r4, r1
 8004890:	469a      	mov	sl, r3
 8004892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004896:	d807      	bhi.n	80048a8 <_printf_i+0x28>
 8004898:	2f62      	cmp	r7, #98	@ 0x62
 800489a:	d80a      	bhi.n	80048b2 <_printf_i+0x32>
 800489c:	2f00      	cmp	r7, #0
 800489e:	f000 80d2 	beq.w	8004a46 <_printf_i+0x1c6>
 80048a2:	2f58      	cmp	r7, #88	@ 0x58
 80048a4:	f000 80b9 	beq.w	8004a1a <_printf_i+0x19a>
 80048a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048b0:	e03a      	b.n	8004928 <_printf_i+0xa8>
 80048b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048b6:	2b15      	cmp	r3, #21
 80048b8:	d8f6      	bhi.n	80048a8 <_printf_i+0x28>
 80048ba:	a101      	add	r1, pc, #4	@ (adr r1, 80048c0 <_printf_i+0x40>)
 80048bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048c0:	08004919 	.word	0x08004919
 80048c4:	0800492d 	.word	0x0800492d
 80048c8:	080048a9 	.word	0x080048a9
 80048cc:	080048a9 	.word	0x080048a9
 80048d0:	080048a9 	.word	0x080048a9
 80048d4:	080048a9 	.word	0x080048a9
 80048d8:	0800492d 	.word	0x0800492d
 80048dc:	080048a9 	.word	0x080048a9
 80048e0:	080048a9 	.word	0x080048a9
 80048e4:	080048a9 	.word	0x080048a9
 80048e8:	080048a9 	.word	0x080048a9
 80048ec:	08004a2d 	.word	0x08004a2d
 80048f0:	08004957 	.word	0x08004957
 80048f4:	080049e7 	.word	0x080049e7
 80048f8:	080048a9 	.word	0x080048a9
 80048fc:	080048a9 	.word	0x080048a9
 8004900:	08004a4f 	.word	0x08004a4f
 8004904:	080048a9 	.word	0x080048a9
 8004908:	08004957 	.word	0x08004957
 800490c:	080048a9 	.word	0x080048a9
 8004910:	080048a9 	.word	0x080048a9
 8004914:	080049ef 	.word	0x080049ef
 8004918:	6833      	ldr	r3, [r6, #0]
 800491a:	1d1a      	adds	r2, r3, #4
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6032      	str	r2, [r6, #0]
 8004920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004928:	2301      	movs	r3, #1
 800492a:	e09d      	b.n	8004a68 <_printf_i+0x1e8>
 800492c:	6833      	ldr	r3, [r6, #0]
 800492e:	6820      	ldr	r0, [r4, #0]
 8004930:	1d19      	adds	r1, r3, #4
 8004932:	6031      	str	r1, [r6, #0]
 8004934:	0606      	lsls	r6, r0, #24
 8004936:	d501      	bpl.n	800493c <_printf_i+0xbc>
 8004938:	681d      	ldr	r5, [r3, #0]
 800493a:	e003      	b.n	8004944 <_printf_i+0xc4>
 800493c:	0645      	lsls	r5, r0, #25
 800493e:	d5fb      	bpl.n	8004938 <_printf_i+0xb8>
 8004940:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004944:	2d00      	cmp	r5, #0
 8004946:	da03      	bge.n	8004950 <_printf_i+0xd0>
 8004948:	232d      	movs	r3, #45	@ 0x2d
 800494a:	426d      	negs	r5, r5
 800494c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004950:	4859      	ldr	r0, [pc, #356]	@ (8004ab8 <_printf_i+0x238>)
 8004952:	230a      	movs	r3, #10
 8004954:	e011      	b.n	800497a <_printf_i+0xfa>
 8004956:	6821      	ldr	r1, [r4, #0]
 8004958:	6833      	ldr	r3, [r6, #0]
 800495a:	0608      	lsls	r0, r1, #24
 800495c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004960:	d402      	bmi.n	8004968 <_printf_i+0xe8>
 8004962:	0649      	lsls	r1, r1, #25
 8004964:	bf48      	it	mi
 8004966:	b2ad      	uxthmi	r5, r5
 8004968:	2f6f      	cmp	r7, #111	@ 0x6f
 800496a:	4853      	ldr	r0, [pc, #332]	@ (8004ab8 <_printf_i+0x238>)
 800496c:	6033      	str	r3, [r6, #0]
 800496e:	bf14      	ite	ne
 8004970:	230a      	movne	r3, #10
 8004972:	2308      	moveq	r3, #8
 8004974:	2100      	movs	r1, #0
 8004976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800497a:	6866      	ldr	r6, [r4, #4]
 800497c:	60a6      	str	r6, [r4, #8]
 800497e:	2e00      	cmp	r6, #0
 8004980:	bfa2      	ittt	ge
 8004982:	6821      	ldrge	r1, [r4, #0]
 8004984:	f021 0104 	bicge.w	r1, r1, #4
 8004988:	6021      	strge	r1, [r4, #0]
 800498a:	b90d      	cbnz	r5, 8004990 <_printf_i+0x110>
 800498c:	2e00      	cmp	r6, #0
 800498e:	d04b      	beq.n	8004a28 <_printf_i+0x1a8>
 8004990:	4616      	mov	r6, r2
 8004992:	fbb5 f1f3 	udiv	r1, r5, r3
 8004996:	fb03 5711 	mls	r7, r3, r1, r5
 800499a:	5dc7      	ldrb	r7, [r0, r7]
 800499c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049a0:	462f      	mov	r7, r5
 80049a2:	42bb      	cmp	r3, r7
 80049a4:	460d      	mov	r5, r1
 80049a6:	d9f4      	bls.n	8004992 <_printf_i+0x112>
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d10b      	bne.n	80049c4 <_printf_i+0x144>
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	07df      	lsls	r7, r3, #31
 80049b0:	d508      	bpl.n	80049c4 <_printf_i+0x144>
 80049b2:	6923      	ldr	r3, [r4, #16]
 80049b4:	6861      	ldr	r1, [r4, #4]
 80049b6:	4299      	cmp	r1, r3
 80049b8:	bfde      	ittt	le
 80049ba:	2330      	movle	r3, #48	@ 0x30
 80049bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049c4:	1b92      	subs	r2, r2, r6
 80049c6:	6122      	str	r2, [r4, #16]
 80049c8:	f8cd a000 	str.w	sl, [sp]
 80049cc:	464b      	mov	r3, r9
 80049ce:	aa03      	add	r2, sp, #12
 80049d0:	4621      	mov	r1, r4
 80049d2:	4640      	mov	r0, r8
 80049d4:	f7ff fee6 	bl	80047a4 <_printf_common>
 80049d8:	3001      	adds	r0, #1
 80049da:	d14a      	bne.n	8004a72 <_printf_i+0x1f2>
 80049dc:	f04f 30ff 	mov.w	r0, #4294967295
 80049e0:	b004      	add	sp, #16
 80049e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	f043 0320 	orr.w	r3, r3, #32
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	4833      	ldr	r0, [pc, #204]	@ (8004abc <_printf_i+0x23c>)
 80049f0:	2778      	movs	r7, #120	@ 0x78
 80049f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	6831      	ldr	r1, [r6, #0]
 80049fa:	061f      	lsls	r7, r3, #24
 80049fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a00:	d402      	bmi.n	8004a08 <_printf_i+0x188>
 8004a02:	065f      	lsls	r7, r3, #25
 8004a04:	bf48      	it	mi
 8004a06:	b2ad      	uxthmi	r5, r5
 8004a08:	6031      	str	r1, [r6, #0]
 8004a0a:	07d9      	lsls	r1, r3, #31
 8004a0c:	bf44      	itt	mi
 8004a0e:	f043 0320 	orrmi.w	r3, r3, #32
 8004a12:	6023      	strmi	r3, [r4, #0]
 8004a14:	b11d      	cbz	r5, 8004a1e <_printf_i+0x19e>
 8004a16:	2310      	movs	r3, #16
 8004a18:	e7ac      	b.n	8004974 <_printf_i+0xf4>
 8004a1a:	4827      	ldr	r0, [pc, #156]	@ (8004ab8 <_printf_i+0x238>)
 8004a1c:	e7e9      	b.n	80049f2 <_printf_i+0x172>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	f023 0320 	bic.w	r3, r3, #32
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	e7f6      	b.n	8004a16 <_printf_i+0x196>
 8004a28:	4616      	mov	r6, r2
 8004a2a:	e7bd      	b.n	80049a8 <_printf_i+0x128>
 8004a2c:	6833      	ldr	r3, [r6, #0]
 8004a2e:	6825      	ldr	r5, [r4, #0]
 8004a30:	6961      	ldr	r1, [r4, #20]
 8004a32:	1d18      	adds	r0, r3, #4
 8004a34:	6030      	str	r0, [r6, #0]
 8004a36:	062e      	lsls	r6, r5, #24
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	d501      	bpl.n	8004a40 <_printf_i+0x1c0>
 8004a3c:	6019      	str	r1, [r3, #0]
 8004a3e:	e002      	b.n	8004a46 <_printf_i+0x1c6>
 8004a40:	0668      	lsls	r0, r5, #25
 8004a42:	d5fb      	bpl.n	8004a3c <_printf_i+0x1bc>
 8004a44:	8019      	strh	r1, [r3, #0]
 8004a46:	2300      	movs	r3, #0
 8004a48:	6123      	str	r3, [r4, #16]
 8004a4a:	4616      	mov	r6, r2
 8004a4c:	e7bc      	b.n	80049c8 <_printf_i+0x148>
 8004a4e:	6833      	ldr	r3, [r6, #0]
 8004a50:	1d1a      	adds	r2, r3, #4
 8004a52:	6032      	str	r2, [r6, #0]
 8004a54:	681e      	ldr	r6, [r3, #0]
 8004a56:	6862      	ldr	r2, [r4, #4]
 8004a58:	2100      	movs	r1, #0
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	f7fb fbc0 	bl	80001e0 <memchr>
 8004a60:	b108      	cbz	r0, 8004a66 <_printf_i+0x1e6>
 8004a62:	1b80      	subs	r0, r0, r6
 8004a64:	6060      	str	r0, [r4, #4]
 8004a66:	6863      	ldr	r3, [r4, #4]
 8004a68:	6123      	str	r3, [r4, #16]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a70:	e7aa      	b.n	80049c8 <_printf_i+0x148>
 8004a72:	6923      	ldr	r3, [r4, #16]
 8004a74:	4632      	mov	r2, r6
 8004a76:	4649      	mov	r1, r9
 8004a78:	4640      	mov	r0, r8
 8004a7a:	47d0      	blx	sl
 8004a7c:	3001      	adds	r0, #1
 8004a7e:	d0ad      	beq.n	80049dc <_printf_i+0x15c>
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	079b      	lsls	r3, r3, #30
 8004a84:	d413      	bmi.n	8004aae <_printf_i+0x22e>
 8004a86:	68e0      	ldr	r0, [r4, #12]
 8004a88:	9b03      	ldr	r3, [sp, #12]
 8004a8a:	4298      	cmp	r0, r3
 8004a8c:	bfb8      	it	lt
 8004a8e:	4618      	movlt	r0, r3
 8004a90:	e7a6      	b.n	80049e0 <_printf_i+0x160>
 8004a92:	2301      	movs	r3, #1
 8004a94:	4632      	mov	r2, r6
 8004a96:	4649      	mov	r1, r9
 8004a98:	4640      	mov	r0, r8
 8004a9a:	47d0      	blx	sl
 8004a9c:	3001      	adds	r0, #1
 8004a9e:	d09d      	beq.n	80049dc <_printf_i+0x15c>
 8004aa0:	3501      	adds	r5, #1
 8004aa2:	68e3      	ldr	r3, [r4, #12]
 8004aa4:	9903      	ldr	r1, [sp, #12]
 8004aa6:	1a5b      	subs	r3, r3, r1
 8004aa8:	42ab      	cmp	r3, r5
 8004aaa:	dcf2      	bgt.n	8004a92 <_printf_i+0x212>
 8004aac:	e7eb      	b.n	8004a86 <_printf_i+0x206>
 8004aae:	2500      	movs	r5, #0
 8004ab0:	f104 0619 	add.w	r6, r4, #25
 8004ab4:	e7f5      	b.n	8004aa2 <_printf_i+0x222>
 8004ab6:	bf00      	nop
 8004ab8:	08004c2d 	.word	0x08004c2d
 8004abc:	08004c3e 	.word	0x08004c3e

08004ac0 <memmove>:
 8004ac0:	4288      	cmp	r0, r1
 8004ac2:	b510      	push	{r4, lr}
 8004ac4:	eb01 0402 	add.w	r4, r1, r2
 8004ac8:	d902      	bls.n	8004ad0 <memmove+0x10>
 8004aca:	4284      	cmp	r4, r0
 8004acc:	4623      	mov	r3, r4
 8004ace:	d807      	bhi.n	8004ae0 <memmove+0x20>
 8004ad0:	1e43      	subs	r3, r0, #1
 8004ad2:	42a1      	cmp	r1, r4
 8004ad4:	d008      	beq.n	8004ae8 <memmove+0x28>
 8004ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ada:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ade:	e7f8      	b.n	8004ad2 <memmove+0x12>
 8004ae0:	4402      	add	r2, r0
 8004ae2:	4601      	mov	r1, r0
 8004ae4:	428a      	cmp	r2, r1
 8004ae6:	d100      	bne.n	8004aea <memmove+0x2a>
 8004ae8:	bd10      	pop	{r4, pc}
 8004aea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004aee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004af2:	e7f7      	b.n	8004ae4 <memmove+0x24>

08004af4 <_sbrk_r>:
 8004af4:	b538      	push	{r3, r4, r5, lr}
 8004af6:	4d06      	ldr	r5, [pc, #24]	@ (8004b10 <_sbrk_r+0x1c>)
 8004af8:	2300      	movs	r3, #0
 8004afa:	4604      	mov	r4, r0
 8004afc:	4608      	mov	r0, r1
 8004afe:	602b      	str	r3, [r5, #0]
 8004b00:	f7fc f876 	bl	8000bf0 <_sbrk>
 8004b04:	1c43      	adds	r3, r0, #1
 8004b06:	d102      	bne.n	8004b0e <_sbrk_r+0x1a>
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	b103      	cbz	r3, 8004b0e <_sbrk_r+0x1a>
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	bd38      	pop	{r3, r4, r5, pc}
 8004b10:	20000294 	.word	0x20000294

08004b14 <memcpy>:
 8004b14:	440a      	add	r2, r1
 8004b16:	4291      	cmp	r1, r2
 8004b18:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b1c:	d100      	bne.n	8004b20 <memcpy+0xc>
 8004b1e:	4770      	bx	lr
 8004b20:	b510      	push	{r4, lr}
 8004b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b2a:	4291      	cmp	r1, r2
 8004b2c:	d1f9      	bne.n	8004b22 <memcpy+0xe>
 8004b2e:	bd10      	pop	{r4, pc}

08004b30 <_realloc_r>:
 8004b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b34:	4680      	mov	r8, r0
 8004b36:	4615      	mov	r5, r2
 8004b38:	460c      	mov	r4, r1
 8004b3a:	b921      	cbnz	r1, 8004b46 <_realloc_r+0x16>
 8004b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b40:	4611      	mov	r1, r2
 8004b42:	f7ff bc4b 	b.w	80043dc <_malloc_r>
 8004b46:	b92a      	cbnz	r2, 8004b54 <_realloc_r+0x24>
 8004b48:	f7ff fbdc 	bl	8004304 <_free_r>
 8004b4c:	2400      	movs	r4, #0
 8004b4e:	4620      	mov	r0, r4
 8004b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b54:	f000 f81a 	bl	8004b8c <_malloc_usable_size_r>
 8004b58:	4285      	cmp	r5, r0
 8004b5a:	4606      	mov	r6, r0
 8004b5c:	d802      	bhi.n	8004b64 <_realloc_r+0x34>
 8004b5e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b62:	d8f4      	bhi.n	8004b4e <_realloc_r+0x1e>
 8004b64:	4629      	mov	r1, r5
 8004b66:	4640      	mov	r0, r8
 8004b68:	f7ff fc38 	bl	80043dc <_malloc_r>
 8004b6c:	4607      	mov	r7, r0
 8004b6e:	2800      	cmp	r0, #0
 8004b70:	d0ec      	beq.n	8004b4c <_realloc_r+0x1c>
 8004b72:	42b5      	cmp	r5, r6
 8004b74:	462a      	mov	r2, r5
 8004b76:	4621      	mov	r1, r4
 8004b78:	bf28      	it	cs
 8004b7a:	4632      	movcs	r2, r6
 8004b7c:	f7ff ffca 	bl	8004b14 <memcpy>
 8004b80:	4621      	mov	r1, r4
 8004b82:	4640      	mov	r0, r8
 8004b84:	f7ff fbbe 	bl	8004304 <_free_r>
 8004b88:	463c      	mov	r4, r7
 8004b8a:	e7e0      	b.n	8004b4e <_realloc_r+0x1e>

08004b8c <_malloc_usable_size_r>:
 8004b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b90:	1f18      	subs	r0, r3, #4
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	bfbc      	itt	lt
 8004b96:	580b      	ldrlt	r3, [r1, r0]
 8004b98:	18c0      	addlt	r0, r0, r3
 8004b9a:	4770      	bx	lr

08004b9c <_init>:
 8004b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9e:	bf00      	nop
 8004ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ba2:	bc08      	pop	{r3}
 8004ba4:	469e      	mov	lr, r3
 8004ba6:	4770      	bx	lr

08004ba8 <_fini>:
 8004ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004baa:	bf00      	nop
 8004bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bae:	bc08      	pop	{r3}
 8004bb0:	469e      	mov	lr, r3
 8004bb2:	4770      	bx	lr
