#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Oct 15 09:59:11 2024
# Process ID: 33184
# Current directory: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6560 C:\Projects\ERN24004\Projects\Cora-Z7-07s-LED\Cora-Z7-07s-LED.xpr
# Log file: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :13790 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.574 ; gain = 498.137
file mkdir C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/constrs_1
file mkdir C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/constrs_1/new
close [ open C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/constrs_1/new/coraZ7.xdc w ]
add_files -fileset constrs_1 C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/constrs_1/new/coraZ7.xdc
file mkdir C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/sources_1/new
close [ open C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/sources_1/new/top.v w ]
add_files C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 15 10:01:59 2024] Launched synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/synth_1/runme.log
[Tue Oct 15 10:01:59 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/synth_1/top.dcp to C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 15 10:03:49 2024] Launched synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/synth_1/runme.log
[Tue Oct 15 10:03:50 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 05 2024-06:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1838.465 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370B9F66FA
set_property PROGRAM.FILE {C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Projects/ERN24004/Projects/Cora-Z7-07s-LED/Cora-Z7-07s-LED.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 11:40:31 2024...
