INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Assignment 1/Assignment 1.srcs/sources_1/new/sequencedetector_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_1001
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Assignment 1/Assignment 1.srcs/sim_1/new/sd_1001_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_1001_tb
