// Seed: 1070303661
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_13,
    output wor id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11
);
  assign id_3 = 1;
  module_0(
      id_13, id_13, id_13, id_13
  );
  wor id_14, id_15, id_16 = 1;
endmodule
