info:
  vlsir:
    model: ptap1
    port_map: {}
    port_order:
    - '1'
    - '2'
    spice_lib: resistors.lib
    spice_type: SUBCKT
name: ptap1_fixed
settings: {}
