Cache Log
Cache miss for memory address 20.
Cache miss for memory address 24.
Cache miss for memory address 26.
Cache miss for memory address 25.
Cache miss for memory address 31.
Cache miss for memory address 29.
Cache miss for memory address 30.
Cache miss for memory address 8.
Cache miss for memory address 9.
Cache miss for memory address 200.
Cache miss for memory address 201.
Cache miss for memory address 202.
Cache miss for memory address 203.
Cache miss for memory address 204.
Cache miss for memory address 205.
Cache miss for memory address 206.
Cache miss for memory address 207.
Cache miss for memory address 208.
Cache miss for memory address 209.
Cache miss for memory address 210.
Cache miss for memory address 211.
Cache miss for memory address 10.
Cache miss for memory address 11.
Cache miss for memory address 12.
Cache miss for memory address 13.
Cache miss for memory address 300.
Cache miss for memory address 301.
Cache miss for memory address 302.
Cache miss for memory address 303.
Cache miss for memory address 304.
Cache miss for memory address 305.
Cache miss for memory address 306.
Cache miss for memory address 307.
Cache miss for memory address 308.
Cache miss for memory address 309.
Cache miss for memory address 310.
Cache miss for memory address 311.
Cache miss for memory address 312.
Cache miss for memory address 313.
Cache miss for memory address 314.
Cache miss for memory address 315.
Cache miss for memory address 316.
Cache miss for memory address 317.
Cache miss for memory address 318.
Cache miss for memory address 319.
Cache miss for memory address 320.
Cache miss for memory address 321.
Cache miss for memory address 322.
Cache miss for memory address 323.
Cache miss for memory address 324.
Cache miss for memory address 325.
Cache miss for memory address 326.
Cache miss for memory address 327.
Cache miss for memory address 14.
Cache miss for memory address 15.
Cache miss for memory address 16.
Cache miss for memory address 17.
Cache miss for memory address 8.
Added a new cache line with tag 8. Current number of lines: 1.
Cache miss for memory address 26.
Added a new cache line with tag 26. Current number of lines: 2.
Cache hit for memory address 9.
Cache miss for memory address 200.
Added a new cache line with tag 200. Current number of lines: 3.
Cache hit for memory address 200.
Cache miss for memory address 20.
Added a new cache line with tag 20. Current number of lines: 4.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache miss for memory address 0.
Added a new cache line with tag 0. Current number of lines: 5.
Cache hit for memory address 203.
Cache hit for memory address 1.
Cache hit for memory address 204.
Cache miss for memory address 120.
Added a new cache line with tag 120. Current number of lines: 6.
Cache hit for memory address 120.
Cache hit for memory address 205.
Cache hit for memory address 120.
Cache hit for memory address 206.
Cache hit for memory address 1.
Cache hit for memory address 207.
Cache hit for memory address 24.
Cache hit for memory address 24.
Cache miss for memory address 208.
Added a new cache line with tag 208. Current number of lines: 7.
Cache hit for memory address 120.
Cache hit for memory address 209.
Cache hit for memory address 201.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache hit for memory address 0.
Cache hit for memory address 203.
Cache hit for memory address 1.
Cache hit for memory address 204.
Cache miss for memory address 119.
Added a new cache line with tag 119. Current number of lines: 8.
Cache hit for memory address 119.
Cache hit for memory address 205.
Cache hit for memory address 119.
Cache hit for memory address 206.
Cache hit for memory address 1.
Cache hit for memory address 207.
Cache hit for memory address 24.
Cache hit for memory address 24.
Cache hit for memory address 208.
Cache hit for memory address 119.
Cache hit for memory address 209.
Cache hit for memory address 201.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache hit for memory address 0.
Cache hit for memory address 203.
Cache hit for memory address 1.
Cache hit for memory address 204.
Cache miss for memory address 118.
Added a new cache line with tag 118. Current number of lines: 9.
Cache hit for memory address 118.
Cache hit for memory address 205.
Cache hit for memory address 118.
Cache hit for memory address 206.
Cache hit for memory address 1.
Cache hit for memory address 207.
Cache hit for memory address 24.
Cache hit for memory address 24.
Cache hit for memory address 208.
Cache hit for memory address 118.
Cache hit for memory address 209.
Cache hit for memory address 201.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache hit for memory address 0.
Cache hit for memory address 203.
Cache hit for memory address 1.
Cache hit for memory address 204.
Cache miss for memory address 117.
Added a new cache line with tag 117. Current number of lines: 10.
Cache hit for memory address 117.
Cache hit for memory address 205.
Cache hit for memory address 117.
Cache hit for memory address 206.
Cache hit for memory address 1.
Cache hit for memory address 207.
Cache hit for memory address 24.
Cache hit for memory address 24.
Cache hit for memory address 208.
Cache hit for memory address 117.
Cache hit for memory address 209.
Cache hit for memory address 201.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache hit for memory address 0.
Cache hit for memory address 203.
Cache hit for memory address 1.
Cache hit for memory address 204.
Cache miss for memory address 116.
Added a new cache line with tag 116. Current number of lines: 11.
Cache hit for memory address 116.
Cache hit for memory address 205.
Cache hit for memory address 116.
Cache hit for memory address 206.
Cache hit for memory address 1.
Cache hit for memory address 207.
Cache hit for memory address 24.
Cache hit for memory address 24.
Cache hit for memory address 208.
Cache hit for memory address 116.
Cache hit for memory address 209.
Cache hit for memory address 201.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache hit for memory address 0.
Cache hit for memory address 203.
Cache hit for memory address 1.
Cache hit for memory address 204.
Cache miss for memory address 115.
Added a new cache line with tag 115. Current number of lines: 12.
Cache hit for memory address 115.
Cache hit for memory address 205.
Cache hit for memory address 115.
Cache hit for memory address 206.
Cache hit for memory address 1.
Cache hit for memory address 207.
Cache hit for memory address 24.
Cache hit for memory address 24.
Cache hit for memory address 208.
Cache hit for memory address 115.
Cache hit for memory address 209.
Cache hit for memory address 201.
Cache hit for memory address 201.
Cache hit for memory address 24.
Cache hit for memory address 202.
Cache hit for memory address 0.
