// Seed: 687561567
module module_0 (
    input  wor id_0,
    output tri id_1
);
  assign id_1 = 1;
  parameter id_3 = 1;
  genvar id_4;
  assign id_4 = id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    output tri   id_2,
    input  tri0  id_3,
    output logic id_4,
    output logic id_5,
    input  wire  id_6
);
  initial
    forever begin : LABEL_0
      id_2 += 1;
      id_5 <= id_3;
      id_4 <= 1;
      if (-1) disable id_8;
    end
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
