
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.076164                       # Number of seconds simulated
sim_ticks                                 76164220500                       # Number of ticks simulated
final_tick                                76164220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 426806                       # Simulator instruction rate (inst/s)
host_op_rate                                   578628                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              121030481                       # Simulator tick rate (ticks/s)
host_mem_usage                                 704808                       # Number of bytes of host memory used
host_seconds                                   629.30                       # Real time elapsed on the host
sim_insts                                   268587997                       # Number of instructions simulated
sim_ops                                     364129637                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              64768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1012                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            560473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            289900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                850373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       560473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           560473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           560473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           289900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               850373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  64768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   64768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   76164104500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.680672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.824665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.238729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           92     38.66%     38.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     23.11%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41     17.23%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      4.62%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.62%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.10%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.26%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.84%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      7.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          238                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     21391250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                40366250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21137.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39887.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      768                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   75260972.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3163020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7197390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               605760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        29584710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12003840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      18254382060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            18318885585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.518255                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          76146620000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1127500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4704000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  76050721500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     31259750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      11516750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     64891000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4062660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             11703810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               905760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       104036970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        12904800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      18212074260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            18372033945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.216068                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          76136167250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1339000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10424000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  75874438750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     33605750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      16238000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    228175000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               10512745                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         10512745                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           358352                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            10353621                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 158549                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               453                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups       10353621                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits          10176487                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          177134                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         2201                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                 412                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       152328442                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          31324795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     296823676                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   10512745                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          10335036                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    120570609                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 748695                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          250                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 31096305                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                55568                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         152270064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.630636                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.327487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                84220036     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 3181126      2.09%     57.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3576240      2.35%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8932505      5.87%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7677128      5.04%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2369824      1.56%     72.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8056331      5.29%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1514679      0.99%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                32742195     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           152270064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.069014                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.948577                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                23304935                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             72171946                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 32079519                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             24339317                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                374347                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             391769297                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                374347                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                31464245                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               11609130                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         11355                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 47961301                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             60849686                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             389329916                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   39                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents              47856918                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              15898463                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 39437                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          528940735                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            993622291                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       700174114                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           820833                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            495071262                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                33869473                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               436                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           436                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                129773215                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads           128986784                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           46210927                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         76214158                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        22337550                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 388134438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                595                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                373335943                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3394                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       24005396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     47544244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           183                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    152270064                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.451801                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.582484                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           11457723      7.52%      7.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           39002445     25.61%     33.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34967073     22.96%     56.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27319077     17.94%     74.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           24447155     16.06%     90.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6487262      4.26%     94.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            8167293      5.36%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             162855      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             259181      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      152270064                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   4216      0.05%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    8      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               8721751     97.12%     97.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                49185      0.55%     97.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           103045      1.15%     98.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite          102012      1.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              802      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            205077123     54.93%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 404      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2849      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                287      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           123814206     33.16%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           42808767     11.47%     99.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         819402      0.22%     99.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        812103      0.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             373335943                       # Type of FU issued
system.cpu0.iq.rate                          2.450862                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    8980217                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.024054                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         904455817                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        410514150                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    370747142                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            3469744                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           1646433                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      1624771                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             380478474                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                1836884                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        90397544                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      8796827                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses        53629                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        20374                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      3316267                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                374347                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2803101                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                95692                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          388135033                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             2713                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts            128986784                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            46210927                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               485                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 94055                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1632                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         20374                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        356135                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2646                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              358781                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            372799765                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts            124415446                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           536178                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                   167931529                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 9824960                       # Number of branches executed
system.cpu0.iew.exec_stores                  43516083                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.447342                       # Inst execution rate
system.cpu0.iew.wb_sent                     372634912                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    372371913                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                312529048                       # num instructions producing a value
system.cpu0.iew.wb_consumers                417373897                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.444533                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.748799                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       24005395                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           358375                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    149093519                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.442290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.228529                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     26169871     17.55%     17.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     42792209     28.70%     46.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     19948149     13.38%     59.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     26004133     17.44%     77.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7766665      5.21%     82.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3857573      2.59%     84.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      9696847      6.50%     91.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7971452      5.35%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4886620      3.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    149093519                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           268587997                       # Number of instructions committed
system.cpu0.commit.committedOps             364129637                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     163084617                       # Number of memory references committed
system.cpu0.commit.loads                    120189957                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                   9815183                       # Number of branches committed
system.cpu0.commit.fp_insts                   1624353                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                364026646                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              154417                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          452      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       201041052     55.21%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            402      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2828      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           286      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      119377993     32.78%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      42082584     11.56%     99.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       811964      0.22%     99.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       812076      0.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        364129637                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              4886620                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   532341931                       # The number of ROB reads
system.cpu0.rob.rob_writes                  779448051                       # The number of ROB writes
system.cpu0.timesIdled                            424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          58378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  268587997                       # Number of Instructions Simulated
system.cpu0.committedOps                    364129637                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.567145                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.567145                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.763216                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.763216                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               664195337                       # number of integer regfile reads
system.cpu0.int_regfile_writes              318381939                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   812706                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  814080                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 91618674                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               185408060                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              187740967                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements                2                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          315.735718                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76910710                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              350                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         219744.885714                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   315.735718                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.308336                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.308336                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.339844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153825202                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153825202                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     34016160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34016160                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     42894550                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      42894550                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data     76910710                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        76910710                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     76910710                       # number of overall hits
system.cpu0.dcache.overall_hits::total       76910710                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         1604                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1604                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          112                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          112                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1716                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1716                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1716                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1716                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    162101500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    162101500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data      9527500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9527500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    171629000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    171629000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    171629000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    171629000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     34017764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34017764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     42894662                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     42894662                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     76912426                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76912426                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     76912426                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     76912426                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000003                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000022                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000022                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 101060.785536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101060.785536                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 85066.964286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85066.964286                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 100016.899767                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100016.899767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 100016.899767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100016.899767                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          435                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         1365                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1365                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1366                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1366                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1366                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1366                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          111                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          350                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          350                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     24544500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24544500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9390500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9390500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     33935000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     33935000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     33935000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     33935000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 102696.652720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102696.652720                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 84599.099099                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84599.099099                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 96957.142857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96957.142857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 96957.142857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96957.142857                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              302                       # number of replacements
system.cpu0.icache.tags.tagsinuse          337.937505                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31095313                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              721                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         43128.034674                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   337.937505                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.660034                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.660034                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         62193331                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        62193331                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     31095313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31095313                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     31095313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31095313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     31095313                       # number of overall hits
system.cpu0.icache.overall_hits::total       31095313                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          992                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          992                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          992                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           992                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          992                       # number of overall misses
system.cpu0.icache.overall_misses::total          992                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     80079500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80079500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     80079500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80079500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     80079500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80079500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     31096305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31096305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     31096305                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31096305                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     31096305                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31096305                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 80725.302419                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 80725.302419                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 80725.302419                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 80725.302419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 80725.302419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 80725.302419                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          376                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          270                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          270                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          270                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          722                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          722                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          722                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     60441000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     60441000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     60441000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     60441000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     60441000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     60441000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 83713.296399                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83713.296399                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 83713.296399                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83713.296399                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 83713.296399                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83713.296399                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON    76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   738.699863                       # Cycle average of tags in use
system.l2.tags.total_refs                         362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.357708                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       425.932149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       312.767714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.103987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.076359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.180347                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          739                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12012                       # Number of tag accesses
system.l2.tags.data_accesses                    12012                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.l2.ReadSharedReq_hits::cpu0.inst            54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu0.data             5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                59                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::total                       59                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  54                       # number of overall hits
system.l2.overall_hits::cpu0.data                   5                       # number of overall hits
system.l2.overall_hits::total                      59                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 111                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu0.inst          668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu0.data          234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             902                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                345                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1013                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               668                       # number of overall misses
system.l2.overall_misses::cpu0.data               345                       # number of overall misses
system.l2.overall_misses::total                  1013                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data      9224000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9224000                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.inst     58791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     24129000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     82920000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     58791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     33353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92144000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     58791000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     33353000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92144000                       # number of overall miss cycles
system.l2.ReadExReq_accesses::cpu0.data           111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.inst          722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data          239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              722                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              350                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1072                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             722                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             350                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1072                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.inst     0.925208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.979079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.938606                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.925208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.985714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944963                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.925208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.985714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944963                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 83099.099099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83099.099099                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.inst 88010.479042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 103115.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91929.046563                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 88010.479042                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 96675.362319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90961.500494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 88010.479042                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 96675.362319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90961.500494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu0.data          111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            111                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.inst          668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          902                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1013                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      8114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.inst     52121000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     21789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     73910000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     52121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     29903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82024000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     52121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     29903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82024000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.925208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.979079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.938606                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.925208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.985714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.944963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.925208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.985714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.944963                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 73099.099099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73099.099099                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 78025.449102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 93115.384615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81940.133038                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 78025.449102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 86675.362319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80971.372162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 78025.449102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 86675.362319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80971.372162                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                901                       # Transaction distribution
system.membus.trans_dist::ReadExReq               111                       # Transaction distribution
system.membus.trans_dist::ReadExResp              111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           901                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        64768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        64768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   64768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1012                       # Request fanout histogram
system.membus.reqLayer4.occupancy             1275500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5380500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1376                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  76164220500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               960                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        46144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  68544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1068     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1072                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             688000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1081500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
