data_ram_sim_netlist.v,verilog,xil_defaultlib,d:/Projects/course/local/8_pipeline_cpu/data/data_ram_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
