// Seed: 1565452673
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input logic id_6
    , id_15,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    input id_12,
    input id_13,
    output reg id_14
);
  initial begin
    id_2 <= 0;
    if (1) id_14 <= (id_15);
  end
endmodule
