

================================================================
== Vitis HLS Report for 'expectation_cost_3_s'
================================================================
* Date:           Thu Nov 20 16:57:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.498 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      555|      555|  5.550 us|  5.550 us|  555|  555|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%argmax_loc = alloca i64 1"   --->   Operation 13 'alloca' 'argmax_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_loc = alloca i64 1"   --->   Operation 14 'alloca' 'result_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i32 %d, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'd_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%d_load = load i4 %d_addr"   --->   Operation 16 'load' 'd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%d_addr_1 = getelementptr i32 %d, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'd_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load = load i4 %d_addr"   --->   Operation 18 'load' 'd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%d_load_1 = load i4 %d_addr_1"   --->   Operation 19 'load' 'd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%d_addr_2 = getelementptr i32 %d, i64 0, i64 2"   --->   Operation 20 'getelementptr' 'd_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_1 = load i4 %d_addr_1"   --->   Operation 21 'load' 'd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 22 [2/2] (2.32ns)   --->   "%d_load_2 = load i4 %d_addr_2"   --->   Operation 22 'load' 'd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%d_addr_3 = getelementptr i32 %d, i64 0, i64 3"   --->   Operation 23 'getelementptr' 'd_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_2 = load i4 %d_addr_2"   --->   Operation 24 'load' 'd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [2/2] (2.32ns)   --->   "%d_load_3 = load i4 %d_addr_3"   --->   Operation 25 'load' 'd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%d_addr_4 = getelementptr i32 %d, i64 0, i64 4"   --->   Operation 26 'getelementptr' 'd_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_3 = load i4 %d_addr_3"   --->   Operation 27 'load' 'd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 28 [2/2] (2.32ns)   --->   "%d_load_4 = load i4 %d_addr_4"   --->   Operation 28 'load' 'd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%d_addr_5 = getelementptr i32 %d, i64 0, i64 5"   --->   Operation 29 'getelementptr' 'd_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_4 = load i4 %d_addr_4"   --->   Operation 30 'load' 'd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 31 [2/2] (2.32ns)   --->   "%d_load_5 = load i4 %d_addr_5"   --->   Operation 31 'load' 'd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%d_addr_6 = getelementptr i32 %d, i64 0, i64 6"   --->   Operation 32 'getelementptr' 'd_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_5 = load i4 %d_addr_5"   --->   Operation 33 'load' 'd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 34 [2/2] (2.32ns)   --->   "%d_load_6 = load i4 %d_addr_6"   --->   Operation 34 'load' 'd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%d_addr_7 = getelementptr i32 %d, i64 0, i64 7"   --->   Operation 35 'getelementptr' 'd_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_6 = load i4 %d_addr_6"   --->   Operation 36 'load' 'd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 37 [2/2] (2.32ns)   --->   "%d_load_7 = load i4 %d_addr_7"   --->   Operation 37 'load' 'd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%d_addr_8 = getelementptr i32 %d, i64 0, i64 8"   --->   Operation 38 'getelementptr' 'd_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_7 = load i4 %d_addr_7"   --->   Operation 39 'load' 'd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 40 [2/2] (2.32ns)   --->   "%d_load_8 = load i4 %d_addr_8"   --->   Operation 40 'load' 'd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 6.64>
ST_10 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_8 = load i4 %d_addr_8"   --->   Operation 41 'load' 'd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 42 [2/2] (4.32ns)   --->   "%call_ln0 = call void @expectation_cost<3>_Pipeline_VITIS_LOOP_177_1, i32 %state_re, i32 %state_im, i32 %d_load, i32 %d_load_1, i32 %d_load_2, i32 %d_load_3, i32 %d_load_4, i32 %d_load_5, i32 %d_load_6, i32 %d_load_7, i32 %d_load_8, i32 %result_loc, i32 %argmax_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @expectation_cost<3>_Pipeline_VITIS_LOOP_177_1, i32 %state_re, i32 %state_im, i32 %d_load, i32 %d_load_1, i32 %d_load_2, i32 %d_load_3, i32 %d_load_4, i32 %d_load_5, i32 %d_load_6, i32 %d_load_7, i32 %d_load_8, i32 %result_loc, i32 %argmax_loc"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%result_loc_load = load i32 %result_loc"   --->   Operation 48 'load' 'result_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%argmax_loc_load = load i32 %argmax_loc"   --->   Operation 49 'load' 'argmax_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %result_loc_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:194]   --->   Operation 50 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %argmax_loc_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:194]   --->   Operation 51 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln194 = ret i64 %mrv_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:194]   --->   Operation 52 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('d_addr') [6]  (0.000 ns)
	'load' operation 32 bit ('d_load') on array 'd' [19]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load') on array 'd' [19]  (2.322 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_1') on array 'd' [20]  (2.322 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_2') on array 'd' [21]  (2.322 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_3') on array 'd' [22]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_4') on array 'd' [23]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_5') on array 'd' [24]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_6') on array 'd' [25]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_7') on array 'd' [26]  (2.322 ns)

 <State 10>: 6.644ns
The critical path consists of the following:
	'load' operation 32 bit ('d_load_8') on array 'd' [27]  (2.322 ns)
	'call' operation 0 bit ('call_ln0') to 'expectation_cost<3>_Pipeline_VITIS_LOOP_177_1' [28]  (4.322 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
