
*** Running vivado
    with args -log Basys3.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 266.746 ; gain = 95.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:23]
	Parameter CLK_DIV bound to: 10000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleCyleCPU' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SingleCyleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_Memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/Instruction.txt' is read successfully [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_Memory.v:34]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (2#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_Memory.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_divid' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_divid.v:23]
INFO: [Synth 8-256] done synthesizing module 'Instruction_divid' (3#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_divid.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'sa' does not match port width (5) of module 'Instruction_divid' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SingleCyleCPU.v:67]
INFO: [Synth 8-638] synthesizing module 'SelectRegDst' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SelectRegDst.v:23]
INFO: [Synth 8-256] done synthesizing module 'SelectRegDst' (4#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SelectRegDst.v:23]
INFO: [Synth 8-638] synthesizing module 'Register_Files' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Register_Files.v:23]
INFO: [Synth 8-256] done synthesizing module 'Register_Files' (5#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Register_Files.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUSourcrA_Select' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALUSourcrA_Select.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUSourcrA_Select' (6#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALUSourcrA_Select.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'sa' does not match port width (5) of module 'ALUSourcrA_Select' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SingleCyleCPU.v:70]
INFO: [Synth 8-638] synthesizing module 'DataSelect' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/DataSelect.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataSelect' (7#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/DataSelect.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALU.v:39]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Data_Memory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'dataMemory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "dataMemory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (9#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (10#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'upDatePC' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/upDatePC.v:23]
INFO: [Synth 8-256] done synthesizing module 'upDatePC' (11#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/upDatePC.v:23]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Control_Unit.v:23]
	Parameter ADD bound to: 6'b100000 
	Parameter SUB bound to: 6'b100010 
	Parameter AND bound to: 6'b100100 
	Parameter OR bound to: 6'b100101 
	Parameter SLL bound to: 6'b000000 
	Parameter ADDIU bound to: 6'b001001 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter SLTI bound to: 6'b001010 
	Parameter SW bound to: 6'b101011 
	Parameter LW bound to: 6'b100011 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter BLTZ bound to: 6'b000001 
	Parameter J bound to: 6'b000010 
	Parameter HALT bound to: 6'b111111 
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (12#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'SingleCyleCPU' (13#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SingleCyleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'key_vibration' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/key_vibration.v:23]
	Parameter DURATION bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'key_vibration' (14#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/key_vibration.v:23]
INFO: [Synth 8-638] synthesizing module 'SegLED' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SegLED.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SegLED.v:29]
INFO: [Synth 8-256] done synthesizing module 'SegLED' (15#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SegLED.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:85]
WARNING: [Synth 8-567] referenced signal 'Reset' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'AN' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'SW_in' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'Instr_Addr' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'rs' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'rt' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'result' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'newPC' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'Read_Data1' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
WARNING: [Synth 8-567] referenced signal 'Read_Data2' should be on the sensitivity list [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:83]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (16#1) [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 339.602 ; gain = 168.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 339.602 ; gain = 168.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/constrs_1/new/my.xdc]
Finished Parsing XDC File [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/constrs_1/new/my.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/constrs_1/new/my.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 625.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 625.109 ; gain = 453.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 625.109 ; gain = 453.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 625.109 ; gain = 453.563
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUop0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mWR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtSel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWre0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'AN_reg' in module 'Basys3'
INFO: [Synth 8-5544] ROM "display_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Instruction_reg' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_Memory.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'Data_out_reg' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Data_Memory.v:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             0111
                 iSTATE0 |                             0010 |                             1011
                 iSTATE1 |                             0100 |                             1101
                 iSTATE2 |                             1000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AN_reg' using encoding 'one-hot' in module 'Basys3'
WARNING: [Synth 8-327] inferring latch for variable 'display_data_reg' [E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Basys3.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 625.109 ; gain = 453.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 768   
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 256   
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Basys3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module SelectRegDst 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Register_Files 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALUSourcrA_Select 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataSelect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 768   
	   5 Input      1 Bit        Muxes := 256   
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module upDatePC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module key_vibration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module SegLED 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 625.109 ; gain = 453.563
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Basys3 has port digital[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 625.109 ; gain = 453.563
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 625.109 ; gain = 453.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|Instruction_Memory | rom        | 256x8         | LUT            | 
|Instruction_Memory | rom__1     | 256x8         | LUT            | 
|Instruction_Memory | rom__2     | 256x8         | LUT            | 
|Instruction_Memory | rom__3     | 256x8         | LUT            | 
|Basys3             | rom        | 256x8         | LUT            | 
|Basys3             | rom__4     | 256x8         | LUT            | 
|Basys3             | rom__5     | 256x8         | LUT            | 
|Basys3             | rom__6     | 256x8         | LUT            | 
+-------------------+------------+---------------+----------------+


Distributed RAM: 
+------------+--------------------------------------+-----------+----------------------+---------------+-------------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name | 
+------------+--------------------------------------+-----------+----------------------+---------------+-------------------+
|Basys3      | myCPU/myRegister_Files/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | Basys3/ram__1     | 
+------------+--------------------------------------+-----------+----------------------+---------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[31] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[30] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[29] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[28] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[27] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[26] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[25] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[24] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[23] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[22] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[21] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[20] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[19] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[18] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[17] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[16] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[15] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[14] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[13] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[12] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[11] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[10] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[9] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[8] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myPC/Instr_Addr_reg[0] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[31] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[30] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[29] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[28] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[27] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[26] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[25] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[24] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[23] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[22] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[21] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[20] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[19] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[18] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[17] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[16] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[15] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[14] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[13] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[12] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[11] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[10] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[9] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[8] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[7] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[6] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[5] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[4] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[3] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[2] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[1] ) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (\myCPU/myInstruction_Memory/Instruction_reg[0] ) is unused and will be removed from module Basys3.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 985.793 ; gain = 814.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 985.793 ; gain = 814.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    24|
|3     |LUT1   |    46|
|4     |LUT2   |   309|
|5     |LUT3   |  2114|
|6     |LUT4   |   240|
|7     |LUT5   |  2415|
|8     |LUT6   |  3701|
|9     |MUXF7  |   915|
|10    |MUXF8  |     8|
|11    |RAM32M |    12|
|12    |FDCE   |     7|
|13    |FDRE   |  2080|
|14    |FDSE   |     5|
|15    |LD     |    36|
|16    |IBUF   |     5|
|17    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               | 11932|
|2     |  myCPU              |SingleCyleCPU  | 11800|
|3     |    myALU            |ALU            |    40|
|4     |    myData_Memory    |Data_Memory    |  5796|
|5     |    myPC             |PC             |  5935|
|6     |    myRegister_Files |Register_Files |    20|
|7     |    myupDatePC       |upDatePC       |     9|
|8     |  mySegLED           |SegLED         |     7|
|9     |  mykey_vibration    |key_vibration  |    50|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 985.793 ; gain = 814.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 985.793 ; gain = 508.672
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 985.793 ; gain = 814.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 4 inverter(s) to 2087 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 36 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 985.793 ; gain = 798.527
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 985.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 23:16:36 2019...
