<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::I2C1::CR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html">I2C1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html">CR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::I2C1::CR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 1.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab9a1462b36ba1006304a09a2d6735531"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#ab9a1462b36ba1006304a09a2d6735531">PE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 0, 1 &gt;</td></tr>
<tr class="memdesc:ab9a1462b36ba1006304a09a2d6735531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral enable.  <a href="#ab9a1462b36ba1006304a09a2d6735531">More...</a><br /></td></tr>
<tr class="separator:ab9a1462b36ba1006304a09a2d6735531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5991c692cc9beeb93fa5c958ec156ba6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a5991c692cc9beeb93fa5c958ec156ba6">TXIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 1, 1 &gt;</td></tr>
<tr class="memdesc:a5991c692cc9beeb93fa5c958ec156ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Interrupt enable.  <a href="#a5991c692cc9beeb93fa5c958ec156ba6">More...</a><br /></td></tr>
<tr class="separator:a5991c692cc9beeb93fa5c958ec156ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf42333a281c1784292b59da2a1803a7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aaf42333a281c1784292b59da2a1803a7">RXIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 2, 1 &gt;</td></tr>
<tr class="memdesc:aaf42333a281c1784292b59da2a1803a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Interrupt enable.  <a href="#aaf42333a281c1784292b59da2a1803a7">More...</a><br /></td></tr>
<tr class="separator:aaf42333a281c1784292b59da2a1803a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d5fe11595e509b42eca5b991825104"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a19d5fe11595e509b42eca5b991825104">ADDRIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 3, 1 &gt;</td></tr>
<tr class="memdesc:a19d5fe11595e509b42eca5b991825104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address match interrupt enable (slave only)  <a href="#a19d5fe11595e509b42eca5b991825104">More...</a><br /></td></tr>
<tr class="separator:a19d5fe11595e509b42eca5b991825104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3cc4013b10b4574254f876866b3639"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#afe3cc4013b10b4574254f876866b3639">NACKIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 4, 1 &gt;</td></tr>
<tr class="memdesc:afe3cc4013b10b4574254f876866b3639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not acknowledge received interrupt enable.  <a href="#afe3cc4013b10b4574254f876866b3639">More...</a><br /></td></tr>
<tr class="separator:afe3cc4013b10b4574254f876866b3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21bba34caef34de7d2cd00a913aa1067"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a21bba34caef34de7d2cd00a913aa1067">STOPIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 5, 1 &gt;</td></tr>
<tr class="memdesc:a21bba34caef34de7d2cd00a913aa1067"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP detection Interrupt enable.  <a href="#a21bba34caef34de7d2cd00a913aa1067">More...</a><br /></td></tr>
<tr class="separator:a21bba34caef34de7d2cd00a913aa1067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f639cc680994fff56b6b166da15ec2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa6f639cc680994fff56b6b166da15ec2">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 6, 1 &gt;</td></tr>
<tr class="memdesc:aa6f639cc680994fff56b6b166da15ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete interrupt enable.  <a href="#aa6f639cc680994fff56b6b166da15ec2">More...</a><br /></td></tr>
<tr class="separator:aa6f639cc680994fff56b6b166da15ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94268c6dec4157c475438227b6875dd1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a94268c6dec4157c475438227b6875dd1">ERRIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 7, 1 &gt;</td></tr>
<tr class="memdesc:a94268c6dec4157c475438227b6875dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupts enable.  <a href="#a94268c6dec4157c475438227b6875dd1">More...</a><br /></td></tr>
<tr class="separator:a94268c6dec4157c475438227b6875dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e9b5ee4746ca3187d74e1596d517b0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a77e9b5ee4746ca3187d74e1596d517b0">DNF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 8, 4 &gt;</td></tr>
<tr class="memdesc:a77e9b5ee4746ca3187d74e1596d517b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital noise filter.  <a href="#a77e9b5ee4746ca3187d74e1596d517b0">More...</a><br /></td></tr>
<tr class="separator:a77e9b5ee4746ca3187d74e1596d517b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5b0767d4908177a72fc10ef7db9e26"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aeb5b0767d4908177a72fc10ef7db9e26">ANFOFF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 12, 1 &gt;</td></tr>
<tr class="memdesc:aeb5b0767d4908177a72fc10ef7db9e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog noise filter OFF.  <a href="#aeb5b0767d4908177a72fc10ef7db9e26">More...</a><br /></td></tr>
<tr class="separator:aeb5b0767d4908177a72fc10ef7db9e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c63d3a5ea39f4a5caf31e964b9d3f8d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a7c63d3a5ea39f4a5caf31e964b9d3f8d">SWRST</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40005400, 13, 1 &gt;</td></tr>
<tr class="memdesc:a7c63d3a5ea39f4a5caf31e964b9d3f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="#a7c63d3a5ea39f4a5caf31e964b9d3f8d">More...</a><br /></td></tr>
<tr class="separator:a7c63d3a5ea39f4a5caf31e964b9d3f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09596731a597096200dee7d226b0c91"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa09596731a597096200dee7d226b0c91">TXDMAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 14, 1 &gt;</td></tr>
<tr class="memdesc:aa09596731a597096200dee7d226b0c91"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> transmission requests enable.  <a href="#aa09596731a597096200dee7d226b0c91">More...</a><br /></td></tr>
<tr class="separator:aa09596731a597096200dee7d226b0c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695c015c7706041a630fb1d783328eeb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a695c015c7706041a630fb1d783328eeb">RXDMAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 15, 1 &gt;</td></tr>
<tr class="memdesc:a695c015c7706041a630fb1d783328eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> reception requests enable.  <a href="#a695c015c7706041a630fb1d783328eeb">More...</a><br /></td></tr>
<tr class="separator:a695c015c7706041a630fb1d783328eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5832c29dc06200fb43ee9001ee19e9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a4c5832c29dc06200fb43ee9001ee19e9">SBC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 16, 1 &gt;</td></tr>
<tr class="memdesc:a4c5832c29dc06200fb43ee9001ee19e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave byte control.  <a href="#a4c5832c29dc06200fb43ee9001ee19e9">More...</a><br /></td></tr>
<tr class="separator:a4c5832c29dc06200fb43ee9001ee19e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25392d126ad7151c3a1e19eedd58584"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa25392d126ad7151c3a1e19eedd58584">NOSTRETCH</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 17, 1 &gt;</td></tr>
<tr class="memdesc:aa25392d126ad7151c3a1e19eedd58584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock stretching disable.  <a href="#aa25392d126ad7151c3a1e19eedd58584">More...</a><br /></td></tr>
<tr class="separator:aa25392d126ad7151c3a1e19eedd58584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ed9a01e66e499a26741e954a8cb11b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa0ed9a01e66e499a26741e954a8cb11b">WUPEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 18, 1 &gt;</td></tr>
<tr class="memdesc:aa0ed9a01e66e499a26741e954a8cb11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from STOP enable.  <a href="#aa0ed9a01e66e499a26741e954a8cb11b">More...</a><br /></td></tr>
<tr class="separator:aa0ed9a01e66e499a26741e954a8cb11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729a16ec085042a7ea7cc1fc7a49f5b5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a729a16ec085042a7ea7cc1fc7a49f5b5">GCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 19, 1 &gt;</td></tr>
<tr class="memdesc:a729a16ec085042a7ea7cc1fc7a49f5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call enable.  <a href="#a729a16ec085042a7ea7cc1fc7a49f5b5">More...</a><br /></td></tr>
<tr class="separator:a729a16ec085042a7ea7cc1fc7a49f5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b2a16581de7c6f7c7f4ce20cfcf5b4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a79b2a16581de7c6f7c7f4ce20cfcf5b4">SMBHEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 20, 1 &gt;</td></tr>
<tr class="memdesc:a79b2a16581de7c6f7c7f4ce20cfcf5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMBus Host address enable.  <a href="#a79b2a16581de7c6f7c7f4ce20cfcf5b4">More...</a><br /></td></tr>
<tr class="separator:a79b2a16581de7c6f7c7f4ce20cfcf5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb7d1c11945fa1f613c7a6ba2a70dfe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#acdb7d1c11945fa1f613c7a6ba2a70dfe">SMBDEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 21, 1 &gt;</td></tr>
<tr class="memdesc:acdb7d1c11945fa1f613c7a6ba2a70dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMBus Device Default address enable.  <a href="#acdb7d1c11945fa1f613c7a6ba2a70dfe">More...</a><br /></td></tr>
<tr class="separator:acdb7d1c11945fa1f613c7a6ba2a70dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba8b1c80491a7b74c1d7c3b3358f8dc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a5ba8b1c80491a7b74c1d7c3b3358f8dc">ALERTEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 22, 1 &gt;</td></tr>
<tr class="memdesc:a5ba8b1c80491a7b74c1d7c3b3358f8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMBUS alert enable.  <a href="#a5ba8b1c80491a7b74c1d7c3b3358f8dc">More...</a><br /></td></tr>
<tr class="separator:a5ba8b1c80491a7b74c1d7c3b3358f8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c30c7b60da3d419750ecc10028790c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a59c30c7b60da3d419750ecc10028790c">PECEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 23, 1 &gt;</td></tr>
<tr class="memdesc:a59c30c7b60da3d419750ecc10028790c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PEC enable.  <a href="#a59c30c7b60da3d419750ecc10028790c">More...</a><br /></td></tr>
<tr class="separator:a59c30c7b60da3d419750ecc10028790c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 1. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ab9a1462b36ba1006304a09a2d6735531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#ab9a1462b36ba1006304a09a2d6735531">STM32LIB::reg::I2C1::CR1::PE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral enable. </p>

</div>
</div>
<a class="anchor" id="a5991c692cc9beeb93fa5c958ec156ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a5991c692cc9beeb93fa5c958ec156ba6">STM32LIB::reg::I2C1::CR1::TXIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX Interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aaf42333a281c1784292b59da2a1803a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aaf42333a281c1784292b59da2a1803a7">STM32LIB::reg::I2C1::CR1::RXIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a19d5fe11595e509b42eca5b991825104"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a19d5fe11595e509b42eca5b991825104">STM32LIB::reg::I2C1::CR1::ADDRIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address match interrupt enable (slave only) </p>

</div>
</div>
<a class="anchor" id="afe3cc4013b10b4574254f876866b3639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#afe3cc4013b10b4574254f876866b3639">STM32LIB::reg::I2C1::CR1::NACKIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Not acknowledge received interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a21bba34caef34de7d2cd00a913aa1067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a21bba34caef34de7d2cd00a913aa1067">STM32LIB::reg::I2C1::CR1::STOPIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STOP detection Interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aa6f639cc680994fff56b6b166da15ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa6f639cc680994fff56b6b166da15ec2">STM32LIB::reg::I2C1::CR1::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer Complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a94268c6dec4157c475438227b6875dd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a94268c6dec4157c475438227b6875dd1">STM32LIB::reg::I2C1::CR1::ERRIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupts enable. </p>

</div>
</div>
<a class="anchor" id="a77e9b5ee4746ca3187d74e1596d517b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a77e9b5ee4746ca3187d74e1596d517b0">STM32LIB::reg::I2C1::CR1::DNF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 8, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Digital noise filter. </p>

</div>
</div>
<a class="anchor" id="aeb5b0767d4908177a72fc10ef7db9e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aeb5b0767d4908177a72fc10ef7db9e26">STM32LIB::reg::I2C1::CR1::ANFOFF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog noise filter OFF. </p>

</div>
</div>
<a class="anchor" id="a7c63d3a5ea39f4a5caf31e964b9d3f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a7c63d3a5ea39f4a5caf31e964b9d3f8d">STM32LIB::reg::I2C1::CR1::SWRST</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40005400, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset. </p>

</div>
</div>
<a class="anchor" id="aa09596731a597096200dee7d226b0c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa09596731a597096200dee7d226b0c91">STM32LIB::reg::I2C1::CR1::TXDMAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> transmission requests enable. </p>

</div>
</div>
<a class="anchor" id="a695c015c7706041a630fb1d783328eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a695c015c7706041a630fb1d783328eeb">STM32LIB::reg::I2C1::CR1::RXDMAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> reception requests enable. </p>

</div>
</div>
<a class="anchor" id="a4c5832c29dc06200fb43ee9001ee19e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a4c5832c29dc06200fb43ee9001ee19e9">STM32LIB::reg::I2C1::CR1::SBC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave byte control. </p>

</div>
</div>
<a class="anchor" id="aa25392d126ad7151c3a1e19eedd58584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa25392d126ad7151c3a1e19eedd58584">STM32LIB::reg::I2C1::CR1::NOSTRETCH</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock stretching disable. </p>

</div>
</div>
<a class="anchor" id="aa0ed9a01e66e499a26741e954a8cb11b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#aa0ed9a01e66e499a26741e954a8cb11b">STM32LIB::reg::I2C1::CR1::WUPEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from STOP enable. </p>

</div>
</div>
<a class="anchor" id="a729a16ec085042a7ea7cc1fc7a49f5b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a729a16ec085042a7ea7cc1fc7a49f5b5">STM32LIB::reg::I2C1::CR1::GCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General call enable. </p>

</div>
</div>
<a class="anchor" id="a79b2a16581de7c6f7c7f4ce20cfcf5b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a79b2a16581de7c6f7c7f4ce20cfcf5b4">STM32LIB::reg::I2C1::CR1::SMBHEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMBus Host address enable. </p>

</div>
</div>
<a class="anchor" id="acdb7d1c11945fa1f613c7a6ba2a70dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#acdb7d1c11945fa1f613c7a6ba2a70dfe">STM32LIB::reg::I2C1::CR1::SMBDEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMBus Device Default address enable. </p>

</div>
</div>
<a class="anchor" id="a5ba8b1c80491a7b74c1d7c3b3358f8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a5ba8b1c80491a7b74c1d7c3b3358f8dc">STM32LIB::reg::I2C1::CR1::ALERTEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMBUS alert enable. </p>

</div>
</div>
<a class="anchor" id="a59c30c7b60da3d419750ecc10028790c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a59c30c7b60da3d419750ecc10028790c">STM32LIB::reg::I2C1::CR1::PECEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005400, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PEC enable. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
