 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Jul  9 20:10:57 2020
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             39.000
  Critical Path Length:         6.684
  Critical Path Slack:         13.142
  Critical Path Clk Period:    20.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:       -10.301
  No. of Hold Violations:    1044.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              15842
  Buf/Inv Cell Count:            3067
  Buf Cell Count:                 621
  Inv Cell Count:                2446
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12622
  Sequential Cell Count:         3220
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       26081.280
  Noncombinational Area:    27820.801
  Buf/Inv Area:              3143.040
  Total Buffer Area:          794.880
  Total Inverter Area:       2348.160
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                53902.081
  Design Area:              53902.081


  Design Rules
  -----------------------------------
  Total Number of Nets:         17414
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.010
  Logic Optimization:                 1.041
  Mapping Optimization:               8.901
  -----------------------------------------
  Overall Compile Time:              25.512
  Overall Compile Wall Clock Time:   19.783

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.010  TNS: 10.301  Number of Violating Paths: 1044

  --------------------------------------------------------------------


1
