

================================================================
== Vitis HLS Report for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3'
================================================================
* Date:           Thu Apr 24 10:01:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        clustering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_168_3  |        ?|        ?|        11|         11|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 11, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stackIndex = alloca i32 1"   --->   Operation 14 'alloca' 'stackIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %grid, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%clusterID_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %clusterID_3"   --->   Operation 16 'read' 'clusterID_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stackIndex_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stackIndex_3"   --->   Operation 17 'read' 'stackIndex_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %stackIndex_3_read, i32 %stackIndex"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stackIndex_1 = load i32 %stackIndex" [cluster.cpp:170]   --->   Operation 20 'load' 'stackIndex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%icmp_ln168 = icmp_sgt  i32 %stackIndex_1, i32 0" [cluster.cpp:168]   --->   Operation 22 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.inc131.loopexit.exitStub, void %while.body" [cluster.cpp:168]   --->   Operation 23 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%stackIndex_2 = add i32 %stackIndex_1, i32 4294967295" [cluster.cpp:170]   --->   Operation 24 'add' 'stackIndex_2' <Predicate = (icmp_ln168)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i32 %stackIndex_2" [cluster.cpp:170]   --->   Operation 25 'zext' 'zext_ln170' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stack_x_addr = getelementptr i32 %stack_x, i64 0, i64 %zext_ln170" [cluster.cpp:170]   --->   Operation 26 'getelementptr' 'stack_x_addr' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stack_y_addr = getelementptr i32 %stack_y, i64 0, i64 %zext_ln170" [cluster.cpp:170]   --->   Operation 27 'getelementptr' 'stack_y_addr' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%hit_x = load i7 %stack_x_addr" [cluster.cpp:170]   --->   Operation 28 'load' 'hit_x' <Predicate = (icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%hit_y = load i7 %stack_y_addr" [cluster.cpp:170]   --->   Operation 29 'load' 'hit_y' <Predicate = (icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln170 = store i32 %stackIndex_1, i32 %stackIndex_2_out" [cluster.cpp:170]   --->   Operation 303 'store' 'store_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 304 'ret' 'ret_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [cluster.cpp:168]   --->   Operation 30 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.29ns)   --->   "%hit_x = load i7 %stack_x_addr" [cluster.cpp:170]   --->   Operation 31 'load' 'hit_x' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i32 %hit_x" [cluster.cpp:170]   --->   Operation 32 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = trunc i32 %hit_x" [cluster.cpp:170]   --->   Operation 33 'trunc' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%hit_y = load i7 %stack_y_addr" [cluster.cpp:170]   --->   Operation 34 'load' 'hit_y' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln175 = add i32 %hit_x, i32 4294967295" [cluster.cpp:175]   --->   Operation 35 'add' 'add_ln175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %add_ln175" [cluster.cpp:176]   --->   Operation 36 'trunc' 'trunc_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = trunc i32 %add_ln175" [cluster.cpp:176]   --->   Operation 37 'trunc' 'trunc_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%add_ln176 = add i32 %hit_y, i32 4294967295" [cluster.cpp:176]   --->   Operation 38 'add' 'add_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%icmp_ln180 = icmp_ult  i32 %add_ln175, i32 10" [cluster.cpp:180]   --->   Operation 39 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln180_1 = icmp_ult  i32 %add_ln176, i32 10" [cluster.cpp:180]   --->   Operation 40 'icmp' 'icmp_ln180_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.14ns)   --->   "%and_ln180 = and i1 %icmp_ln180_1, i1 %icmp_ln180" [cluster.cpp:180]   --->   Operation 41 'and' 'and_ln180' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180, void %for.body66.split.1, void %if.then87.0" [cluster.cpp:180]   --->   Operation 42 'br' 'br_ln180' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln176_1, i3 0" [cluster.cpp:184]   --->   Operation 43 'bitconcatenate' 'tmp_8' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln176, i1 0" [cluster.cpp:184]   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184 = add i7 %tmp_8, i7 %tmp_9" [cluster.cpp:184]   --->   Operation 45 'add' 'add_ln184' <Predicate = (and_ln180)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i32 %add_ln176" [cluster.cpp:184]   --->   Operation 46 'trunc' 'trunc_ln184' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i4 %trunc_ln184" [cluster.cpp:184]   --->   Operation 47 'zext' 'zext_ln184' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_1 = add i7 %add_ln184, i7 %zext_ln184" [cluster.cpp:184]   --->   Operation 48 'add' 'add_ln184_1' <Predicate = (and_ln180)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i7 %add_ln184_1" [cluster.cpp:184]   --->   Operation 49 'zext' 'zext_ln184_1' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%grid_addr = getelementptr i32 %grid, i64 0, i64 %zext_ln184_1" [cluster.cpp:184]   --->   Operation 50 'getelementptr' 'grid_addr' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_1" [cluster.cpp:185]   --->   Operation 51 'getelementptr' 'clusterGrid_x_addr' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_1" [cluster.cpp:185]   --->   Operation 52 'getelementptr' 'clusterGrid_y_addr' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_1" [cluster.cpp:184]   --->   Operation 53 'getelementptr' 'clusterGrid_clusterID_addr' <Predicate = (and_ln180)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%grid_load = load i7 %grid_addr" [cluster.cpp:184]   --->   Operation 54 'load' 'grid_load' <Predicate = (and_ln180)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%icmp_ln180_3 = icmp_ult  i32 %hit_x, i32 10" [cluster.cpp:180]   --->   Operation 55 'icmp' 'icmp_ln180_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.14ns)   --->   "%and_ln180_1 = and i1 %icmp_ln180_1, i1 %icmp_ln180_3" [cluster.cpp:180]   --->   Operation 56 'and' 'and_ln180_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln170_1, i3 0" [cluster.cpp:184]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln170, i1 0" [cluster.cpp:184]   --->   Operation 58 'bitconcatenate' 'tmp_1' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_2 = add i7 %tmp_s, i7 %tmp_1" [cluster.cpp:184]   --->   Operation 59 'add' 'add_ln184_2' <Predicate = (and_ln180_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i32 %add_ln176" [cluster.cpp:184]   --->   Operation 60 'trunc' 'trunc_ln184_1' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i4 %trunc_ln184_1" [cluster.cpp:184]   --->   Operation 61 'zext' 'zext_ln184_2' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_3 = add i7 %add_ln184_2, i7 %zext_ln184_2" [cluster.cpp:184]   --->   Operation 62 'add' 'add_ln184_3' <Predicate = (and_ln180_1)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i7 %add_ln184_3" [cluster.cpp:184]   --->   Operation 63 'zext' 'zext_ln184_3' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%grid_addr_1 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_3" [cluster.cpp:184]   --->   Operation 64 'getelementptr' 'grid_addr_1' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_1 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_3" [cluster.cpp:185]   --->   Operation 65 'getelementptr' 'clusterGrid_x_addr_1' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_1 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_3" [cluster.cpp:185]   --->   Operation 66 'getelementptr' 'clusterGrid_y_addr_1' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_1 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_3" [cluster.cpp:184]   --->   Operation 67 'getelementptr' 'clusterGrid_clusterID_addr_1' <Predicate = (and_ln180_1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.29ns)   --->   "%grid_load_1 = load i7 %grid_addr_1" [cluster.cpp:184]   --->   Operation 68 'load' 'grid_load_1' <Predicate = (and_ln180_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%grid_load = load i7 %grid_addr" [cluster.cpp:184]   --->   Operation 69 'load' 'grid_load' <Predicate = (icmp_ln168 & and_ln180)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%icmp_ln184 = icmp_eq  i32 %grid_load, i32 0" [cluster.cpp:184]   --->   Operation 70 'icmp' 'icmp_ln184' <Predicate = (icmp_ln168 & and_ln180)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %land.lhs.true93.0, void %for.body66.split.1" [cluster.cpp:184]   --->   Operation 71 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180)> <Delay = 0.46>
ST_3 : Operation 72 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load = load i7 %clusterGrid_clusterID_addr" [cluster.cpp:184]   --->   Operation 72 'load' 'clusterGrid_clusterID_load' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%grid_load_1 = load i7 %grid_addr_1" [cluster.cpp:184]   --->   Operation 73 'load' 'grid_load_1' <Predicate = (icmp_ln168 & and_ln180_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 74 [1/1] (1.14ns)   --->   "%icmp_ln184_8 = icmp_eq  i32 %grid_load_1, i32 0" [cluster.cpp:184]   --->   Operation 74 'icmp' 'icmp_ln184_8' <Predicate = (icmp_ln168 & and_ln180_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_1 = load i7 %clusterGrid_clusterID_addr_1" [cluster.cpp:184]   --->   Operation 75 'load' 'clusterGrid_clusterID_load_1' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 76 [1/1] (1.14ns)   --->   "%add_ln175_1 = add i32 %hit_x, i32 1" [cluster.cpp:175]   --->   Operation 76 'add' 'add_ln175_1' <Predicate = (icmp_ln168)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i32 %add_ln175_1" [cluster.cpp:180]   --->   Operation 77 'trunc' 'trunc_ln180' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln180_1 = trunc i32 %add_ln175_1" [cluster.cpp:180]   --->   Operation 78 'trunc' 'trunc_ln180_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.14ns)   --->   "%icmp_ln180_2 = icmp_ult  i32 %add_ln175_1, i32 10" [cluster.cpp:180]   --->   Operation 79 'icmp' 'icmp_ln180_2' <Predicate = (icmp_ln168)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.14ns)   --->   "%and_ln180_2 = and i1 %icmp_ln180_1, i1 %icmp_ln180_2" [cluster.cpp:180]   --->   Operation 80 'and' 'and_ln180_2' <Predicate = (icmp_ln168)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln180_1, i3 0" [cluster.cpp:184]   --->   Operation 81 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln180, i1 0" [cluster.cpp:184]   --->   Operation 82 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i7 %tmp_2, i7 %tmp_3" [cluster.cpp:184]   --->   Operation 83 'add' 'add_ln184_4' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i32 %add_ln176" [cluster.cpp:184]   --->   Operation 84 'trunc' 'trunc_ln184_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i4 %trunc_ln184_2" [cluster.cpp:184]   --->   Operation 85 'zext' 'zext_ln184_4' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i7 %add_ln184_4, i7 %zext_ln184_4" [cluster.cpp:184]   --->   Operation 86 'add' 'add_ln184_5' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i7 %add_ln184_5" [cluster.cpp:184]   --->   Operation 87 'zext' 'zext_ln184_5' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%grid_addr_2 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_5" [cluster.cpp:184]   --->   Operation 88 'getelementptr' 'grid_addr_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_2 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_5" [cluster.cpp:185]   --->   Operation 89 'getelementptr' 'clusterGrid_x_addr_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_2 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_5" [cluster.cpp:185]   --->   Operation 90 'getelementptr' 'clusterGrid_y_addr_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_2 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_5" [cluster.cpp:184]   --->   Operation 91 'getelementptr' 'clusterGrid_clusterID_addr_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.29ns)   --->   "%grid_load_2 = load i7 %grid_addr_2" [cluster.cpp:184]   --->   Operation 92 'load' 'grid_load_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 93 [1/1] (1.14ns)   --->   "%icmp_ln180_4 = icmp_ult  i32 %hit_y, i32 10" [cluster.cpp:180]   --->   Operation 93 'icmp' 'icmp_ln180_4' <Predicate = (icmp_ln168)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.14ns)   --->   "%and_ln180_3 = and i1 %icmp_ln180_4, i1 %icmp_ln180" [cluster.cpp:180]   --->   Operation 94 'and' 'and_ln180_3' <Predicate = (icmp_ln168)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln176_1, i3 0" [cluster.cpp:184]   --->   Operation 95 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln176, i1 0" [cluster.cpp:184]   --->   Operation 96 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_6 = add i7 %tmp_4, i7 %tmp_5" [cluster.cpp:184]   --->   Operation 97 'add' 'add_ln184_6' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i32 %hit_y" [cluster.cpp:184]   --->   Operation 98 'trunc' 'trunc_ln184_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i4 %trunc_ln184_3" [cluster.cpp:184]   --->   Operation 99 'zext' 'zext_ln184_6' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_7 = add i7 %add_ln184_6, i7 %zext_ln184_6" [cluster.cpp:184]   --->   Operation 100 'add' 'add_ln184_7' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln184_7 = zext i7 %add_ln184_7" [cluster.cpp:184]   --->   Operation 101 'zext' 'zext_ln184_7' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%grid_addr_3 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_7" [cluster.cpp:184]   --->   Operation 102 'getelementptr' 'grid_addr_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_3 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_7" [cluster.cpp:185]   --->   Operation 103 'getelementptr' 'clusterGrid_x_addr_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_3 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_7" [cluster.cpp:185]   --->   Operation 104 'getelementptr' 'clusterGrid_y_addr_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_3 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_7" [cluster.cpp:184]   --->   Operation 105 'getelementptr' 'clusterGrid_clusterID_addr_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.29ns)   --->   "%grid_load_3 = load i7 %grid_addr_3" [cluster.cpp:184]   --->   Operation 106 'load' 'grid_load_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 107 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load = load i7 %clusterGrid_clusterID_addr" [cluster.cpp:184]   --->   Operation 107 'load' 'clusterGrid_clusterID_load' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 108 [1/1] (1.14ns)   --->   "%icmp_ln184_1 = icmp_eq  i32 %clusterGrid_clusterID_load, i32 0" [cluster.cpp:184]   --->   Operation 108 'icmp' 'icmp_ln184_1' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_1, void %for.body66.split.1, void %if.then100.0" [cluster.cpp:184]   --->   Operation 109 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184)> <Delay = 0.46>
ST_4 : Operation 110 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln175, i7 %clusterGrid_x_addr" [cluster.cpp:185]   --->   Operation 110 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184 & icmp_ln184_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 111 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln176, i7 %clusterGrid_y_addr" [cluster.cpp:185]   --->   Operation 111 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184 & icmp_ln184_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 112 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln175, i7 %stack_x_addr" [cluster.cpp:186]   --->   Operation 112 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184 & icmp_ln184_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 113 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln176, i7 %stack_y_addr" [cluster.cpp:186]   --->   Operation 113 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184 & icmp_ln184_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 114 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.1" [cluster.cpp:189]   --->   Operation 114 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184 & icmp_ln184_1)> <Delay = 0.46>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%stackIndex_5_0 = phi i32 %stackIndex_1, void %if.then100.0, i32 %stackIndex_2, void %while.body, i32 %stackIndex_2, void %if.then87.0, i32 %stackIndex_2, void %land.lhs.true93.0"   --->   Operation 115 'phi' 'stackIndex_5_0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_1, void %for.body66.split.2, void %if.then87.1" [cluster.cpp:180]   --->   Operation 116 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_4 : Operation 117 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_8, void %land.lhs.true93.1, void %for.body66.split.2" [cluster.cpp:184]   --->   Operation 117 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_1)> <Delay = 0.46>
ST_4 : Operation 118 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_1 = load i7 %clusterGrid_clusterID_addr_1" [cluster.cpp:184]   --->   Operation 118 'load' 'clusterGrid_clusterID_load_1' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 119 [1/1] (1.14ns)   --->   "%icmp_ln184_9 = icmp_eq  i32 %clusterGrid_clusterID_load_1, i32 0" [cluster.cpp:184]   --->   Operation 119 'icmp' 'icmp_ln184_9' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_9, void %for.body66.split.2, void %if.then100.1" [cluster.cpp:184]   --->   Operation 120 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8)> <Delay = 0.46>
ST_4 : Operation 121 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %hit_x, i7 %clusterGrid_x_addr_1" [cluster.cpp:185]   --->   Operation 121 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln176, i7 %clusterGrid_y_addr_1" [cluster.cpp:185]   --->   Operation 122 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 123 [1/1] (1.14ns)   --->   "%add_ln186 = add i32 %stackIndex_5_0, i32 1" [cluster.cpp:186]   --->   Operation 123 'add' 'add_ln186' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.2" [cluster.cpp:189]   --->   Operation 124 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 0.46>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%stackIndex_5_1 = phi i32 %add_ln186, void %if.then100.1, i32 %stackIndex_5_0, void %for.body66.split.1, i32 %stackIndex_5_0, void %if.then87.1, i32 %stackIndex_5_0, void %land.lhs.true93.1" [cluster.cpp:186]   --->   Operation 125 'phi' 'stackIndex_5_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_2, void %for.body66.split.3, void %if.then87.2" [cluster.cpp:180]   --->   Operation 126 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_4 : Operation 127 [1/2] (1.29ns)   --->   "%grid_load_2 = load i7 %grid_addr_2" [cluster.cpp:184]   --->   Operation 127 'load' 'grid_load_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 128 [1/1] (1.14ns)   --->   "%icmp_ln184_2 = icmp_eq  i32 %grid_load_2, i32 0" [cluster.cpp:184]   --->   Operation 128 'icmp' 'icmp_ln184_2' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_2, void %land.lhs.true93.2, void %for.body66.split.3" [cluster.cpp:184]   --->   Operation 129 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_2)> <Delay = 0.46>
ST_4 : Operation 130 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_2 = load i7 %clusterGrid_clusterID_addr_2" [cluster.cpp:184]   --->   Operation 130 'load' 'clusterGrid_clusterID_load_2' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 131 [1/2] (1.29ns)   --->   "%grid_load_3 = load i7 %grid_addr_3" [cluster.cpp:184]   --->   Operation 131 'load' 'grid_load_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 132 [1/1] (1.14ns)   --->   "%icmp_ln184_3 = icmp_eq  i32 %grid_load_3, i32 0" [cluster.cpp:184]   --->   Operation 132 'icmp' 'icmp_ln184_3' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_3 = load i7 %clusterGrid_clusterID_addr_3" [cluster.cpp:184]   --->   Operation 133 'load' 'clusterGrid_clusterID_load_3' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 134 [1/1] (0.14ns)   --->   "%and_ln180_4 = and i1 %icmp_ln180_4, i1 %icmp_ln180_2" [cluster.cpp:180]   --->   Operation 134 'and' 'and_ln180_4' <Predicate = (icmp_ln168)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln180_1, i3 0" [cluster.cpp:184]   --->   Operation 135 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln180, i1 0" [cluster.cpp:184]   --->   Operation 136 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_8 = add i7 %tmp_6, i7 %tmp_7" [cluster.cpp:184]   --->   Operation 137 'add' 'add_ln184_8' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i32 %hit_y" [cluster.cpp:184]   --->   Operation 138 'trunc' 'trunc_ln184_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln184_8 = zext i4 %trunc_ln184_4" [cluster.cpp:184]   --->   Operation 139 'zext' 'zext_ln184_8' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_9 = add i7 %add_ln184_8, i7 %zext_ln184_8" [cluster.cpp:184]   --->   Operation 140 'add' 'add_ln184_9' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln184_9 = zext i7 %add_ln184_9" [cluster.cpp:184]   --->   Operation 141 'zext' 'zext_ln184_9' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%grid_addr_4 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_9" [cluster.cpp:184]   --->   Operation 142 'getelementptr' 'grid_addr_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_4 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_9" [cluster.cpp:185]   --->   Operation 143 'getelementptr' 'clusterGrid_x_addr_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_4 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_9" [cluster.cpp:185]   --->   Operation 144 'getelementptr' 'clusterGrid_y_addr_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_4 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_9" [cluster.cpp:184]   --->   Operation 145 'getelementptr' 'clusterGrid_clusterID_addr_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (1.29ns)   --->   "%grid_load_4 = load i7 %grid_addr_4" [cluster.cpp:184]   --->   Operation 146 'load' 'grid_load_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 147 [1/1] (1.14ns)   --->   "%add_ln176_1 = add i32 %hit_y, i32 1" [cluster.cpp:176]   --->   Operation 147 'add' 'add_ln176_1' <Predicate = (icmp_ln168)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (1.14ns)   --->   "%icmp_ln180_5 = icmp_ult  i32 %add_ln176_1, i32 10" [cluster.cpp:180]   --->   Operation 148 'icmp' 'icmp_ln180_5' <Predicate = (icmp_ln168)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.14ns)   --->   "%and_ln180_5 = and i1 %icmp_ln180_5, i1 %icmp_ln180" [cluster.cpp:180]   --->   Operation 149 'and' 'and_ln180_5' <Predicate = (icmp_ln168)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln176_1, i3 0" [cluster.cpp:184]   --->   Operation 150 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln176, i1 0" [cluster.cpp:184]   --->   Operation 151 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i7 %tmp_10, i7 %tmp_11" [cluster.cpp:184]   --->   Operation 152 'add' 'add_ln184_10' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln184_5 = trunc i32 %add_ln176_1" [cluster.cpp:184]   --->   Operation 153 'trunc' 'trunc_ln184_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln184_10 = zext i4 %trunc_ln184_5" [cluster.cpp:184]   --->   Operation 154 'zext' 'zext_ln184_10' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_11 = add i7 %add_ln184_10, i7 %zext_ln184_10" [cluster.cpp:184]   --->   Operation 155 'add' 'add_ln184_11' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln184_11 = zext i7 %add_ln184_11" [cluster.cpp:184]   --->   Operation 156 'zext' 'zext_ln184_11' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%grid_addr_5 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_11" [cluster.cpp:184]   --->   Operation 157 'getelementptr' 'grid_addr_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_5 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_11" [cluster.cpp:185]   --->   Operation 158 'getelementptr' 'clusterGrid_x_addr_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_5 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_11" [cluster.cpp:185]   --->   Operation 159 'getelementptr' 'clusterGrid_y_addr_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_5 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_11" [cluster.cpp:184]   --->   Operation 160 'getelementptr' 'clusterGrid_clusterID_addr_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.00>
ST_4 : Operation 161 [2/2] (1.29ns)   --->   "%grid_load_5 = load i7 %grid_addr_5" [cluster.cpp:184]   --->   Operation 161 'load' 'grid_load_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 162 [1/1] (0.14ns)   --->   "%and_ln180_6 = and i1 %icmp_ln180_5, i1 %icmp_ln180_3" [cluster.cpp:180]   --->   Operation 162 'and' 'and_ln180_6' <Predicate = (icmp_ln168)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln170_1, i3 0" [cluster.cpp:184]   --->   Operation 163 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln170, i1 0" [cluster.cpp:184]   --->   Operation 164 'bitconcatenate' 'tmp_13' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_12 = add i7 %tmp_12, i7 %tmp_13" [cluster.cpp:184]   --->   Operation 165 'add' 'add_ln184_12' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln184_6 = trunc i32 %add_ln176_1" [cluster.cpp:184]   --->   Operation 166 'trunc' 'trunc_ln184_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln184_12 = zext i4 %trunc_ln184_6" [cluster.cpp:184]   --->   Operation 167 'zext' 'zext_ln184_12' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_13 = add i7 %add_ln184_12, i7 %zext_ln184_12" [cluster.cpp:184]   --->   Operation 168 'add' 'add_ln184_13' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/1] (0.14ns)   --->   "%and_ln180_7 = and i1 %icmp_ln180_5, i1 %icmp_ln180_2" [cluster.cpp:180]   --->   Operation 169 'and' 'and_ln180_7' <Predicate = (icmp_ln168)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln180_1, i3 0" [cluster.cpp:184]   --->   Operation 170 'bitconcatenate' 'tmp_14' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln180, i1 0" [cluster.cpp:184]   --->   Operation 171 'bitconcatenate' 'tmp_15' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_14 = add i7 %tmp_14, i7 %tmp_15" [cluster.cpp:184]   --->   Operation 172 'add' 'add_ln184_14' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln184_7 = trunc i32 %add_ln176_1" [cluster.cpp:184]   --->   Operation 173 'trunc' 'trunc_ln184_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln184_14 = zext i4 %trunc_ln184_7" [cluster.cpp:184]   --->   Operation 174 'zext' 'zext_ln184_14' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln184_15 = add i7 %add_ln184_14, i7 %zext_ln184_14" [cluster.cpp:184]   --->   Operation 175 'add' 'add_ln184_15' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.73>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i32 %stackIndex_5_0" [cluster.cpp:186]   --->   Operation 176 'zext' 'zext_ln186' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%stack_x_addr_1 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186" [cluster.cpp:186]   --->   Operation 177 'getelementptr' 'stack_x_addr_1' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%stack_y_addr_1 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186" [cluster.cpp:186]   --->   Operation 178 'getelementptr' 'stack_y_addr_1' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %hit_x, i7 %stack_x_addr_1" [cluster.cpp:186]   --->   Operation 179 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 180 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln176, i7 %stack_y_addr_1" [cluster.cpp:186]   --->   Operation 180 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 181 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_2 = load i7 %clusterGrid_clusterID_addr_2" [cluster.cpp:184]   --->   Operation 181 'load' 'clusterGrid_clusterID_load_2' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 182 [1/1] (1.14ns)   --->   "%icmp_ln184_10 = icmp_eq  i32 %clusterGrid_clusterID_load_2, i32 0" [cluster.cpp:184]   --->   Operation 182 'icmp' 'icmp_ln184_10' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_10, void %for.body66.split.3, void %if.then100.2" [cluster.cpp:184]   --->   Operation 183 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2)> <Delay = 0.46>
ST_5 : Operation 184 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln175_1, i7 %clusterGrid_x_addr_2" [cluster.cpp:185]   --->   Operation 184 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 185 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln176, i7 %clusterGrid_y_addr_2" [cluster.cpp:185]   --->   Operation 185 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 186 [1/1] (1.14ns)   --->   "%add_ln186_1 = add i32 %stackIndex_5_1, i32 1" [cluster.cpp:186]   --->   Operation 186 'add' 'add_ln186_1' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.3" [cluster.cpp:189]   --->   Operation 187 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 0.46>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%stackIndex_5_2 = phi i32 %add_ln186_1, void %if.then100.2, i32 %stackIndex_5_1, void %for.body66.split.2, i32 %stackIndex_5_1, void %if.then87.2, i32 %stackIndex_5_1, void %land.lhs.true93.2" [cluster.cpp:186]   --->   Operation 188 'phi' 'stackIndex_5_2' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_3, void %for.body66.split.4, void %if.then87.3" [cluster.cpp:180]   --->   Operation 189 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_5 : Operation 190 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_3, void %land.lhs.true93.3, void %for.body66.split.4" [cluster.cpp:184]   --->   Operation 190 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_3)> <Delay = 0.46>
ST_5 : Operation 191 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_3 = load i7 %clusterGrid_clusterID_addr_3" [cluster.cpp:184]   --->   Operation 191 'load' 'clusterGrid_clusterID_load_3' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 192 [1/1] (1.14ns)   --->   "%icmp_ln184_11 = icmp_eq  i32 %clusterGrid_clusterID_load_3, i32 0" [cluster.cpp:184]   --->   Operation 192 'icmp' 'icmp_ln184_11' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_11, void %for.body66.split.4, void %if.then100.3" [cluster.cpp:184]   --->   Operation 193 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3)> <Delay = 0.46>
ST_5 : Operation 194 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln175, i7 %clusterGrid_x_addr_3" [cluster.cpp:185]   --->   Operation 194 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 195 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %hit_y, i7 %clusterGrid_y_addr_3" [cluster.cpp:185]   --->   Operation 195 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 196 [1/2] (1.29ns)   --->   "%grid_load_4 = load i7 %grid_addr_4" [cluster.cpp:184]   --->   Operation 196 'load' 'grid_load_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 197 [1/1] (1.14ns)   --->   "%icmp_ln184_4 = icmp_eq  i32 %grid_load_4, i32 0" [cluster.cpp:184]   --->   Operation 197 'icmp' 'icmp_ln184_4' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_4 = load i7 %clusterGrid_clusterID_addr_4" [cluster.cpp:184]   --->   Operation 198 'load' 'clusterGrid_clusterID_load_4' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 199 [1/2] (1.29ns)   --->   "%grid_load_5 = load i7 %grid_addr_5" [cluster.cpp:184]   --->   Operation 199 'load' 'grid_load_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 200 [1/1] (1.14ns)   --->   "%icmp_ln184_5 = icmp_eq  i32 %grid_load_5, i32 0" [cluster.cpp:184]   --->   Operation 200 'icmp' 'icmp_ln184_5' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_5 = load i7 %clusterGrid_clusterID_addr_5" [cluster.cpp:184]   --->   Operation 201 'load' 'clusterGrid_clusterID_load_5' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln184_13 = zext i7 %add_ln184_13" [cluster.cpp:184]   --->   Operation 202 'zext' 'zext_ln184_13' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%grid_addr_6 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_13" [cluster.cpp:184]   --->   Operation 203 'getelementptr' 'grid_addr_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_6 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_13" [cluster.cpp:185]   --->   Operation 204 'getelementptr' 'clusterGrid_x_addr_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_6 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_13" [cluster.cpp:185]   --->   Operation 205 'getelementptr' 'clusterGrid_y_addr_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_6 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_13" [cluster.cpp:184]   --->   Operation 206 'getelementptr' 'clusterGrid_clusterID_addr_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.00>
ST_5 : Operation 207 [2/2] (1.29ns)   --->   "%grid_load_6 = load i7 %grid_addr_6" [cluster.cpp:184]   --->   Operation 207 'load' 'grid_load_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln184_15 = zext i7 %add_ln184_15" [cluster.cpp:184]   --->   Operation 208 'zext' 'zext_ln184_15' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%grid_addr_7 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_15" [cluster.cpp:184]   --->   Operation 209 'getelementptr' 'grid_addr_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%clusterGrid_x_addr_7 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_15" [cluster.cpp:185]   --->   Operation 210 'getelementptr' 'clusterGrid_x_addr_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%clusterGrid_y_addr_7 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_15" [cluster.cpp:185]   --->   Operation 211 'getelementptr' 'clusterGrid_y_addr_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%clusterGrid_clusterID_addr_7 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_15" [cluster.cpp:184]   --->   Operation 212 'getelementptr' 'clusterGrid_clusterID_addr_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.00>
ST_5 : Operation 213 [2/2] (1.29ns)   --->   "%grid_load_7 = load i7 %grid_addr_7" [cluster.cpp:184]   --->   Operation 213 'load' 'grid_load_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 3.73>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i32 %stackIndex_5_1" [cluster.cpp:186]   --->   Operation 214 'zext' 'zext_ln186_1' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%stack_x_addr_2 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_1" [cluster.cpp:186]   --->   Operation 215 'getelementptr' 'stack_x_addr_2' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%stack_y_addr_2 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_1" [cluster.cpp:186]   --->   Operation 216 'getelementptr' 'stack_y_addr_2' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln175_1, i7 %stack_x_addr_2" [cluster.cpp:186]   --->   Operation 217 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 218 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln176, i7 %stack_y_addr_2" [cluster.cpp:186]   --->   Operation 218 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 219 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_4 = load i7 %clusterGrid_clusterID_addr_4" [cluster.cpp:184]   --->   Operation 219 'load' 'clusterGrid_clusterID_load_4' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 220 [1/1] (1.14ns)   --->   "%icmp_ln184_12 = icmp_eq  i32 %clusterGrid_clusterID_load_4, i32 0" [cluster.cpp:184]   --->   Operation 220 'icmp' 'icmp_ln184_12' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln175_1, i7 %clusterGrid_x_addr_4" [cluster.cpp:185]   --->   Operation 221 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 222 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %hit_y, i7 %clusterGrid_y_addr_4" [cluster.cpp:185]   --->   Operation 222 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 223 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_5 = load i7 %clusterGrid_clusterID_addr_5" [cluster.cpp:184]   --->   Operation 223 'load' 'clusterGrid_clusterID_load_5' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 224 [1/1] (1.14ns)   --->   "%icmp_ln184_13 = icmp_eq  i32 %clusterGrid_clusterID_load_5, i32 0" [cluster.cpp:184]   --->   Operation 224 'icmp' 'icmp_ln184_13' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln175, i7 %clusterGrid_x_addr_5" [cluster.cpp:185]   --->   Operation 225 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 226 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln176_1, i7 %clusterGrid_y_addr_5" [cluster.cpp:185]   --->   Operation 226 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 227 [1/2] (1.29ns)   --->   "%grid_load_6 = load i7 %grid_addr_6" [cluster.cpp:184]   --->   Operation 227 'load' 'grid_load_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 228 [1/1] (1.14ns)   --->   "%icmp_ln184_6 = icmp_eq  i32 %grid_load_6, i32 0" [cluster.cpp:184]   --->   Operation 228 'icmp' 'icmp_ln184_6' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_6 = load i7 %clusterGrid_clusterID_addr_6" [cluster.cpp:184]   --->   Operation 229 'load' 'clusterGrid_clusterID_load_6' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 230 [1/2] (1.29ns)   --->   "%grid_load_7 = load i7 %grid_addr_7" [cluster.cpp:184]   --->   Operation 230 'load' 'grid_load_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 231 [1/1] (1.14ns)   --->   "%icmp_ln184_7 = icmp_eq  i32 %grid_load_7, i32 0" [cluster.cpp:184]   --->   Operation 231 'icmp' 'icmp_ln184_7' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [2/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_7 = load i7 %clusterGrid_clusterID_addr_7" [cluster.cpp:184]   --->   Operation 232 'load' 'clusterGrid_clusterID_load_7' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 3.73>
ST_7 : Operation 233 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr" [cluster.cpp:185]   --->   Operation 233 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180 & !icmp_ln184 & icmp_ln184_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 234 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_1" [cluster.cpp:185]   --->   Operation 234 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_1 & !icmp_ln184_8 & icmp_ln184_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 235 [1/1] (1.14ns)   --->   "%add_ln186_2 = add i32 %stackIndex_5_2, i32 1" [cluster.cpp:186]   --->   Operation 235 'add' 'add_ln186_2' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i32 %stackIndex_5_2" [cluster.cpp:186]   --->   Operation 236 'zext' 'zext_ln186_2' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%stack_x_addr_3 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_2" [cluster.cpp:186]   --->   Operation 237 'getelementptr' 'stack_x_addr_3' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%stack_y_addr_3 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_2" [cluster.cpp:186]   --->   Operation 238 'getelementptr' 'stack_y_addr_3' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln175, i7 %stack_x_addr_3" [cluster.cpp:186]   --->   Operation 239 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %hit_y, i7 %stack_y_addr_3" [cluster.cpp:186]   --->   Operation 240 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 241 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_6 = load i7 %clusterGrid_clusterID_addr_6" [cluster.cpp:184]   --->   Operation 241 'load' 'clusterGrid_clusterID_load_6' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 242 [1/1] (1.14ns)   --->   "%icmp_ln184_14 = icmp_eq  i32 %clusterGrid_clusterID_load_6, i32 0" [cluster.cpp:184]   --->   Operation 242 'icmp' 'icmp_ln184_14' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %hit_x, i7 %clusterGrid_x_addr_6" [cluster.cpp:185]   --->   Operation 243 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 244 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln176_1, i7 %clusterGrid_y_addr_6" [cluster.cpp:185]   --->   Operation 244 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 245 [1/2] (1.29ns)   --->   "%clusterGrid_clusterID_load_7 = load i7 %clusterGrid_clusterID_addr_7" [cluster.cpp:184]   --->   Operation 245 'load' 'clusterGrid_clusterID_load_7' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 246 [1/1] (1.14ns)   --->   "%icmp_ln184_15 = icmp_eq  i32 %clusterGrid_clusterID_load_7, i32 0" [cluster.cpp:184]   --->   Operation 246 'icmp' 'icmp_ln184_15' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln175_1, i7 %clusterGrid_x_addr_7" [cluster.cpp:185]   --->   Operation 247 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 248 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %add_ln176_1, i7 %clusterGrid_y_addr_7" [cluster.cpp:185]   --->   Operation 248 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 1.75>
ST_8 : Operation 249 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_2" [cluster.cpp:185]   --->   Operation 249 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_2 & !icmp_ln184_2 & icmp_ln184_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 250 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_3" [cluster.cpp:185]   --->   Operation 250 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 251 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.4" [cluster.cpp:189]   --->   Operation 251 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_3 & !icmp_ln184_3 & icmp_ln184_11)> <Delay = 0.46>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%stackIndex_5_3 = phi i32 %add_ln186_2, void %if.then100.3, i32 %stackIndex_5_2, void %for.body66.split.3, i32 %stackIndex_5_2, void %if.then87.3, i32 %stackIndex_5_2, void %land.lhs.true93.3" [cluster.cpp:186]   --->   Operation 252 'phi' 'stackIndex_5_3' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_4, void %for.body66.split.5, void %if.then87.4" [cluster.cpp:180]   --->   Operation 253 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_8 : Operation 254 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_4, void %land.lhs.true93.4, void %for.body66.split.5" [cluster.cpp:184]   --->   Operation 254 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_4)> <Delay = 0.46>
ST_8 : Operation 255 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_12, void %for.body66.split.5, void %if.then100.4" [cluster.cpp:184]   --->   Operation 255 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4)> <Delay = 0.46>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i32 %stackIndex_5_3" [cluster.cpp:186]   --->   Operation 256 'zext' 'zext_ln186_3' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%stack_x_addr_4 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_3" [cluster.cpp:186]   --->   Operation 257 'getelementptr' 'stack_x_addr_4' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%stack_y_addr_4 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_3" [cluster.cpp:186]   --->   Operation 258 'getelementptr' 'stack_y_addr_4' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln175_1, i7 %stack_x_addr_4" [cluster.cpp:186]   --->   Operation 259 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 260 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %hit_y, i7 %stack_y_addr_4" [cluster.cpp:186]   --->   Operation 260 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 261 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_4" [cluster.cpp:185]   --->   Operation 261 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 262 [1/1] (1.14ns)   --->   "%add_ln186_3 = add i32 %stackIndex_5_3, i32 1" [cluster.cpp:186]   --->   Operation 262 'add' 'add_ln186_3' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.5" [cluster.cpp:189]   --->   Operation 263 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_4 & !icmp_ln184_4 & icmp_ln184_12)> <Delay = 0.46>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%stackIndex_5_4 = phi i32 %add_ln186_3, void %if.then100.4, i32 %stackIndex_5_3, void %for.body66.split.4, i32 %stackIndex_5_3, void %if.then87.4, i32 %stackIndex_5_3, void %land.lhs.true93.4" [cluster.cpp:186]   --->   Operation 264 'phi' 'stackIndex_5_4' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_5, void %for.body66.split.6, void %if.then87.5" [cluster.cpp:180]   --->   Operation 265 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_9 : Operation 266 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_5, void %land.lhs.true93.5, void %for.body66.split.6" [cluster.cpp:184]   --->   Operation 266 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_5)> <Delay = 0.46>
ST_9 : Operation 267 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_13, void %for.body66.split.6, void %if.then100.5" [cluster.cpp:184]   --->   Operation 267 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5)> <Delay = 0.46>
ST_9 : Operation 268 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_5" [cluster.cpp:185]   --->   Operation 268 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 269 [1/1] (1.14ns)   --->   "%add_ln186_4 = add i32 %stackIndex_5_4, i32 1" [cluster.cpp:186]   --->   Operation 269 'add' 'add_ln186_4' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i32 %stackIndex_5_4" [cluster.cpp:186]   --->   Operation 270 'zext' 'zext_ln186_4' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%stack_x_addr_5 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_4" [cluster.cpp:186]   --->   Operation 271 'getelementptr' 'stack_x_addr_5' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%stack_y_addr_5 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_4" [cluster.cpp:186]   --->   Operation 272 'getelementptr' 'stack_y_addr_5' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln175, i7 %stack_x_addr_5" [cluster.cpp:186]   --->   Operation 273 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 274 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln176_1, i7 %stack_y_addr_5" [cluster.cpp:186]   --->   Operation 274 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 275 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.6" [cluster.cpp:189]   --->   Operation 275 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_5 & !icmp_ln184_5 & icmp_ln184_13)> <Delay = 0.46>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%stackIndex_5_5 = phi i32 %add_ln186_4, void %if.then100.5, i32 %stackIndex_5_4, void %for.body66.split.5, i32 %stackIndex_5_4, void %if.then87.5, i32 %stackIndex_5_4, void %land.lhs.true93.5" [cluster.cpp:186]   --->   Operation 276 'phi' 'stackIndex_5_5' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_6, void %for.body66.split.7, void %if.then87.6" [cluster.cpp:180]   --->   Operation 277 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_10 : Operation 278 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_6, void %land.lhs.true93.6, void %for.body66.split.7" [cluster.cpp:184]   --->   Operation 278 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_6)> <Delay = 0.46>
ST_10 : Operation 279 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_14, void %for.body66.split.7, void %if.then100.6" [cluster.cpp:184]   --->   Operation 279 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6)> <Delay = 0.46>
ST_10 : Operation 280 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_6" [cluster.cpp:185]   --->   Operation 280 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 281 [1/1] (1.14ns)   --->   "%add_ln186_5 = add i32 %stackIndex_5_5, i32 1" [cluster.cpp:186]   --->   Operation 281 'add' 'add_ln186_5' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i32 %stackIndex_5_5" [cluster.cpp:186]   --->   Operation 282 'zext' 'zext_ln186_5' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%stack_x_addr_6 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_5" [cluster.cpp:186]   --->   Operation 283 'getelementptr' 'stack_x_addr_6' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%stack_y_addr_6 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_5" [cluster.cpp:186]   --->   Operation 284 'getelementptr' 'stack_y_addr_6' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %hit_x, i7 %stack_x_addr_6" [cluster.cpp:186]   --->   Operation 285 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 286 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln176_1, i7 %stack_y_addr_6" [cluster.cpp:186]   --->   Operation 286 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 287 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.body66.split.7" [cluster.cpp:189]   --->   Operation 287 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_6 & !icmp_ln184_6 & icmp_ln184_14)> <Delay = 0.46>
ST_10 : Operation 288 [1/1] (1.29ns)   --->   "%store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_7" [cluster.cpp:185]   --->   Operation 288 'store' 'store_ln185' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 2.06>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%stackIndex_5_6 = phi i32 %add_ln186_5, void %if.then100.6, i32 %stackIndex_5_5, void %for.body66.split.6, i32 %stackIndex_5_5, void %if.then87.6, i32 %stackIndex_5_5, void %land.lhs.true93.6" [cluster.cpp:186]   --->   Operation 289 'phi' 'stackIndex_5_6' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.46ns)   --->   "%br_ln180 = br i1 %and_ln180_7, void %for.end, void %if.then87.7" [cluster.cpp:180]   --->   Operation 290 'br' 'br_ln180' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_11 : Operation 291 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_7, void %land.lhs.true93.7, void %for.end" [cluster.cpp:184]   --->   Operation 291 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_7)> <Delay = 0.46>
ST_11 : Operation 292 [1/1] (0.46ns)   --->   "%br_ln184 = br i1 %icmp_ln184_15, void %for.end, void %if.then100.7" [cluster.cpp:184]   --->   Operation 292 'br' 'br_ln184' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7)> <Delay = 0.46>
ST_11 : Operation 293 [1/1] (1.14ns)   --->   "%add_ln186_6 = add i32 %stackIndex_5_6, i32 1" [cluster.cpp:186]   --->   Operation 293 'add' 'add_ln186_6' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i32 %stackIndex_5_6" [cluster.cpp:186]   --->   Operation 294 'zext' 'zext_ln186_6' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%stack_x_addr_7 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_6" [cluster.cpp:186]   --->   Operation 295 'getelementptr' 'stack_x_addr_7' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%stack_y_addr_7 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_6" [cluster.cpp:186]   --->   Operation 296 'getelementptr' 'stack_y_addr_7' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln175_1, i7 %stack_x_addr_7" [cluster.cpp:186]   --->   Operation 297 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 298 [1/1] (1.29ns)   --->   "%store_ln186 = store i32 %add_ln176_1, i7 %stack_y_addr_7" [cluster.cpp:186]   --->   Operation 298 'store' 'store_ln186' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 299 [1/1] (0.46ns)   --->   "%br_ln189 = br void %for.end" [cluster.cpp:189]   --->   Operation 299 'br' 'br_ln189' <Predicate = (icmp_ln168 & and_ln180_7 & !icmp_ln184_7 & icmp_ln184_15)> <Delay = 0.46>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%stackIndex_5_7 = phi i32 %add_ln186_6, void %if.then100.7, i32 %stackIndex_5_6, void %for.body66.split.7, i32 %stackIndex_5_6, void %if.then87.7, i32 %stackIndex_5_6, void %land.lhs.true93.7" [cluster.cpp:186]   --->   Operation 300 'phi' 'stackIndex_5_7' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.46ns)   --->   "%store_ln168 = store i32 %stackIndex_5_7, i32 %stackIndex" [cluster.cpp:168]   --->   Operation 301 'store' 'store_ln168' <Predicate = (icmp_ln168)> <Delay = 0.46>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln168 = br void %while.cond" [cluster.cpp:168]   --->   Operation 302 'br' 'br_ln168' <Predicate = (icmp_ln168)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.439ns
The critical path consists of the following:
	'alloca' operation ('stackIndex') [10]  (0.000 ns)
	'load' operation ('stackIndex', cluster.cpp:170) on local variable 'stackIndex' [17]  (0.000 ns)
	'add' operation ('stackIndex', cluster.cpp:170) [23]  (1.142 ns)
	'getelementptr' operation ('stack_x_addr', cluster.cpp:170) [25]  (0.000 ns)
	'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x' [27]  (1.297 ns)

 <State 2>: 4.622ns
The critical path consists of the following:
	'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x' [27]  (1.297 ns)
	'add' operation ('add_ln175', cluster.cpp:175) [31]  (1.142 ns)
	'add' operation ('add_ln184', cluster.cpp:184) [42]  (0.000 ns)
	'add' operation ('add_ln184_1', cluster.cpp:184) [45]  (0.886 ns)
	'getelementptr' operation ('grid_addr', cluster.cpp:184) [47]  (0.000 ns)
	'load' operation ('grid_load', cluster.cpp:184) on array 'grid' [51]  (1.297 ns)

 <State 3>: 3.325ns
The critical path consists of the following:
	'add' operation ('add_ln175_1', cluster.cpp:175) [102]  (1.142 ns)
	'add' operation ('add_ln184_4', cluster.cpp:184) [111]  (0.000 ns)
	'add' operation ('add_ln184_5', cluster.cpp:184) [114]  (0.886 ns)
	'getelementptr' operation ('grid_addr_2', cluster.cpp:184) [116]  (0.000 ns)
	'load' operation ('grid_load_2', cluster.cpp:184) on array 'grid' [120]  (1.297 ns)

 <State 4>: 4.501ns
The critical path consists of the following:
	'load' operation ('clusterGrid_clusterID_load', cluster.cpp:184) on array 'clusterGrid_clusterID' [55]  (1.297 ns)
	'icmp' operation ('icmp_ln184_1', cluster.cpp:184) [56]  (1.142 ns)
	multiplexor before 'phi' operation ('stackIndex') with incoming values : ('stackIndex', cluster.cpp:170) [66]  (0.460 ns)
	'phi' operation ('stackIndex') with incoming values : ('stackIndex', cluster.cpp:170) [66]  (0.000 ns)
	'add' operation ('add_ln186', cluster.cpp:186) [93]  (1.142 ns)
	multiplexor before 'phi' operation ('stackIndex_5_1', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) [101]  (0.460 ns)
	'phi' operation ('stackIndex_5_1', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) [101]  (0.000 ns)

 <State 5>: 3.736ns
The critical path consists of the following:
	'load' operation ('clusterGrid_clusterID_load_2', cluster.cpp:184) on array 'clusterGrid_clusterID' [124]  (1.297 ns)
	'icmp' operation ('icmp_ln184_10', cluster.cpp:184) [125]  (1.142 ns)
	multiplexor before 'phi' operation ('stackIndex_5_2', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) [139]  (0.460 ns)
	'phi' operation ('stackIndex_5_2', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) [139]  (0.000 ns)
	blocking operation 0.837 ns on control path)

 <State 6>: 3.736ns
The critical path consists of the following:
	'load' operation ('clusterGrid_clusterID_load_5', cluster.cpp:184) on array 'clusterGrid_clusterID' [229]  (1.297 ns)
	'icmp' operation ('icmp_ln184_13', cluster.cpp:184) [230]  (1.142 ns)
	blocking operation 1.297 ns on control path)

 <State 7>: 3.736ns
The critical path consists of the following:
	'load' operation ('clusterGrid_clusterID_load_6', cluster.cpp:184) on array 'clusterGrid_clusterID' [263]  (1.297 ns)
	'icmp' operation ('icmp_ln184_14', cluster.cpp:184) [264]  (1.142 ns)
	blocking operation 1.297 ns on control path)

 <State 8>: 1.757ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('stackIndex_5_3', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) [174]  (0.460 ns)
	'phi' operation ('stackIndex_5_3', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) [174]  (0.000 ns)
	'getelementptr' operation ('stack_x_addr_4', cluster.cpp:186) [202]  (0.000 ns)
	'store' operation ('store_ln186', cluster.cpp:186) of variable 'add_ln175_1', cluster.cpp:175 on array 'stack_x' [204]  (1.297 ns)

 <State 9>: 2.899ns
The critical path consists of the following:
	'add' operation ('add_ln186_3', cluster.cpp:186) [200]  (1.142 ns)
	multiplexor before 'phi' operation ('stackIndex_5_4', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) ('add_ln186_3', cluster.cpp:186) [208]  (0.460 ns)
	'phi' operation ('stackIndex_5_4', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) ('add_ln186_3', cluster.cpp:186) [208]  (0.000 ns)
	'getelementptr' operation ('stack_x_addr_5', cluster.cpp:186) [238]  (0.000 ns)
	'store' operation ('store_ln186', cluster.cpp:186) of variable 'add_ln175', cluster.cpp:175 on array 'stack_x' [240]  (1.297 ns)

 <State 10>: 1.297ns
The critical path consists of the following:
	'store' operation ('store_ln185', cluster.cpp:185) of variable 'clusterID_3_read' on array 'clusterGrid_clusterID' [269]  (1.297 ns)

 <State 11>: 2.062ns
The critical path consists of the following:
	'phi' operation ('stackIndex_5_6', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) ('add_ln186_3', cluster.cpp:186) ('add_ln186_4', cluster.cpp:186) ('add_ln186_5', cluster.cpp:186) [278]  (0.000 ns)
	'add' operation ('add_ln186_6', cluster.cpp:186) [304]  (1.142 ns)
	multiplexor before 'phi' operation ('stackIndex_5_7', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) ('add_ln186_3', cluster.cpp:186) ('add_ln186_4', cluster.cpp:186) ('add_ln186_5', cluster.cpp:186) ('add_ln186_6', cluster.cpp:186) [312]  (0.460 ns)
	'phi' operation ('stackIndex_5_7', cluster.cpp:186) with incoming values : ('stackIndex', cluster.cpp:170) ('add_ln186', cluster.cpp:186) ('add_ln186_1', cluster.cpp:186) ('add_ln186_2', cluster.cpp:186) ('add_ln186_3', cluster.cpp:186) ('add_ln186_4', cluster.cpp:186) ('add_ln186_5', cluster.cpp:186) ('add_ln186_6', cluster.cpp:186) [312]  (0.000 ns)
	'store' operation ('store_ln168', cluster.cpp:168) of variable 'stackIndex_5_7', cluster.cpp:186 on local variable 'stackIndex' [313]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
