Flow report for controlunit
Tue Oct 24 12:04:52 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Tue Oct 24 12:04:52 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; controlunit                                 ;
; Top-level Entity Name              ; controlunit                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 45 / 6,272 ( < 1 % )                        ;
;     Total combinational functions  ; 45 / 6,272 ( < 1 % )                        ;
;     Dedicated logic registers      ; 16 / 6,272 ( < 1 % )                        ;
; Total registers                    ; 16                                          ;
; Total pins                         ; 55 / 92 ( 60 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/24/2017 11:58:33 ;
; Main task         ; Compilation         ;
; Revision Name     ; controlunit         ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                     ;
+-------------------------------------+----------------------------------------+---------------+-------------+-------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id              ;
+-------------------------------------+----------------------------------------+---------------+-------------+-------------------------+
; COMPILER_SIGNATURE_ID               ; 52848291150561.150883911300965         ; --            ; --          ; --                      ;
; EDA_BOARD_DESIGN_TIMING_TOOL        ; Stamp (Timing)                         ; <None>        ; --          ; --                      ;
; EDA_OUTPUT_DATA_FORMAT              ; Stamp                                  ; --            ; --          ; eda_board_design_timing ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation          ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --          ; --                      ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation          ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                     ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                     ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                     ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                      ;
+-------------------------------------+----------------------------------------+---------------+-------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:23     ; 1.0                     ; 955 MB              ; 00:00:51                           ;
; Fitter                    ; 00:00:13     ; 1.0                     ; 1135 MB             ; 00:00:09                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 812 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 814 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1045 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1037 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1041 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1037 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1041 MB             ; 00:00:01                           ;
; Total                     ; 00:00:43     ; --                      ; --                  ; 00:01:08                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                               ;
+---------------------------+------------------+------------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name          ; OS Version ; Processor type ;
+---------------------------+------------------+------------------+------------+----------------+
; Analysis & Synthesis      ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; Fitter                    ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; Assembler                 ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; TimeQuest Timing Analyzer ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; EDA Netlist Writer        ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; EDA Netlist Writer        ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; EDA Netlist Writer        ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; EDA Netlist Writer        ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
; EDA Netlist Writer        ; tatenda-PC       ; Deepin GNU/Linux ; 15         ; x86_64         ;
+---------------------------+------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit
quartus_fit --read_settings_files=off --write_settings_files=off controlunit -c controlunit
quartus_asm --read_settings_files=off --write_settings_files=off controlunit -c controlunit
quartus_sta controlunit -c controlunit
quartus_eda --read_settings_files=off --write_settings_files=off controlunit -c controlunit
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off controlunit -c controlunit --vector_source=/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/Waveform.vwf --testbench_file=/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/simulation/qsim/ controlunit -c controlunit
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off controlunit -c controlunit --vector_source=/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/Waveform.vwf --testbench_file=/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/simulation/qsim/ controlunit -c controlunit



