{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710276832633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710276832633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:53:52 2024 " "Processing started: Tue Mar 12 17:53:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710276832633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710276832633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Regis_ld -c Regis_ld " "Command: quartus_map --read_settings_files=on --write_settings_files=off Regis_ld -c Regis_ld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710276832633 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710276833297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regis.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regis-behav " "Found design unit 1: Regis-behav" {  } { { "Regis.vhdl" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regis " "Found entity 1: Regis" {  } { { "Regis.vhdl" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710276834278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-behav " "Found design unit 1: Mux2x1-behav" {  } { { "Mux2x1.vhdl" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Mux2x1.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.vhdl" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Mux2x1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710276834282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis_ld.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regis_ld.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regis_ld-behav " "Found design unit 1: Regis_ld-behav" {  } { { "Regis_ld.vhdl" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis_ld.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834285 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regis_ld " "Found entity 1: Regis_ld" {  } { { "Regis_ld.vhdl" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis_ld.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710276834285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Regis_ld " "Elaborating entity \"Regis_ld\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710276834347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regis Regis:u0 " "Elaborating entity \"Regis\" for hierarchy \"Regis:u0\"" {  } { { "Regis_ld.vhdl" "u0" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis_ld.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710276834352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflopd.vhd 2 1 " "Using design file flipflopd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipflopD-behav " "Found design unit 1: FlipflopD-behav" {  } { { "flipflopd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/flipflopd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834418 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipflopD " "Found entity 1: FlipflopD" {  } { { "flipflopd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/flipflopd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710276834418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1710276834418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopD Regis:u0\|FlipflopD:\\g_generate_for:0:u " "Elaborating entity \"FlipflopD\" for hierarchy \"Regis:u0\|FlipflopD:\\g_generate_for:0:u\"" {  } { { "Regis.vhdl" "\\g_generate_for:0:u" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710276834420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:u1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:u1\"" {  } { { "Regis_ld.vhdl" "u1" { Text "C:/altera/13.0sp1/Processador/Datapath/Regis_ld.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710276834463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710276835309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710276835309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710276835367 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710276835367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710276835367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710276835367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710276835402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:53:55 2024 " "Processing ended: Tue Mar 12 17:53:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710276835402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710276835402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710276835402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710276835402 ""}
