Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Sat Mar 22 19:00:19 2025
| Host             : LAPTOP-HANVO9H8 running 64-bit major release  (build 9200)
| Command          : report_power -file zyNet_power_routed.rpt -pb zyNet_power_summary_routed.pb -rpx zyNet_power_routed.rpx
| Design           : zyNet
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.939        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.817        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 74.2         |
| Junction Temperature (C) | 35.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.061 |        3 |       --- |             --- |
| Slice Logic    |     0.067 |    13362 |       --- |             --- |
|   LUT as Logic |     0.061 |     6559 |     53200 |           12.33 |
|   CARRY4       |     0.005 |      341 |     13300 |            2.56 |
|   Register     |     0.001 |     5333 |    106400 |            5.01 |
|   F7/F8 Muxes  |    <0.001 |       32 |     53200 |            0.06 |
|   Others       |     0.000 |      458 |       --- |             --- |
| Signals        |     0.106 |    14691 |       --- |             --- |
| Block RAM      |     0.213 |       35 |       140 |           25.00 |
| DSPs           |     0.361 |      160 |       220 |           72.73 |
| I/O            |     0.009 |      105 |       200 |           52.50 |
| Static Power   |     0.122 |          |           |                 |
| Total          |     0.939 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.805 |       0.793 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.019 |       0.017 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.023 |       0.000 |      0.023 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+------------+-----------------+
| Clock | Domain     | Constraint (ns) |
+-------+------------+-----------------+
| clock | s_axi_aclk |             4.0 |
+-------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| zyNet            |     0.817 |
|   alw            |     0.003 |
|   l1             |     0.418 |
|     n_0          |     0.018 |
|       siginst.s1 |     0.006 |
|     n_1          |     0.011 |
|     n_10         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_11         |     0.011 |
|     n_12         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_13         |     0.011 |
|     n_14         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_15         |     0.011 |
|     n_16         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_17         |     0.011 |
|     n_18         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_19         |     0.011 |
|     n_2          |     0.016 |
|       siginst.s1 |     0.006 |
|     n_20         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_21         |     0.010 |
|     n_22         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_23         |     0.011 |
|     n_24         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_25         |     0.011 |
|     n_26         |     0.017 |
|       siginst.s1 |     0.006 |
|     n_27         |     0.011 |
|     n_28         |     0.016 |
|       siginst.s1 |     0.006 |
|     n_29         |     0.011 |
|     n_3          |     0.011 |
|     n_4          |     0.017 |
|       siginst.s1 |     0.006 |
|     n_5          |     0.011 |
|     n_6          |     0.017 |
|       siginst.s1 |     0.006 |
|     n_7          |     0.011 |
|     n_8          |     0.017 |
|       siginst.s1 |     0.006 |
|     n_9          |     0.011 |
|   l2             |     0.253 |
|     n_0          |     0.010 |
|       siginst.s1 |     0.002 |
|     n_1          |     0.007 |
|     n_10         |     0.009 |
|       siginst.s1 |     0.002 |
|     n_11         |     0.007 |
|     n_12         |     0.010 |
|       siginst.s1 |     0.003 |
|     n_13         |     0.007 |
|     n_14         |     0.011 |
|       siginst.s1 |     0.004 |
|     n_15         |     0.007 |
|     n_16         |     0.009 |
|       siginst.s1 |     0.002 |
|     n_17         |     0.007 |
|     n_18         |     0.010 |
|       siginst.s1 |     0.002 |
|     n_19         |     0.007 |
|     n_2          |     0.011 |
|       siginst.s1 |     0.004 |
|     n_20         |     0.010 |
|       siginst.s1 |     0.002 |
|     n_21         |     0.007 |
|     n_22         |     0.010 |
|       siginst.s1 |     0.003 |
|     n_23         |     0.007 |
|     n_24         |     0.009 |
|       siginst.s1 |     0.002 |
|     n_25         |     0.007 |
|     n_26         |     0.010 |
|       siginst.s1 |     0.002 |
|     n_27         |     0.007 |
|     n_28         |     0.011 |
|       siginst.s1 |     0.004 |
|     n_29         |     0.007 |
|     n_3          |     0.006 |
|     n_4          |     0.010 |
|       siginst.s1 |     0.002 |
|     n_5          |     0.007 |
|     n_6          |     0.009 |
|       siginst.s1 |     0.002 |
|     n_7          |     0.007 |
|     n_8          |     0.011 |
|       siginst.s1 |     0.003 |
|     n_9          |     0.007 |
|   l3             |     0.073 |
|     n_0          |     0.009 |
|       siginst.s1 |     0.003 |
|     n_1          |     0.005 |
|     n_2          |     0.009 |
|       siginst.s1 |     0.003 |
|     n_3          |     0.006 |
|     n_4          |     0.009 |
|       siginst.s1 |     0.004 |
|     n_5          |     0.005 |
|     n_6          |     0.010 |
|       siginst.s1 |     0.005 |
|     n_7          |     0.005 |
|     n_8          |     0.009 |
|       siginst.s1 |     0.002 |
|     n_9          |     0.006 |
|   l4             |     0.034 |
|     n_0          |     0.003 |
|     n_1          |     0.003 |
|     n_2          |     0.003 |
|     n_3          |     0.003 |
|     n_4          |     0.003 |
|     n_5          |     0.003 |
|     n_6          |     0.003 |
|     n_7          |     0.003 |
|     n_8          |     0.003 |
|     n_9          |     0.004 |
|   mFind          |     0.006 |
+------------------+-----------+


