{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"Sequential Logic","level":1},{"metadata":{},"cell_type":"markdown","source":"Sequential logic add the notion of time and state to HardCaml.  It basically boils down to a few functions for describing **registers** and **memories**.  Simulation, however, now becomes neccessary - there is no shallow embedding equivalent for sequential logic.\n\nThe sequential world lives in the `HardCaml.Signal.Seq` module."},{"metadata":{},"input":"open HardCaml\nopen Signal.Comb\nopen Signal.Seq","cell_type":"code","prompt_number":6,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"and most useful function here is `reg`"},{"metadata":{},"input":"reg","cell_type":"code","prompt_number":7,"outputs":[{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : HardCaml.Signal.Types.register -&gt;\n    HardCaml.Signal.Types.signal -&gt;\n    HardCaml.Signal.Types.signal -&gt; HardCaml.Signal.Types.signal\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"This takes a register specification, clock enable and input signal and returns the input signal delayed by 1 clock cycle."},{"metadata":{},"input":"let d = wire 8\nlet q = reg r_sync enable d","cell_type":"code","prompt_number":8,"outputs":[{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val d : HardCaml.Signal.Comb.t =\n  HardCaml.Signal.Types.Signal_wire\n   ({HardCaml.Signal.Types.s_id = 37L; s_names = []; s_width = 8;\n     s_deps = []},\n   {contents = HardCaml.Signal.Types.Signal_empty})\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val q : HardCaml.Signal.Types.signal =\n  HardCaml.Signal.Types.Signal_reg\n   ({HardCaml.Signal.Types.s_id = 40L; s_names = []; s_width = 8;\n     s_deps =\n      [HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 37L; s_names = []; s_width = 8;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty});\n       HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty});\n       HardCaml.Signal.Types.Signal_empty;\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 39L; s_names = []; s_width = 8;\n          s_deps = []},\n        &quot;00000000&quot;);\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n          s_deps = []},\n        &quot;1&quot;);\n       HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 5L; s_names = [&quot;clear&quot;]; s_width = 1;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty});\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 38L; s_names = []; s_width = 8;\n          s_deps = []},\n        &quot;00000000&quot;);\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n          s_deps = []},\n        &quot;1&quot;);\n       HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 6L; s_names = [&quot;enable&quot;]; s_width = 1;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty})]},\n   {HardCaml.Signal.Types.reg_clock =\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty});\n    reg_clock_level =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n    reg_reset = HardCaml.Signal.Types.Signal_empty;\n    reg_reset_level =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n    reg_reset_value =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 39L; s_names = []; s_width = 8;\n        s_deps = []},\n      &quot;00000000&quot;);\n    reg_clear =\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 5L; s_names = [&quot;clear&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty});\n    reg_clear_level =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n    reg_clear_value =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 38L; s_names = []; s_width = 8;\n        s_deps = []},\n      &quot;00000000&quot;);\n    reg_enable =\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 6L; s_names = [&quot;enable&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty})})\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The `enable` signal can be any arbitrary 1 bit signal, including constants like `vdd` or (less usefully) `gnd` or even `empty` (which is equivalent to `vdd`).\n\nThe `r_sync` structure used above is one of a few predefined register specifications; `r_none`, `r_async`, `r_sync` and `r_full`.  Through this structure you can configure the exact details of the register you want to describe.  The predefined ones correspond to\n\n* `r_none` no reset or clear\n* `r_sync` synchronous clear\n* `r_async` asynchronous reset\n* `r_full` asynchronous reset and synchronous clear\n\nHere's the structure in all it's gory details:\n\n```ocaml\n    and register = \n        {\n            reg_clock : signal;             (* clock *)\n            reg_clock_level : signal;       (* active clock edge *)\n            reg_reset : signal;             (* asynchronous reset *)\n            reg_reset_level : signal;       (* asynchronous reset level *)\n            reg_reset_value : signal;       (* asychhronous reset value *)\n            reg_clear : signal;             (* synchronous reset *)\n            reg_clear_level : signal;       (* synchronous reset level *)\n            reg_clear_value : signal;       (* sychhronous reset value *)\n            reg_enable : signal;            (* global system enable *) \n        }\n```\n\nand this is how `r_sync` is defined\n\n```ocaml\n    and register = \n        {\n            reg_clock : signal;             (* clock *)\n            reg_clock_level : signal;       (* active clock edge *)\n            reg_reset : signal;             (* asynchronous reset *)\n            reg_reset_level : signal;       (* asynchronous reset level *)\n            reg_reset_value : signal;       (* asychhronous reset value *)\n            reg_clear : signal;             (* synchronous reset *)\n            reg_clear_level : signal;       (* synchronous reset level *)\n            reg_clear_value : signal;       (* sychhronous reset value *)\n            reg_enable : signal;            (* global system enable *) \n        }\n```\n\nThrough this structure we can;\n\n* set the clock signal and it's active edge (rising or falling)\n* set the synchronous and asynchronous reset signal, level and value (what value the register becomes after a reset)\n* carry around a global enable signal, if required. The *local* enable passed to the `reg` function is merged (`and`ed) with the global enable given here, if any.\n\n> It's probably worth asking why things are done this way.  This was born of a hassle we sometimes faced when converting our RTL code for use on ASICs.  Generally speaking in the FPGA world you are discouraged from using an asychronous reset.  ASIC firms have their linting tools and different demands - often a falling edge asynchronous reset.  But most of this is just plumbing and doesn't really affect how the RTL operates.  Various pre-processor based workarounds for our VHDL and Verilog code were particularly horrible hacks.  With HardCaml a project can just set up those few register specifications it needs in one place and forget about them."},{"metadata":{},"cell_type":"markdown","source":"There are a couple of other useful register oriented functions built using `reg`.  `pipeline n spec enable d` delays the input by n cycles (n>=0)."},{"metadata":{},"input":"pipeline","cell_type":"code","prompt_number":11,"outputs":[{"output_type":"pyout","prompt_number":11,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : int -&gt;\n    HardCaml.Signal.Types.register -&gt;\n    HardCaml.Signal.Types.signal -&gt;\n    HardCaml.Signal.Types.signal -&gt; HardCaml.Signal.Types.signal\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"reg_fb is a convienient way of creating feedback loops around a register."},{"metadata":{},"input":"reg_fb","cell_type":"code","prompt_number":12,"outputs":[{"output_type":"pyout","prompt_number":12,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : HardCaml.Signal.Types.register -&gt;\n    HardCaml.Signal.Types.signal -&gt;\n    int -&gt;\n    (HardCaml.Signal.Types.signal -&gt; HardCaml.Signal.Types.signal) -&gt;\n    HardCaml.Signal.Types.signal\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"rather than provide some input data to register the function takes the required width and a function which takes the current register value and returns the next one."},{"metadata":{},"input":"reg_fb r_sync enable 8 (fun d -> d +:. 1)","cell_type":"code","prompt_number":13,"outputs":[{"output_type":"pyout","prompt_number":13,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : HardCaml.Signal.Types.signal =\nHardCaml.Signal.Types.Signal_reg\n ({HardCaml.Signal.Types.s_id = 47L; s_names = []; s_width = 8;\n   s_deps =\n    [HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 44L; s_names = []; s_width = 8;\n        s_deps = []},\n      {contents =\n        HardCaml.Signal.Types.Signal_op\n         ({HardCaml.Signal.Types.s_id = 49L; s_names = []; s_width = 8;\n           s_deps =\n            [HardCaml.Signal.Types.Signal_reg\n              ({HardCaml.Signal.Types.s_id = 47L; s_names = []; s_width = 8;\n                s_deps =\n                 [HardCaml.Signal.Types.Signal_wire\n                   ({HardCaml.Signal.Types.s_id = 44L; s_names = [];\n                     s_width = 8; s_deps = []},\n                   {contents =\n                     HardCaml.Signal.Types.Signal_op\n                      ({HardCaml.Signal.Types.s_id = 49L; s_names = [];\n                        s_width = 8;\n                        s_deps =\n                         [HardCaml.Signal.Types.Signal_reg\n                           ({HardCaml.Signal.Types.s_id = 47L; s_names = [];\n                             s_width = 8;\n                             s_deps =\n                              [HardCaml.Signal.Types.Signal_wire\n                                ({HardCaml.Signal.Types.s_id = 44L;\n                                  s_names = []; s_width = 8; s_deps = []},\n                                {contents =\n                                  HardCaml.Signal.Types.Signal_op\n                                   ({HardCaml.Signal.Types.s_id = 49L;\n                                     s_names = []; s_width = 8;\n                                     s_deps =\n                                      [HardCaml.Signal.Types.Signal_reg\n                                        ({HardCaml.Signal.Types.s_id = 47L;\n                                          s_names = []; s_width = 8;\n                                          s_deps =\n                                           [HardCaml.Signal.Types.Signal_wire\n                                             ({HardCaml.Signal.Types.s_id =\n                                                44L;\n                                               s_names = []; s_width = 8;\n                                               s_deps = []},\n                                             {contents =\n                                               HardCaml.Signal.Types.Signal_op\n                                                ({HardCaml.Signal.Types.s_id\n                                                   = 49L;\n                                                  s_names = []; s_width = 8;\n                                                  s_deps =\n                                                   [HardCaml.Signal.Types.Signal_reg\n                                                     ({HardCaml.Signal.Types.s_id\n                                                        = 47L;\n                                                       s_names = [];\n                                                       s_width = 8;\n                                                       s_deps =\n                                                        [HardCaml.Signal.Types.Signal_wire\n                                                          ({HardCaml.Signal.Types.s_id\n                                                             = 44L;\n                                                            s_names = [];\n                                                            s_width = 8;\n                                                            s_deps = []},\n                                                          {contents =\n                                                            HardCaml.Signal.Types.Signal_op\n                                                             ({HardCaml.Signal.Types.s_id\n                                                                = 49L;\n                                                               s_names = [];\n                                                               s_width = 8;\n                                                               s_deps =\n                                                                [HardCaml.Signal.Types.Signal_reg\n                                                                  ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_op\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_reg\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 47L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    {contents\n                                                                    = ...});\n                                                                    HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    {contents\n                                                                    = ...});\n                                                                    HardCaml.Signal.Types.Signal_empty;\n                                                                    HardCaml.Signal.Types.Signal_const\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    &quot;00000000&quot;);\n                                                                    HardCaml.Signal.Types.Signal_const\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    &quot;1&quot;);\n                                                                    HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    {contents\n                                                                    = ...});\n                                                                    HardCaml.Signal.Types.Signal_const\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    &quot;00000000&quot;);\n                                                                    HardCaml.Signal.Types.Signal_const\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    &quot;1&quot;);\n                                                                    HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = ...;\n                                                                    s_names =\n                                                                    ...;\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    {contents\n                                                                    = ...})]},\n                                                                    {HardCaml.Signal.Types.reg_clock\n                                                                    =\n                                                                    HardCaml.Signal.Types.Signal_wire\n                                                                    ({HardCaml.Signal.Types.s_id\n                                                                    = 3L;\n                                                                    s_names =\n                                                                    [...];\n                                                                    s_width =\n                                                                    ...;\n                                                                    s_deps =\n                                                                    ...},\n                                                                    ...);\n                                                                    reg_clock_level\n                                                                    = ...;\n                                                                    reg_reset\n                                                                    = ...;\n                                                                    reg_reset_level\n                                                                    = ...;\n                                                                    reg_reset_value\n                                                                    = ...;\n                                                                    reg_clear\n                                                                    = ...;\n                                                                    reg_clear_level\n                                                                    = ...;\n                                                                    reg_clear_value\n                                                                    = ...;\n                                                                    reg_enable\n                                                                    = ...});\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                  ...);\n                                                                 ...]},\n                                                             ...)});\n                                                         ...]},\n                                                     ...);\n                                                    ...]},\n                                                ...)});\n                                            ...]},\n                                        ...);\n                                       ...]},\n                                   ...)});\n                               ...]},\n                           ...);\n                          ...]},\n                      ...)});\n                  ...]},\n              ...);\n             ...]},\n         ...)});\n     ...]},\n ...)\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"its worth looking at how this function is implemented"},{"metadata":{},"input":"let my_reg_fb spec enable width f = \n    let w = wire width in\n    let q = reg spec enable (f w) in\n    w <== q;\n    q","cell_type":"code","prompt_number":14,"outputs":[{"output_type":"pyout","prompt_number":14,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val my_reg_fb :\n  HardCaml.Signal.Types.register -&gt;\n  HardCaml.Signal.Types.signal -&gt;\n  int -&gt;\n  (HardCaml.Signal.Comb.t -&gt; HardCaml.Signal.Types.signal) -&gt;\n  HardCaml.Signal.Types.signal = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"wires are what allow us to use a signal before it has been full defined.  The following (illegal in OCaml) code is what we are trying to achieve."},{"metadata":{},"input":"let rec q = reg r_sync enable d\nand d = q +:. 1","cell_type":"code","prompt_number":18,"outputs":[{"output_type":"pyout","prompt_number":18,"html":"<pre style=\"color:red;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">File &quot;[18]&quot;, line 1, characters 12-31:\nError: This kind of expression is not allowed as right-hand side of `let rec'\nCharacters 12-31:\n  let rec q = reg r_sync enable d\n              ^^^^^^^^^^^^^^^^^^^\n</pre>","metadata":{}}],"language":"python","collapsed":false}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}