# 4.2.1  Low-power modes

Table 4 defines the state of each module in the Idle mode, Suspend mode, and BBSM mode.

**Note:** The values in Table 4 are for reference purpose only. For actual values, refer i.MX 93 EVK Applications Processors Data Sheet.

## Table 4. Low-power mode definition

| Parameters | Idle | Suspend | BBSM |
|---|---|---|---|
| CCM LPM mode | WAIT | STOP | N/A |
| Cortex A55 CPU0 | OFF | OFF | OFF |
| Cortex A55 CPU1 | OFF | OFF | OFF |
| Shared L3 cache | ON | OFF | OFF |
| DISPLAY | OFF | OFF | OFF |
| DRAM controller and PHY | ON | OFF | OFF |
| WAKEUPMIX | ON | OFF | OFF |
| MLMIX | ON as needed | OFF | OFF |
| NICMIX | ON | OFF | OFF |
| ARM_PLL | OFF | OFF | OFF |
| DRAM_PLL | OFF | OFF | OFF |
| SYSTEM_PLL1 | ON | OFF | OFF |
| XTAL | ON | OFF | OFF |
| RTC | ON | ON | ON |
| External DRAM device | Self-refresh[1] | Self-refresh[2] | OFF |
| USB PHY | In the low-power state | OFF | OFF |
| DRAM clock | 266 MHz | OFF | OFF |
| AXI clock | 133 MHz | OFF | OFF |
| Module clocks | ON as needed | OFF | OFF |
| EdgeLock Secure Enclave | ON | ON | OFF |
| GPIO wake-up | Yes | Yes | OFF |