{"vcs1":{"timestamp_begin":1684261316.800550116, "rt":1.24, "ut":0.37, "st":0.19}}
{"vcselab":{"timestamp_begin":1684261318.133785150, "rt":1.21, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684261319.420183133, "rt":0.45, "ut":0.24, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261316.160267997}
{"VCS_COMP_START_TIME": 1684261316.160267997}
{"VCS_COMP_END_TIME": 1684261321.361493598}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211948}}
