{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665489821522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665489821522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 15:03:41 2022 " "Processing started: Tue Oct 11 15:03:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665489821522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489821522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489821522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665489821710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828948 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828949 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-rtl " "Found design unit 1: memory_interface-rtl" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828950 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_alu-rtl " "Found design unit 1: uut_alu-rtl" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828951 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_alu " "Found entity 1: uut_alu" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_decode-rtl " "Found design unit 1: uut_decode-rtl" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828951 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_decode " "Found entity 1: uut_decode" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_fetch-rtl " "Found design unit 1: uut_fetch-rtl" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828952 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_fetch " "Found entity 1: uut_fetch" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_mem-rtl " "Found design unit 1: uut_mem-rtl" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828953 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_mem " "Found entity 1: uut_mem" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_register-rtl " "Found design unit 1: uut_register-rtl" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828953 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_register " "Found entity 1: uut_register" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_interface_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_tb-rtl " "Found design unit 1: memory_interface_tb-rtl" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828954 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_tb " "Found entity 1: memory_interface_tb" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828955 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665489828955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489828955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_interface " "Elaborating entity \"memory_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665489829003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "done memory_interface.vhd(225) " "Can't resolve multiple constant drivers for net \"done\" at memory_interface.vhd(225)" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 225 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489829028 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "memory_interface.vhd(59) " "Constant driver at memory_interface.vhd(59)" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 59 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489829028 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665489829029 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665489829109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 15:03:49 2022 " "Processing ended: Tue Oct 11 15:03:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665489829109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665489829109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665489829109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665489829109 ""}
