[Inputs]
clk_rxg
rst_rx_n
clk_txg
rst_tx_n
fvals
lvals
grab_done
=dram_f_din0[11:0]=
=dram_f_din1[11:0]=
=dram_f_din2[11:0]=
=dram_f_din3[11:0]=
=dram_f_din4[11:0]=
=dram_f_din5[11:0]=
=dram_f_din6[11:0]=
=dram_f_din7[11:0]=
[Outputs]
grab_done_f
fval
lval
=chan_f0[11:0]=
=chan_f1[11:0]=
=chan_f2[11:0]=
=chan_f3[11:0]=
[BiDir]
[ATTRIBUTES]
VeriModel image_ful

