###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:04:22 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.054
+ Phase Shift                   0.000
= Required Time                 0.642
  Arrival Time                  0.700
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.058 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.039 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.010 | 0.017 |   0.035 |   -0.022 | 
     | U_UART_clock_multiplexer/U1              | B ^ -> Y ^  | MX2X2M     | 0.229 | 0.170 |   0.205 |    0.147 | 
     | UART_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX32M | 0.054 | 0.041 |   0.246 |    0.188 | 
     | UART_CLK_M__L2_I0                        | A v -> Y ^  | INVX4M     | 0.023 | 0.027 |   0.273 |    0.215 | 
     | U1_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX1M  | 0.072 | 0.170 |   0.442 |    0.385 | 
     | U1_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.094 | 0.084 |   0.526 |    0.468 | 
     | U1_ClkDiv/FE_PHC7_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.041 | 0.173 |   0.700 |    0.642 | 
     | U1_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSX2M   | 0.041 | 0.000 |   0.700 |    0.642 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.058 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.076 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.035 |    0.093 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.229 | 0.170 |   0.205 |    0.263 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.306 |    0.364 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.409 |    0.467 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.531 |    0.589 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.602 |    0.660 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.626 |    0.684 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.107 | 0.068 |   0.694 |    0.752 | 
     | U1_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSX2M   | 0.107 | 0.002 |   0.696 |    0.753 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                 0.632
  Arrival Time                  0.695
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.062 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.044 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.010 | 0.017 |   0.035 |   -0.027 | 
     | U_UART_clock_multiplexer/U1              | B ^ -> Y ^  | MX2X2M     | 0.229 | 0.170 |   0.205 |    0.143 | 
     | UART_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX32M | 0.054 | 0.041 |   0.246 |    0.183 | 
     | UART_CLK_M__L2_I1                        | A v -> Y ^  | INVX4M     | 0.022 | 0.028 |   0.273 |    0.211 | 
     | U0_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX1M  | 0.062 | 0.164 |   0.437 |    0.375 | 
     | U0_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.097 | 0.085 |   0.522 |    0.460 | 
     | U0_ClkDiv/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.041 | 0.173 |   0.695 |    0.632 | 
     | U0_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSQX1M  | 0.041 | 0.000 |   0.695 |    0.632 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.062 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.081 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.035 |    0.098 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.229 | 0.170 |   0.205 |    0.268 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.306 |    0.369 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.409 |    0.472 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.531 |    0.594 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.602 |    0.665 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.626 |    0.689 | 
     | UART_CLK_M__L6_I1           | A v -> Y ^ | INVX4M     | 0.078 | 0.052 |   0.678 |    0.741 | 
     | U0_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSQX1M  | 0.078 | 0.001 |   0.679 |    0.741 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.863
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.085 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.067 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.051 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.113 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.154 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.181 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.345 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.437 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.437 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.547 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.627 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.151 |   0.863 |    0.778 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.863 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.085 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.103 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.119 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.283 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.324 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.381 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.429 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.483 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.507 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.525 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.543 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.621 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.621 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.731 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.811 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.049 | 0.004 |   0.730 |    0.815 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.864
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.069 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.052 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.112 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.152 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.180 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.344 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.436 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.436 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.546 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.626 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.152 |   0.864 |    0.777 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.864 |    0.777 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.104 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.121 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.284 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.325 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.382 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.431 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.485 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.509 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.527 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.544 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.622 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.622 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.732 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.812 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.049 | 0.004 |   0.730 |    0.816 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.864
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.069 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.052 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.112 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.152 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.180 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.344 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.436 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.436 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.546 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.626 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.152 |   0.864 |    0.778 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.864 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.104 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.121 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.284 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.325 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.382 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.431 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.485 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.509 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.527 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.544 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.622 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.622 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.732 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.812 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.049 | 0.004 |   0.730 |    0.816 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.864
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.091 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.073 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.057 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.107 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.148 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.175 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.339 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.431 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.431 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.541 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.621 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.152 |   0.864 |    0.773 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX1M     | 0.036 | 0.000 |   0.864 |    0.773 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.091 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.109 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.125 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.289 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.330 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.387 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.435 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.489 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.514 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.531 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.549 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.627 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.627 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.737 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.817 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX1M     | 0.049 | 0.004 |   0.729 |    0.820 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.137
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.128 |       |   0.000 |   -0.099 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -0.095 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRHQX1M | 0.052 | 0.137 |   0.137 |    0.038 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX1M  | 0.052 | 0.000 |   0.137 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.099 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.102 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.128 | 0.003 |   0.003 |    0.102 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin PUL_GEN_1/sync_flop_reg/CK 
Endpoint:   PUL_GEN_1/sync_flop_reg/D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: PUL_GEN_1/meta_flop_reg/Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.874
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                             |             |               |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.084 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.068 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.096 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.137 | 
     | UART_CLK_M__L2_I1           | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.164 | 
     | U0_ClkDiv/div_clk_reg       | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.328 | 
     | U0_ClkDiv/U17               | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.420 | 
     | U0_ClkDiv                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.420 | 
     | U_TX_CLK_multiplexer/U1     | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.530 | 
     | UART_TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.610 | 
     | PUL_GEN_1/meta_flop_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.053 | 0.162 |   0.874 |    0.772 | 
     | PUL_GEN_1/sync_flop_reg     | D ^         | SDFFRQX1M     | 0.053 | 0.000 |   0.874 |    0.772 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                             |             |               |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.120 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.137 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.300 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.341 | 
     | UART_CLK_M__L2_I2           | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.398 | 
     | UART_CLK_M__L3_I0           | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.447 | 
     | UART_CLK_M__L4_I0           | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.500 | 
     | UART_CLK_M__L5_I0           | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.525 | 
     | UART_CLK_M__L6_I0           | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.542 | 
     | UART_CLK_M__L7_I1           | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.560 | 
     | U0_ClkDiv/U17               | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.638 | 
     | U0_ClkDiv                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.638 | 
     | U_TX_CLK_multiplexer/U1     | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.748 | 
     | UART_TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.828 | 
     | PUL_GEN_1/sync_flop_reg     | CK ^        | SDFFRQX1M     | 0.049 | 0.004 |   0.729 |    0.831 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: PUL_GEN_1/sync_flop_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  0.795
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.084 | 
     | scan_clk__L2_I1             | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.024 | 
     | scan_clk__L3_I0             | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.066 | 
     | scan_clk__L4_I0             | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.280 | 
     | scan_clk__L5_I0             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.329 | 
     | U_TX_CLK_multiplexer/U1     | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.442 | 
     | UART_TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.522 | 
     | PUL_GEN_1/sync_flop_reg     | CK ^ -> Q ^ | SDFFRQX1M  | 0.060 | 0.170 |   0.795 |    0.692 | 
     | RST_SYNC_1/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.795 |    0.692 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.122 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.182 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.272 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.485 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.534 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.645 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.684 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.753 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.757 |    0.860 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[0] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[0] /SI     (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  0.797
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.086 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.025 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.065 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.278 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.327 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.441 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.521 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.063 | 0.172 |   0.797 |    0.692 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0]      | SI ^        | SDFFRQX2M  | 0.063 | 0.000 |   0.797 |    0.692 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.123 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.184 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.273 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.487 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.536 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.646 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.685 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.755 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    0.862 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[3] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.061
+ Phase Shift                   0.000
= Required Time                 0.695
  Arrival Time                  0.805
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.091 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.030 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.060 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.273 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.322 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.435 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.515 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.080 | 0.180 |   0.805 |    0.695 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.080 | 0.000 |   0.805 |    0.695 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.128 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.189 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.279 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.492 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.541 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.652 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.691 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.760 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.106 |   0.756 |    0.866 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[1] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.061
+ Phase Shift                   0.000
= Required Time                 0.696
  Arrival Time                  0.808
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.094 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.033 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.057 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.270 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.319 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.433 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.513 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.086 | 0.183 |   0.808 |    0.696 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.086 | 0.000 |   0.808 |    0.696 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.131 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.192 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.282 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.495 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.544 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.654 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.693 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.763 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    0.870 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UARTCLK'
Beginpoint: RST_SYNC_2/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UARTCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.688
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.845
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.095 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M | 0.010 | 0.017 |   0.034 |   -0.079 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X2M     | 0.229 | 0.164 |   0.198 |    0.085 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^  | CLKBUFX1M  | 0.119 | 0.101 |   0.299 |    0.186 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^  | CLKBUFX1M  | 0.123 | 0.103 |   0.402 |    0.289 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^  | CLKBUFX1M  | 0.157 | 0.122 |   0.524 |    0.411 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.071 |   0.595 |    0.482 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.024 |   0.619 |    0.506 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^  | INVX4M     | 0.107 | 0.068 |   0.687 |    0.574 | 
     | RST_SYNC_2/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.158 |   0.845 |    0.732 | 
     | RST_SYNC_2/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.038 | 0.000 |   0.845 |    0.732 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.131 | 
     | UART_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.034 |    0.147 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X2M     | 0.229 | 0.164 |   0.198 |    0.311 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.299 |    0.412 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.402 |    0.515 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.524 |    0.637 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.595 |    0.708 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.619 |    0.732 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.107 | 0.068 |   0.687 |    0.800 | 
     | RST_SYNC_2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.107 | 0.001 |   0.688 |    0.801 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[2] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.062
+ Phase Shift                   0.000
= Required Time                 0.696
  Arrival Time                  0.809
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.094 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.034 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.056 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.269 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.318 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.432 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.512 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[2]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.087 | 0.184 |   0.809 |    0.696 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.087 | 0.000 |   0.809 |    0.696 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.132 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.193 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.282 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.496 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.545 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.655 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.694 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.763 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    0.871 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[3] /Q       (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  0.805
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.095 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.034 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.056 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.269 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.318 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.432 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.512 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.080 | 0.180 |   0.805 |    0.692 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.080 | 0.000 |   0.805 |    0.692 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.132 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.193 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.283 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.496 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.545 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.655 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.694 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.764 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    0.871 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[0] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.062
+ Phase Shift                   0.000
= Required Time                 0.696
  Arrival Time                  0.811
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.019 |   0.019 |   -0.096 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.031 | 0.061 |   0.079 |   -0.035 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.055 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.268 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.317 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.431 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.510 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[0]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.089 | 0.185 |   0.810 |    0.696 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.089 | 0.001 |   0.811 |    0.696 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.133 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.194 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.284 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.497 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.546 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.657 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.695 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.765 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    0.872 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.161
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.161 |   0.161 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[8]     | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.161 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.121 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.121 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.162
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.162 |   0.162 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.162 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.122 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.128 | 0.004 |   0.003 |    0.122 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.162
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.162 |   0.162 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.162 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.122 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.122 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  leading 
edge of 'REFCLK'
Beginpoint: F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  leading 
edge of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.352
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.394
  Arrival Time                  0.515
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.103 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.088 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.016 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | INVX20M    | 0.043 | 0.039 |   0.175 |    0.055 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.124 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.270 |   0.514 |    0.394 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.515 |    0.394 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.138 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.153 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.257 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.296 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.365 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.352 |    0.473 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  leading 
edge of 'REFCLK'
Beginpoint: F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  leading 
edge of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.352
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.393
  Arrival Time                  0.514
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.103 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.088 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.016 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | INVX20M    | 0.043 | 0.039 |   0.175 |    0.055 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.124 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.269 |   0.514 |    0.393 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.514 |    0.393 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.138 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.153 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.136 |    0.257 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.296 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.366 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.352 |    0.472 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REFCLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.307
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.347
  Arrival Time                  0.468
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.103 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.088 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.016 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.043 | 0.039 |   0.175 |    0.054 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.124 | 
     | U0_ref_sync/\sync_reg_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.223 |   0.468 |    0.347 | 
     | U0_ref_sync/\sync_reg_reg[1]     | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.468 |    0.347 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.138 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.154 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.136 |    0.257 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.296 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.366 | 
     | U0_ref_sync/\sync_reg_reg[1]     | CK ^       | SDFFRQX1M  | 0.243 | 0.062 |   0.307 |    0.428 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  leading 
edge of 'REFCLK'
Beginpoint: F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  leading 
edge of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.352
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.394
  Arrival Time                  0.515
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.103 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.088 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.016 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | INVX20M    | 0.043 | 0.039 |   0.175 |    0.054 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.124 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.270 |   0.515 |    0.394 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.515 |    0.394 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.139 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.154 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.136 |    0.257 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.296 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.366 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.352 |    0.473 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.165
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.118 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.165 |   0.165 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.165 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.125 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.128 | 0.004 |   0.003 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.165
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.165 |   0.165 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.165 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.125 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.351
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.391
  Arrival Time                  0.514
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.123 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.105 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.090 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.014 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.043 | 0.039 |   0.175 |    0.052 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.122 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.269 |   0.514 |    0.391 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.514 |    0.391 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.123 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.141 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.156 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.136 |    0.259 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.298 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.368 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | CK ^       | SDFFRQX1M  | 0.262 | 0.106 |   0.351 |    0.474 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.165
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.165 |   0.165 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.044 | 0.000 |   0.165 |    0.042 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |    0.125 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.128 | 0.002 |   0.002 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.169
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.125 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.122 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.168 |   0.168 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.169 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.125 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.129 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.128 | 0.004 |   0.003 |    0.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.001
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.167
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -0.124 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.166 |   0.166 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.167 |    0.041 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |    0.127 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.128 | 0.001 |   0.001 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.168
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -0.125 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.167 |   0.167 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.168 |    0.041 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.128 | 0.002 |   0.002 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.169
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.123 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.169 |   0.169 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.169 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.129 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.169
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -0.123 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.169 |   0.169 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.169 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.130 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/SI    (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.166
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -0.126 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.166 |   0.166 |    0.039 | 
     | U0_ALU/OUT_VALID_reg       | SI ^        | SDFFRQX1M | 0.048 | 0.000 |   0.166 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.130 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX1M | 0.128 | 0.003 |   0.003 |    0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.171
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.129 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.126 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M | 0.053 | 0.171 |   0.171 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M | 0.053 | 0.000 |   0.171 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.129 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.132 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.172
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.131 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.128 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M | 0.054 | 0.172 |   0.172 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M | 0.054 | 0.000 |   0.172 |    0.042 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.131 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |    0.133 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.128 | 0.002 |   0.002 |    0.133 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.180
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |   -0.137 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.134 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^ -> Q ^ | SDFFRQX1M | 0.061 | 0.179 |   0.180 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[2]     | SI ^        | SDFFRQX2M | 0.061 | 0.000 |   0.180 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.128 |       |   0.000 |    0.137 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.141 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.128 | 0.003 |   0.003 |    0.141 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.925
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.149 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.131 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.115 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.049 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.090 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.117 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.281 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.373 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.373 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.483 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.563 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^ -> Q ^  | SDFFRQX2M     | 0.055 | 0.162 |   0.874 |    0.725 | 
     | U0_UART/U0_UART_TX/S1/U34               | A0N ^ -> Y ^ | OAI2BB1X2M    | 0.028 | 0.051 |   0.925 |    0.776 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | D ^          | SDFFRQX2M     | 0.028 | 0.000 |   0.925 |    0.776 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.149 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.167 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.184 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.347 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.388 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.445 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.494 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.547 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.572 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.589 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.607 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.685 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.685 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.795 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.875 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.728 |    0.877 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.927
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.151 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.134 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.117 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.047 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.087 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.115 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.279 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.370 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.370 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.481 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.560 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^ -> Q ^  | SDFFRQX2M     | 0.056 | 0.163 |   0.875 |    0.723 | 
     | U0_UART/U0_UART_TX/S1/U40               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.029 | 0.053 |   0.927 |    0.776 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | D ^          | SDFFRQX2M     | 0.029 | 0.000 |   0.927 |    0.776 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.151 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.169 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.186 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.349 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.390 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.448 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.496 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.550 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.574 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.592 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.609 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.687 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.687 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.797 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.877 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.728 |    0.879 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.930
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.154 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.136 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.119 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.044 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.085 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.113 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.276 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.368 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.368 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.478 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.558 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2] | CK ^ -> Q ^  | SDFFRQX2M     | 0.061 | 0.166 |   0.878 |    0.724 | 
     | U0_UART/U0_UART_TX/S1/U38               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.028 | 0.052 |   0.930 |    0.776 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2] | D ^          | SDFFRQX2M     | 0.028 | 0.000 |   0.930 |    0.776 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.154 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.172 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.188 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.352 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.393 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.450 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.498 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.552 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.576 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.594 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.612 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.690 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.690 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.800 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.879 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2] | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.728 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.930
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.155 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.137 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.120 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.043 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.084 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.112 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.276 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.367 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.367 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.478 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.557 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1] | CK ^ -> Q ^  | SDFFRQX2M     | 0.059 | 0.165 |   0.877 |    0.723 | 
     | U0_UART/U0_UART_TX/S1/U36               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.030 | 0.053 |   0.930 |    0.776 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1] | D ^          | SDFFRQX2M     | 0.030 | 0.000 |   0.930 |    0.776 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.154 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.172 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.189 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.352 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.393 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.451 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.499 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.553 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.577 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.595 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.612 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.690 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.690 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.800 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.880 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1] | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.728 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/ser_data_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/S1/ser_data_reg/D       (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.931
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.155 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.138 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.121 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.043 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.083 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.111 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.275 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.367 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.367 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.477 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.556 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.055 | 0.162 |   0.874 |    0.719 | 
     | U0_UART/U0_UART_TX/S1/U48               | A1 ^ -> Y ^ | AO22X1M       | 0.032 | 0.056 |   0.931 |    0.775 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg      | D ^         | SDFFRQX2M     | 0.032 | 0.000 |   0.931 |    0.775 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                    |             |               |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.155 | 
     | UART_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.173 | 
     | UART_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.190 | 
     | U_UART_clock_multiplexer/U1        | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.353 | 
     | UART_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.394 | 
     | UART_CLK_M__L2_I2                  | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.452 | 
     | UART_CLK_M__L3_I0                  | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.500 | 
     | UART_CLK_M__L4_I0                  | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.554 | 
     | UART_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.578 | 
     | UART_CLK_M__L6_I0                  | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.596 | 
     | UART_CLK_M__L7_I1                  | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.613 | 
     | U0_ClkDiv/U17                      | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.691 | 
     | U0_ClkDiv                          | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.691 | 
     | U_TX_CLK_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.801 | 
     | UART_TX_CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.881 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.727 |    0.883 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[3] /D  (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\count_reg[3] /QN (v) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.927
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                     | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.156 | 
     | UART_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.138 | 
     | UART_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.121 | 
     | U_UART_clock_multiplexer/U1         | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.042 | 
     | UART_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.083 | 
     | UART_CLK_M__L2_I1                   | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.111 | 
     | U0_ClkDiv/div_clk_reg               | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.275 | 
     | U0_ClkDiv/U17                       | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.366 | 
     | U0_ClkDiv                           | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.366 | 
     | U_TX_CLK_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.476 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.556 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3] | CK ^ -> QN v | SDFFRX1M      | 0.068 | 0.138 |   0.850 |    0.694 | 
     | U0_UART/U0_UART_TX/S1/U27           | A1 v -> Y ^  | OAI21X2M      | 0.034 | 0.077 |   0.927 |    0.771 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3] | D ^          | SDFFRX1M      | 0.034 | 0.000 |   0.927 |    0.771 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                     | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.156 | 
     | UART_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.173 | 
     | UART_CLK__L2_I0                     | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.190 | 
     | U_UART_clock_multiplexer/U1         | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.354 | 
     | UART_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.394 | 
     | UART_CLK_M__L2_I2                   | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.452 | 
     | UART_CLK_M__L3_I0                   | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.500 | 
     | UART_CLK_M__L4_I0                   | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.554 | 
     | UART_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.578 | 
     | UART_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.596 | 
     | UART_CLK_M__L7_I1                   | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.613 | 
     | U0_ClkDiv/U17                       | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.691 | 
     | U0_ClkDiv                           | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.691 | 
     | U_TX_CLK_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.802 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.881 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3] | CK ^        | SDFFRX1M      | 0.049 | 0.002 |   0.727 |    0.883 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.934
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.141 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.124 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.040 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.080 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.108 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.272 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.364 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.364 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.474 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.553 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[6] | CK ^ -> Q ^  | SDFFRQX2M     | 0.067 | 0.169 |   0.881 |    0.723 | 
     | U0_UART/U0_UART_TX/S1/U46               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.027 | 0.053 |   0.934 |    0.775 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[6] | D ^          | SDFFRQX2M     | 0.027 | 0.000 |   0.934 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.176 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.193 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.356 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.397 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.455 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.503 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.557 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.581 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.599 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.616 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.694 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.694 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.804 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.884 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[6] | CK ^        | SDFFRQX2M     | 0.049 | 0.001 |   0.727 |    0.885 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART/U0_UART_TX/P1/par_bit_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/P1/par_bit_reg/D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/P1/par_bit_reg/Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.935
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.160 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.142 | 
     | UART_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.126 | 
     | U_UART_clock_multiplexer/U1       | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.038 | 
     | UART_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.079 | 
     | UART_CLK_M__L2_I1                 | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.106 | 
     | U0_ClkDiv/div_clk_reg             | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.270 | 
     | U0_ClkDiv/U17                     | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.362 | 
     | U0_ClkDiv                         | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.362 | 
     | U_TX_CLK_multiplexer/U1           | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.472 | 
     | UART_TX_CLK_M__L1_I0              | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.552 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg | CK ^ -> Q ^  | SDFFRQX2M     | 0.058 | 0.164 |   0.876 |    0.716 | 
     | U0_UART/U0_UART_TX/P1/U5          | A0N ^ -> Y ^ | OAI2BB2X1M    | 0.035 | 0.059 |   0.935 |    0.775 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg | D ^          | SDFFRQX2M     | 0.035 | 0.000 |   0.935 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.160 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.178 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.195 | 
     | U_UART_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.358 | 
     | UART_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.399 | 
     | UART_CLK_M__L2_I2                 | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.456 | 
     | UART_CLK_M__L3_I0                 | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.505 | 
     | UART_CLK_M__L4_I0                 | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.558 | 
     | UART_CLK_M__L5_I0                 | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.583 | 
     | UART_CLK_M__L6_I0                 | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.601 | 
     | UART_CLK_M__L7_I1                 | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.618 | 
     | U0_ClkDiv/U17                     | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.696 | 
     | U0_ClkDiv                         | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.696 | 
     | U_TX_CLK_multiplexer/U1           | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.806 | 
     | UART_TX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.886 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.727 |    0.887 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.936
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.161 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.143 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.126 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.037 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.078 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^  | INVX4M        | 0.022 | 0.028 |   0.266 |    0.106 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.270 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^  | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.361 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.522 |    0.361 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.471 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.551 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[7] | CK ^ -> Q ^ | SDFFRQX2M     | 0.062 | 0.166 |   0.878 |    0.717 | 
     | U0_UART/U0_UART_TX/S1/U49               | A1 ^ -> Y ^ | AO22X1M       | 0.032 | 0.058 |   0.936 |    0.775 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[7] | D ^         | SDFFRQX2M     | 0.032 | 0.000 |   0.936 |    0.775 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.161 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.178 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.195 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.359 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.399 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.457 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.505 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.559 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.583 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.601 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.618 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.696 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.696 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.807 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.886 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[7] | CK ^        | SDFFRQX2M     | 0.049 | 0.001 |   0.727 |    0.887 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.936
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.161 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.144 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.127 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.037 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.077 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.105 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.269 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.360 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.360 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.471 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.550 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5] | CK ^ -> Q ^  | SDFFRQX2M     | 0.063 | 0.167 |   0.879 |    0.717 | 
     | U0_UART/U0_UART_TX/S1/U44               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.035 | 0.057 |   0.936 |    0.775 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5] | D ^          | SDFFRQX2M     | 0.035 | 0.000 |   0.936 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.161 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.179 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.196 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.359 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.400 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.458 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.506 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.560 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.584 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.602 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.619 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.697 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.697 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.807 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.887 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5] | CK ^        | SDFFRQX2M     | 0.049 | 0.001 |   0.727 |    0.888 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.937
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.162 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.144 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.128 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.036 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.077 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.022 | 0.028 |   0.266 |    0.104 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.164 |   0.430 |    0.268 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.071 | 0.092 |   0.522 |    0.360 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.522 |    0.360 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.113 | 0.110 |   0.632 |    0.470 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.049 | 0.080 |   0.712 |    0.550 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4] | CK ^ -> Q ^  | SDFFRQX2M     | 0.064 | 0.168 |   0.880 |    0.718 | 
     | U0_UART/U0_UART_TX/S1/U42               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.036 | 0.058 |   0.937 |    0.775 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4] | D ^          | SDFFRQX2M     | 0.036 | 0.000 |   0.937 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.162 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.180 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.196 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.360 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.401 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.057 |   0.296 |    0.458 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.344 |    0.506 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.398 |    0.560 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.423 |    0.585 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.014 | 0.018 |   0.440 |    0.602 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.019 | 0.017 |   0.458 |    0.620 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.071 | 0.078 |   0.536 |    0.698 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.536 |    0.698 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.113 | 0.110 |   0.646 |    0.808 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.049 | 0.080 |   0.726 |    0.888 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4] | CK ^        | SDFFRQX2M     | 0.049 | 0.002 |   0.727 |    0.889 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /D  (v) checked with  
leading edge of 'RX_CLK'
Beginpoint: U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /QN (^) triggered by  
leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  0.876
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |              |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M    | 0.017 | 0.018 |   0.018 |   -0.148 | 
     | UART_CLK__L2_I0                           | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.017 |   0.034 |   -0.132 | 
     | U_UART_clock_multiplexer/U1               | A ^ -> Y ^   | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.032 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y v   | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.073 | 
     | UART_CLK_M__L2_I0                         | A v -> Y ^   | INVX4M        | 0.023 | 0.027 |   0.265 |    0.099 | 
     | U1_ClkDiv/div_clk_reg                     | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.170 |   0.435 |    0.269 | 
     | U1_ClkDiv/U17                             | B ^ -> Y ^   | MX2X2M        | 0.044 | 0.077 |   0.512 |    0.346 | 
     | U1_ClkDiv                                 | o_div_clk ^  | ClkDiv_test_1 |       |       |   0.512 |    0.346 | 
     | U_RX_CLK_multiplexer/U1                   | A ^ -> Y ^   | MX2X2M        | 0.150 | 0.126 |   0.638 |    0.472 | 
     | UART_RX_CLK_M__L1_I0                      | A ^ -> Y ^   | BUFX32M       | 0.045 | 0.063 |   0.701 |    0.535 | 
     | U0_UART/U0_UART_RX/D0/\sample_test_reg[0] | CK ^ -> QN ^ | SDFFRX1M      | 0.071 | 0.142 |   0.843 |    0.677 | 
     | U0_UART/U0_UART_RX/D0/U8                  | A0 ^ -> Y v  | OAI32X1M      | 0.027 | 0.033 |   0.876 |    0.710 | 
     | U0_UART/U0_UART_RX/D0/\sample_test_reg[0] | D v          | SDFFRX1M      | 0.027 | 0.000 |   0.876 |    0.710 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                           |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.166 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.018 |   0.018 |    0.184 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.017 |   0.034 |    0.200 | 
     | U_UART_clock_multiplexer/U1               | A ^ -> Y ^  | MX2X2M        | 0.229 | 0.164 |   0.198 |    0.364 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y v  | CLKINVX32M    | 0.054 | 0.041 |   0.239 |    0.405 | 
     | UART_CLK_M__L2_I0                         | A v -> Y ^  | INVX4M        | 0.023 | 0.027 |   0.265 |    0.432 | 
     | U1_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.170 |   0.435 |    0.601 | 
     | U1_ClkDiv/U17                             | B ^ -> Y ^  | MX2X2M        | 0.044 | 0.077 |   0.512 |    0.678 | 
     | U1_ClkDiv                                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.512 |    0.678 | 
     | U_RX_CLK_multiplexer/U1                   | A ^ -> Y ^  | MX2X2M        | 0.150 | 0.126 |   0.638 |    0.804 | 
     | UART_RX_CLK_M__L1_I0                      | A ^ -> Y ^  | BUFX32M       | 0.045 | 0.063 |   0.701 |    0.868 | 
     | U0_UART/U0_UART_RX/D0/\sample_test_reg[0] | CK ^        | SDFFRX1M      | 0.045 | 0.002 |   0.704 |    0.870 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /D  (v) checked with  leading edge 
of 'REFCLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][3] /QN (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.288
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.300
  Arrival Time                  0.467
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   -0.167 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.149 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.134 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.105 | 0.104 |   0.137 |   -0.030 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.043 | 0.039 |   0.175 |    0.009 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.078 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^ -> QN ^ | SDFFRX1M   | 0.055 | 0.188 |   0.433 |    0.266 | 
     | U0_RegFile/U329                  | B1 ^ -> Y v  | OAI22X1M   | 0.029 | 0.033 |   0.467 |    0.300 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | D v          | SDFFRX1M   | 0.029 | 0.000 |   0.467 |    0.300 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.167 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.184 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.199 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.136 |    0.303 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.342 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.412 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^       | SDFFRX1M   | 0.204 | 0.043 |   0.288 |    0.455 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /D  (v) checked with  leading edge 
of 'REFCLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][1] /QN (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.288
+ Hold                         -0.089
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.299
  Arrival Time                  0.467
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   -0.167 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.150 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.135 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.105 | 0.104 |   0.137 |   -0.031 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.043 | 0.039 |   0.175 |    0.008 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.078 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^ -> QN ^ | SDFFRX1M   | 0.052 | 0.186 |   0.431 |    0.264 | 
     | U0_RegFile/U327                  | B1 ^ -> Y v  | OAI22X1M   | 0.031 | 0.035 |   0.467 |    0.299 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | D v          | SDFFRX1M   | 0.031 | 0.000 |   0.467 |    0.299 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.167 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.185 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.200 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.105 | 0.104 |   0.137 |    0.304 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.175 |    0.343 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.245 |    0.412 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^       | SDFFRX1M   | 0.204 | 0.043 |   0.288 |    0.455 | 
     +-------------------------------------------------------------------------------------------------+ 

