{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636572041102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636572041117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 14:20:40 2021 " "Processing started: Wed Nov 10 14:20:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636572041117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572041117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence " "Command: quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572041117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636572041711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636572041711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincidence.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coincidence.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 coincidence " "Found entity 1: coincidence" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLKSWITCH clkswitch serialprocessor.v(19) " "Verilog HDL Declaration information at serialprocessor.v(19): object \"CLKSWITCH\" differs only in case from object \"clkswitch\" in the same scope" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636572051270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESETHIST resethist serialprocessor.v(19) " "Verilog HDL Declaration information at serialprocessor.v(19): object \"RESETHIST\" differs only in case from object \"resethist\" in the same scope" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636572051270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file serialprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LED_4.v(34) " "Verilog HDL information at LED_4.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636572051285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LED_4.v(140) " "Verilog HDL information at LED_4.v(140): always construct contains both blocking and non-blocking assignments" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636572051285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_4.v 1 1 " "Found 1 design units, including 1 entities, in source file led_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_4 " "Found entity 1: LED_4" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/rng.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 4 4 " "Found 4 design units, including 4 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051301 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "async.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051301 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "async.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051301 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "async.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coincidence " "Elaborating entity \"coincidence\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636572051353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:instserout1 " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:instserout1\"" {  } { { "coincidence.bdf" "instserout1" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 800 1360 1568 912 "instserout1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:instserout1\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:instserout1\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/async.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst2pll " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst2pll\"" {  } { { "coincidence.bdf" "inst2pll" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:inst2pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\"" {  } { { "pll2.v" "altpll_component" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll2.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst2pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:inst2pll\|altpll:altpll_component\"" {  } { { "pll2.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll2.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst2pll\|altpll:altpll_component " "Instantiated megafunction \"pll2:inst2pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 20000 " "Parameter \"inclk1_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_USED " "Parameter \"port_activeclock\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type MANUAL " "Parameter \"switch_over_type\" = \"MANUAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 1 " "Parameter \"vco_phase_shift_step\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572051437 ""}  } { { "pll2.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll2.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636572051437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll_dyn_phase_le " "Found entity 1: pll2_altpll_dyn_phase_le" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll2_altpll_dyn_phase_le1 " "Found entity 2: pll2_altpll_dyn_phase_le1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll2_altpll_dyn_phase_le12 " "Found entity 3: pll2_altpll_dyn_phase_le12" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll2_cmpr " "Found entity 4: pll2_cmpr" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll2_cntr " "Found entity 5: pll2_cntr" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll2_cmpr1 " "Found entity 6: pll2_cmpr1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll2_cntr1 " "Found entity 7: pll2_cntr1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll2_altpll " "Found entity 8: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636572051497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572051497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll2_altpll_dyn_phase_le\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le2" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll2_altpll_dyn_phase_le1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le4" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le12 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll2_altpll_dyn_phase_le12\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le5" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cntr pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter " "Elaborating entity \"pll2_cntr\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\"" {  } { { "db/pll2_altpll.v" "phasestep_counter" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cmpr pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\|pll2_cmpr:cmpr12 " "Elaborating entity \"pll2_cmpr\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\|pll2_cmpr:cmpr12\"" {  } { { "db/pll2_altpll.v" "cmpr12" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cntr1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep " "Elaborating entity \"pll2_cntr1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\"" {  } { { "db/pll2_altpll.v" "pll_internal_phasestep" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cmpr1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\|pll2_cmpr1:cmpr14 " "Elaborating entity \"pll2_cmpr1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\|pll2_cmpr1:cmpr14\"" {  } { { "db/pll2_altpll.v" "cmpr14" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:instpro " "Elaborating entity \"processor\" for hierarchy \"processor:instpro\"" {  } { { "coincidence.bdf" "instpro" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 816 928 1192 1152 "instpro" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(66) " "Verilog HDL assignment warning at serialprocessor.v(66): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051528 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(136) " "Verilog HDL assignment warning at serialprocessor.v(136): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051528 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(171) " "Verilog HDL assignment warning at serialprocessor.v(171): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051559 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(179) " "Verilog HDL assignment warning at serialprocessor.v(179): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051559 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(183) " "Verilog HDL assignment warning at serialprocessor.v(183): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051559 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(205) " "Verilog HDL assignment warning at serialprocessor.v(205): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051559 "|coincidence|processor:instpro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:instserin1 " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:instserin1\"" {  } { { "coincidence.bdf" "instserin1" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 832 424 624 944 "instserin1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:instserin1\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:instserin1\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/async.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4 LED_4:instled " "Elaborating entity \"LED_4\" for hierarchy \"LED_4:instled\"" {  } { { "coincidence.bdf" "instled" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 376 928 1216 680 "instled" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572051809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LED_4.v(48) " "Verilog HDL assignment warning at LED_4.v(48): truncated value with size 32 to match size of target (6)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051825 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(49) " "Verilog HDL assignment warning at LED_4.v(49): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051825 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(51) " "Verilog HDL assignment warning at LED_4.v(51): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051825 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(60) " "Verilog HDL assignment warning at LED_4.v(60): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051825 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(72) " "Verilog HDL assignment warning at LED_4.v(72): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(83) " "Verilog HDL assignment warning at LED_4.v(83): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(94) " "Verilog HDL assignment warning at LED_4.v(94): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(106) " "Verilog HDL assignment warning at LED_4.v(106): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(117) " "Verilog HDL assignment warning at LED_4.v(117): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(130) " "Verilog HDL assignment warning at LED_4.v(130): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 LED_4.v(145) " "Verilog HDL assignment warning at LED_4.v(145): truncated value with size 8 to match size of target (6)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LED_4.v(149) " "Verilog HDL assignment warning at LED_4.v(149): truncated value with size 32 to match size of target (6)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(152) " "Verilog HDL assignment warning at LED_4.v(152): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051841 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LED_4.v(159) " "Verilog HDL assignment warning at LED_4.v(159): truncated value with size 32 to match size of target (8)" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636572051937 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coax_out_extra LED_4.v(12) " "Output port \"coax_out_extra\" at LED_4.v(12) has no driver" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1636572052122 "|coincidence|LED_4:instled"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ep4ce10_io_extra LED_4.v(12) " "Output port \"ep4ce10_io_extra\" at LED_4.v(12) has no driver" {  } { { "LED_4.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/LED_4.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1636572052122 "|coincidence|LED_4:instled"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "histos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"histos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636572053187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:inst1rng " "Elaborating entity \"rng\" for hierarchy \"rng:inst1rng\"" {  } { { "coincidence.bdf" "inst1rng" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 320 136 352 432 "inst1rng" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572053577 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rng.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/rng.v" 81 -1 0 } } { "rng.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/rng.v" 143 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636572059307 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636572059307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[15\] GND " "Pin \"coax_out_extra\[15\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[14\] GND " "Pin \"coax_out_extra\[14\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[13\] GND " "Pin \"coax_out_extra\[13\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[12\] GND " "Pin \"coax_out_extra\[12\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[11\] GND " "Pin \"coax_out_extra\[11\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[10\] GND " "Pin \"coax_out_extra\[10\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[9\] GND " "Pin \"coax_out_extra\[9\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[8\] GND " "Pin \"coax_out_extra\[8\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[7\] GND " "Pin \"coax_out_extra\[7\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[6\] GND " "Pin \"coax_out_extra\[6\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[5\] GND " "Pin \"coax_out_extra\[5\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[4\] GND " "Pin \"coax_out_extra\[4\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[3\] GND " "Pin \"coax_out_extra\[3\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[2\] GND " "Pin \"coax_out_extra\[2\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[1\] GND " "Pin \"coax_out_extra\[1\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coax_out_extra\[0\] GND " "Pin \"coax_out_extra\[0\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 464 1232 1429 480 "coax_out_extra\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|coax_out_extra[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[27\] GND " "Pin \"ep4ce10_io_extra\[27\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[26\] GND " "Pin \"ep4ce10_io_extra\[26\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[25\] GND " "Pin \"ep4ce10_io_extra\[25\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[24\] GND " "Pin \"ep4ce10_io_extra\[24\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[23\] GND " "Pin \"ep4ce10_io_extra\[23\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[22\] GND " "Pin \"ep4ce10_io_extra\[22\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[21\] GND " "Pin \"ep4ce10_io_extra\[21\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[20\] GND " "Pin \"ep4ce10_io_extra\[20\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[19\] GND " "Pin \"ep4ce10_io_extra\[19\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[18\] GND " "Pin \"ep4ce10_io_extra\[18\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[17\] GND " "Pin \"ep4ce10_io_extra\[17\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[16\] GND " "Pin \"ep4ce10_io_extra\[16\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[15\] GND " "Pin \"ep4ce10_io_extra\[15\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[14\] GND " "Pin \"ep4ce10_io_extra\[14\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[13\] GND " "Pin \"ep4ce10_io_extra\[13\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[12\] GND " "Pin \"ep4ce10_io_extra\[12\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[11\] GND " "Pin \"ep4ce10_io_extra\[11\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[10\] GND " "Pin \"ep4ce10_io_extra\[10\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[9\] GND " "Pin \"ep4ce10_io_extra\[9\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[8\] GND " "Pin \"ep4ce10_io_extra\[8\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[7\] GND " "Pin \"ep4ce10_io_extra\[7\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[6\] GND " "Pin \"ep4ce10_io_extra\[6\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[5\] GND " "Pin \"ep4ce10_io_extra\[5\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[4\] GND " "Pin \"ep4ce10_io_extra\[4\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[3\] GND " "Pin \"ep4ce10_io_extra\[3\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[2\] GND " "Pin \"ep4ce10_io_extra\[2\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[1\] GND " "Pin \"ep4ce10_io_extra\[1\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ep4ce10_io_extra\[0\] GND " "Pin \"ep4ce10_io_extra\[0\]\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 480 1232 1441 496 "ep4ce10_io_extra\[27..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636572060340 "|coincidence|ep4ce10_io_extra[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636572060340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636572060586 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636572064503 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll2_altpll.v" "le_comb8" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572064637 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll2_altpll.v" "le_comb9" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572064637 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll2_altpll.v" "le_comb10" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572064637 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_0" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 559 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572064637 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_1" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572064637 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_2" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 567 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572064637 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1636572064637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/output_files/coincidence.map.smsg " "Generated suppressed messages file C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/output_files/coincidence.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572065166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 6 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636572065974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636572065974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[15\] " "No output dependent on input pin \"coax_in_extra\[15\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[14\] " "No output dependent on input pin \"coax_in_extra\[14\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[13\] " "No output dependent on input pin \"coax_in_extra\[13\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[12\] " "No output dependent on input pin \"coax_in_extra\[12\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[11\] " "No output dependent on input pin \"coax_in_extra\[11\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[10\] " "No output dependent on input pin \"coax_in_extra\[10\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[9\] " "No output dependent on input pin \"coax_in_extra\[9\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[8\] " "No output dependent on input pin \"coax_in_extra\[8\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[7\] " "No output dependent on input pin \"coax_in_extra\[7\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[6\] " "No output dependent on input pin \"coax_in_extra\[6\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[5\] " "No output dependent on input pin \"coax_in_extra\[5\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[4\] " "No output dependent on input pin \"coax_in_extra\[4\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[3\] " "No output dependent on input pin \"coax_in_extra\[3\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[2\] " "No output dependent on input pin \"coax_in_extra\[2\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[1\] " "No output dependent on input pin \"coax_in_extra\[1\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coax_in_extra\[0\] " "No output dependent on input pin \"coax_in_extra\[0\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 592 728 920 608 "coax_in_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|coax_in_extra[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[13\] " "No output dependent on input pin \"io_extra\[13\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[12\] " "No output dependent on input pin \"io_extra\[12\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[11\] " "No output dependent on input pin \"io_extra\[11\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[10\] " "No output dependent on input pin \"io_extra\[10\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[9\] " "No output dependent on input pin \"io_extra\[9\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[8\] " "No output dependent on input pin \"io_extra\[8\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[7\] " "No output dependent on input pin \"io_extra\[7\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[6\] " "No output dependent on input pin \"io_extra\[6\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[5\] " "No output dependent on input pin \"io_extra\[5\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[4\] " "No output dependent on input pin \"io_extra\[4\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[3\] " "No output dependent on input pin \"io_extra\[3\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[2\] " "No output dependent on input pin \"io_extra\[2\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[1\] " "No output dependent on input pin \"io_extra\[1\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_extra\[0\] " "No output dependent on input pin \"io_extra\[0\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 608 752 920 624 "io_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_extra[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_top_extra\[4\] " "No output dependent on input pin \"io_top_extra\[4\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 936 736 920 952 "io_top_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_top_extra[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_top_extra\[3\] " "No output dependent on input pin \"io_top_extra\[3\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 936 736 920 952 "io_top_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_top_extra[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_top_extra\[2\] " "No output dependent on input pin \"io_top_extra\[2\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 936 736 920 952 "io_top_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_top_extra[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_top_extra\[1\] " "No output dependent on input pin \"io_top_extra\[1\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 936 736 920 952 "io_top_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_top_extra[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_top_extra\[0\] " "No output dependent on input pin \"io_top_extra\[0\]\"" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 936 736 920 952 "io_top_extra" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636572066685 "|coincidence|io_top_extra[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636572066685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5443 " "Implemented 5443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "103 " "Implemented 103 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636572066688 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636572066688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5272 " "Implemented 5272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636572066688 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636572066688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636572066688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636572066727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 14:21:06 2021 " "Processing ended: Wed Nov 10 14:21:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636572066727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636572066727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636572066727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636572066727 ""}
