<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: 5CE(BA4|FA4) (0x02B050DD)" sof_file="../output_files/SRAM.sof">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" log="log: 2023/04/22 01:52:33  #0" signal_set="signal_set: 2023/04/22 01:50:10  #0" trigger="trigger: 2023/04/22 01:50:10  #1"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2023/04/22 01:50:10  #0">
      <clock name="clk" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="sdram_addr[0]" tap_mode="probeonly"/>
          <wire name="sdram_addr[10]" tap_mode="probeonly"/>
          <wire name="sdram_addr[11]" tap_mode="probeonly"/>
          <wire name="sdram_addr[12]" tap_mode="probeonly"/>
          <wire name="sdram_addr[1]" tap_mode="probeonly"/>
          <wire name="sdram_addr[2]" tap_mode="probeonly"/>
          <wire name="sdram_addr[3]" tap_mode="probeonly"/>
          <wire name="sdram_addr[4]" tap_mode="probeonly"/>
          <wire name="sdram_addr[5]" tap_mode="probeonly"/>
          <wire name="sdram_addr[6]" tap_mode="probeonly"/>
          <wire name="sdram_addr[7]" tap_mode="probeonly"/>
          <wire name="sdram_addr[8]" tap_mode="probeonly"/>
          <wire name="sdram_addr[9]" tap_mode="probeonly"/>
          <wire name="sdram_data[0]" tap_mode="probeonly"/>
          <wire name="sdram_data[10]" tap_mode="probeonly"/>
          <wire name="sdram_data[11]" tap_mode="probeonly"/>
          <wire name="sdram_data[12]" tap_mode="probeonly"/>
          <wire name="sdram_data[13]" tap_mode="probeonly"/>
          <wire name="sdram_data[14]" tap_mode="probeonly"/>
          <wire name="sdram_data[15]" tap_mode="probeonly"/>
          <wire name="sdram_data[1]" tap_mode="probeonly"/>
          <wire name="sdram_data[2]" tap_mode="probeonly"/>
          <wire name="sdram_data[3]" tap_mode="probeonly"/>
          <wire name="sdram_data[4]" tap_mode="probeonly"/>
          <wire name="sdram_data[5]" tap_mode="probeonly"/>
          <wire name="sdram_data[6]" tap_mode="probeonly"/>
          <wire name="sdram_data[7]" tap_mode="probeonly"/>
          <wire name="sdram_data[8]" tap_mode="probeonly"/>
          <wire name="sdram_data[9]" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="sdram_addr[0]" tap_mode="probeonly"/>
          <wire name="sdram_addr[10]" tap_mode="probeonly"/>
          <wire name="sdram_addr[11]" tap_mode="probeonly"/>
          <wire name="sdram_addr[12]" tap_mode="probeonly"/>
          <wire name="sdram_addr[1]" tap_mode="probeonly"/>
          <wire name="sdram_addr[2]" tap_mode="probeonly"/>
          <wire name="sdram_addr[3]" tap_mode="probeonly"/>
          <wire name="sdram_addr[4]" tap_mode="probeonly"/>
          <wire name="sdram_addr[5]" tap_mode="probeonly"/>
          <wire name="sdram_addr[6]" tap_mode="probeonly"/>
          <wire name="sdram_addr[7]" tap_mode="probeonly"/>
          <wire name="sdram_addr[8]" tap_mode="probeonly"/>
          <wire name="sdram_addr[9]" tap_mode="probeonly"/>
          <wire name="sdram_data[0]" tap_mode="probeonly"/>
          <wire name="sdram_data[10]" tap_mode="probeonly"/>
          <wire name="sdram_data[11]" tap_mode="probeonly"/>
          <wire name="sdram_data[12]" tap_mode="probeonly"/>
          <wire name="sdram_data[13]" tap_mode="probeonly"/>
          <wire name="sdram_data[14]" tap_mode="probeonly"/>
          <wire name="sdram_data[15]" tap_mode="probeonly"/>
          <wire name="sdram_data[1]" tap_mode="probeonly"/>
          <wire name="sdram_data[2]" tap_mode="probeonly"/>
          <wire name="sdram_data[3]" tap_mode="probeonly"/>
          <wire name="sdram_data[4]" tap_mode="probeonly"/>
          <wire name="sdram_data[5]" tap_mode="probeonly"/>
          <wire name="sdram_data[6]" tap_mode="probeonly"/>
          <wire name="sdram_data[7]" tap_mode="probeonly"/>
          <wire name="sdram_data[8]" tap_mode="probeonly"/>
          <wire name="sdram_data[9]" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="sdram_addr[0]" tap_mode="probeonly"/>
          <wire name="sdram_addr[10]" tap_mode="probeonly"/>
          <wire name="sdram_addr[11]" tap_mode="probeonly"/>
          <wire name="sdram_addr[12]" tap_mode="probeonly"/>
          <wire name="sdram_addr[1]" tap_mode="probeonly"/>
          <wire name="sdram_addr[2]" tap_mode="probeonly"/>
          <wire name="sdram_addr[3]" tap_mode="probeonly"/>
          <wire name="sdram_addr[4]" tap_mode="probeonly"/>
          <wire name="sdram_addr[5]" tap_mode="probeonly"/>
          <wire name="sdram_addr[6]" tap_mode="probeonly"/>
          <wire name="sdram_addr[7]" tap_mode="probeonly"/>
          <wire name="sdram_addr[8]" tap_mode="probeonly"/>
          <wire name="sdram_addr[9]" tap_mode="probeonly"/>
          <wire name="sdram_data[0]" tap_mode="probeonly"/>
          <wire name="sdram_data[10]" tap_mode="probeonly"/>
          <wire name="sdram_data[11]" tap_mode="probeonly"/>
          <wire name="sdram_data[12]" tap_mode="probeonly"/>
          <wire name="sdram_data[13]" tap_mode="probeonly"/>
          <wire name="sdram_data[14]" tap_mode="probeonly"/>
          <wire name="sdram_data[15]" tap_mode="probeonly"/>
          <wire name="sdram_data[1]" tap_mode="probeonly"/>
          <wire name="sdram_data[2]" tap_mode="probeonly"/>
          <wire name="sdram_data[3]" tap_mode="probeonly"/>
          <wire name="sdram_data[4]" tap_mode="probeonly"/>
          <wire name="sdram_data[5]" tap_mode="probeonly"/>
          <wire name="sdram_data[6]" tap_mode="probeonly"/>
          <wire name="sdram_data[7]" tap_mode="probeonly"/>
          <wire name="sdram_data[8]" tap_mode="probeonly"/>
          <wire name="sdram_data[9]" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node name="sdram_addr" order="msb_to_lsb" type="output pin">
            <node data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[12]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <node data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[11]" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <node data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[10]" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <node data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[9]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <node data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[8]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <node data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[7]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
            <node data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[6]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <node data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[5]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
            <node data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[4]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <node data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[3]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <node data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[2]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <node data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[1]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <node data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[0]" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </node>
          <node name="sdram_data" order="msb_to_lsb" type="bidir pin">
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[15]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="bidir pin"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[14]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="bidir pin"/>
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[13]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="bidir pin"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[12]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="bidir pin"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[11]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="bidir pin"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[10]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="bidir pin"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[9]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="bidir pin"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[8]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="bidir pin"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[7]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="bidir pin"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[6]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="bidir pin"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[5]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="bidir pin"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[4]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="bidir pin"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[3]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="bidir pin"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[2]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="bidir pin"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[1]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="bidir pin"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[0]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="bidir pin"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <bus name="sdram_addr" order="msb_to_lsb" type="output pin">
            <net data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[12]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[11]" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[10]" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <net data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[9]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <net data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[8]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <net data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[7]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
            <net data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[6]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <net data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[5]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
            <net data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[4]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[3]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[2]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[1]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[0]" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </bus>
          <bus name="sdram_data" order="msb_to_lsb" type="bidir pin">
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[15]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="bidir pin"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[14]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="bidir pin"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[13]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="bidir pin"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[12]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="bidir pin"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[11]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="bidir pin"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[10]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="bidir pin"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[9]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="bidir pin"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[8]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="bidir pin"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[7]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="bidir pin"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[6]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="bidir pin"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[5]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="bidir pin"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[4]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="bidir pin"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[3]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="bidir pin"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[2]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="bidir pin"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[1]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="bidir pin"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[0]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="bidir pin"/>
          </bus>
        </data_view>
        <setup_view>
          <bus name="sdram_addr" order="msb_to_lsb" type="output pin">
            <net data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[12]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[11]" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[10]" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <net data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[9]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <net data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[8]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <net data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[7]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
            <net data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[6]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <net data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[5]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
            <net data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[4]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[3]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[2]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[1]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="sdram_addr[0]" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </bus>
          <bus name="sdram_data" order="msb_to_lsb" type="bidir pin">
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[15]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="bidir pin"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[14]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="bidir pin"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[13]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="bidir pin"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[12]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="bidir pin"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[11]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="bidir pin"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[10]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="bidir pin"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[9]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="bidir pin"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[8]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="bidir pin"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[7]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="bidir pin"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[6]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="bidir pin"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[5]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="bidir pin"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[4]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="bidir pin"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[3]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="bidir pin"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[2]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="bidir pin"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[1]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="bidir pin"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sdram_data[0]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="bidir pin"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="E4A1C627" attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2023/04/22 01:50:10  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130944"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1001"/>
    <multi attribute="jtag widget size" size="2" value="398,139"/>
  </global_info>
</session>
