
Cable_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000170c8  08009c90  08009c90  00019c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020d58  08020d58  000403c8  2**0
                  CONTENTS
  4 .ARM          00000008  08020d58  08020d58  00030d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020d60  08020d60  000403c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020d60  08020d60  00030d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020d64  08020d64  00030d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c8  20000000  08020d68  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000083c  200003c8  08021130  000403c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c04  08021130  00040c04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000403c8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b1  00000000  00000000  000403f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000168c9  00000000  00000000  000404a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e9a  00000000  00000000  00056d72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001568  00000000  00000000  0005ac10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f8b  00000000  00000000  0005c178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026bae  00000000  00000000  0005d103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a2a9  00000000  00000000  00083cb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfa9f  00000000  00000000  0009df5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c40  00000000  00000000  0017d9fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  0018363c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000330c  00000000  00000000  001836d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000140  00000000  00000000  001869e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200003c8 	.word	0x200003c8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009c78 	.word	0x08009c78

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200003cc 	.word	0x200003cc
 80001ec:	08009c78 	.word	0x08009c78

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b970 	b.w	8000648 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9e08      	ldr	r6, [sp, #32]
 8000386:	460d      	mov	r5, r1
 8000388:	4604      	mov	r4, r0
 800038a:	460f      	mov	r7, r1
 800038c:	2b00      	cmp	r3, #0
 800038e:	d14a      	bne.n	8000426 <__udivmoddi4+0xa6>
 8000390:	428a      	cmp	r2, r1
 8000392:	4694      	mov	ip, r2
 8000394:	d965      	bls.n	8000462 <__udivmoddi4+0xe2>
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	b143      	cbz	r3, 80003ae <__udivmoddi4+0x2e>
 800039c:	fa02 fc03 	lsl.w	ip, r2, r3
 80003a0:	f1c3 0220 	rsb	r2, r3, #32
 80003a4:	409f      	lsls	r7, r3
 80003a6:	fa20 f202 	lsr.w	r2, r0, r2
 80003aa:	4317      	orrs	r7, r2
 80003ac:	409c      	lsls	r4, r3
 80003ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003b2:	fa1f f58c 	uxth.w	r5, ip
 80003b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003ba:	0c22      	lsrs	r2, r4, #16
 80003bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80003c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003c4:	fb01 f005 	mul.w	r0, r1, r5
 80003c8:	4290      	cmp	r0, r2
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x62>
 80003cc:	eb1c 0202 	adds.w	r2, ip, r2
 80003d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80003d4:	f080 811c 	bcs.w	8000610 <__udivmoddi4+0x290>
 80003d8:	4290      	cmp	r0, r2
 80003da:	f240 8119 	bls.w	8000610 <__udivmoddi4+0x290>
 80003de:	3902      	subs	r1, #2
 80003e0:	4462      	add	r2, ip
 80003e2:	1a12      	subs	r2, r2, r0
 80003e4:	b2a4      	uxth	r4, r4
 80003e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f2:	fb00 f505 	mul.w	r5, r0, r5
 80003f6:	42a5      	cmp	r5, r4
 80003f8:	d90a      	bls.n	8000410 <__udivmoddi4+0x90>
 80003fa:	eb1c 0404 	adds.w	r4, ip, r4
 80003fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000402:	f080 8107 	bcs.w	8000614 <__udivmoddi4+0x294>
 8000406:	42a5      	cmp	r5, r4
 8000408:	f240 8104 	bls.w	8000614 <__udivmoddi4+0x294>
 800040c:	4464      	add	r4, ip
 800040e:	3802      	subs	r0, #2
 8000410:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000414:	1b64      	subs	r4, r4, r5
 8000416:	2100      	movs	r1, #0
 8000418:	b11e      	cbz	r6, 8000422 <__udivmoddi4+0xa2>
 800041a:	40dc      	lsrs	r4, r3
 800041c:	2300      	movs	r3, #0
 800041e:	e9c6 4300 	strd	r4, r3, [r6]
 8000422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000426:	428b      	cmp	r3, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0xbc>
 800042a:	2e00      	cmp	r6, #0
 800042c:	f000 80ed 	beq.w	800060a <__udivmoddi4+0x28a>
 8000430:	2100      	movs	r1, #0
 8000432:	e9c6 0500 	strd	r0, r5, [r6]
 8000436:	4608      	mov	r0, r1
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	fab3 f183 	clz	r1, r3
 8000440:	2900      	cmp	r1, #0
 8000442:	d149      	bne.n	80004d8 <__udivmoddi4+0x158>
 8000444:	42ab      	cmp	r3, r5
 8000446:	d302      	bcc.n	800044e <__udivmoddi4+0xce>
 8000448:	4282      	cmp	r2, r0
 800044a:	f200 80f8 	bhi.w	800063e <__udivmoddi4+0x2be>
 800044e:	1a84      	subs	r4, r0, r2
 8000450:	eb65 0203 	sbc.w	r2, r5, r3
 8000454:	2001      	movs	r0, #1
 8000456:	4617      	mov	r7, r2
 8000458:	2e00      	cmp	r6, #0
 800045a:	d0e2      	beq.n	8000422 <__udivmoddi4+0xa2>
 800045c:	e9c6 4700 	strd	r4, r7, [r6]
 8000460:	e7df      	b.n	8000422 <__udivmoddi4+0xa2>
 8000462:	b902      	cbnz	r2, 8000466 <__udivmoddi4+0xe6>
 8000464:	deff      	udf	#255	; 0xff
 8000466:	fab2 f382 	clz	r3, r2
 800046a:	2b00      	cmp	r3, #0
 800046c:	f040 8090 	bne.w	8000590 <__udivmoddi4+0x210>
 8000470:	1a8a      	subs	r2, r1, r2
 8000472:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000476:	fa1f fe8c 	uxth.w	lr, ip
 800047a:	2101      	movs	r1, #1
 800047c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000480:	fb07 2015 	mls	r0, r7, r5, r2
 8000484:	0c22      	lsrs	r2, r4, #16
 8000486:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800048a:	fb0e f005 	mul.w	r0, lr, r5
 800048e:	4290      	cmp	r0, r2
 8000490:	d908      	bls.n	80004a4 <__udivmoddi4+0x124>
 8000492:	eb1c 0202 	adds.w	r2, ip, r2
 8000496:	f105 38ff 	add.w	r8, r5, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0x122>
 800049c:	4290      	cmp	r0, r2
 800049e:	f200 80cb 	bhi.w	8000638 <__udivmoddi4+0x2b8>
 80004a2:	4645      	mov	r5, r8
 80004a4:	1a12      	subs	r2, r2, r0
 80004a6:	b2a4      	uxth	r4, r4
 80004a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004ac:	fb07 2210 	mls	r2, r7, r0, r2
 80004b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004b4:	fb0e fe00 	mul.w	lr, lr, r0
 80004b8:	45a6      	cmp	lr, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x14e>
 80004bc:	eb1c 0404 	adds.w	r4, ip, r4
 80004c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x14c>
 80004c6:	45a6      	cmp	lr, r4
 80004c8:	f200 80bb 	bhi.w	8000642 <__udivmoddi4+0x2c2>
 80004cc:	4610      	mov	r0, r2
 80004ce:	eba4 040e 	sub.w	r4, r4, lr
 80004d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80004d6:	e79f      	b.n	8000418 <__udivmoddi4+0x98>
 80004d8:	f1c1 0720 	rsb	r7, r1, #32
 80004dc:	408b      	lsls	r3, r1
 80004de:	fa22 fc07 	lsr.w	ip, r2, r7
 80004e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004e6:	fa05 f401 	lsl.w	r4, r5, r1
 80004ea:	fa20 f307 	lsr.w	r3, r0, r7
 80004ee:	40fd      	lsrs	r5, r7
 80004f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004f4:	4323      	orrs	r3, r4
 80004f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004fa:	fa1f fe8c 	uxth.w	lr, ip
 80004fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000502:	0c1c      	lsrs	r4, r3, #16
 8000504:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000508:	fb08 f50e 	mul.w	r5, r8, lr
 800050c:	42a5      	cmp	r5, r4
 800050e:	fa02 f201 	lsl.w	r2, r2, r1
 8000512:	fa00 f001 	lsl.w	r0, r0, r1
 8000516:	d90b      	bls.n	8000530 <__udivmoddi4+0x1b0>
 8000518:	eb1c 0404 	adds.w	r4, ip, r4
 800051c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000520:	f080 8088 	bcs.w	8000634 <__udivmoddi4+0x2b4>
 8000524:	42a5      	cmp	r5, r4
 8000526:	f240 8085 	bls.w	8000634 <__udivmoddi4+0x2b4>
 800052a:	f1a8 0802 	sub.w	r8, r8, #2
 800052e:	4464      	add	r4, ip
 8000530:	1b64      	subs	r4, r4, r5
 8000532:	b29d      	uxth	r5, r3
 8000534:	fbb4 f3f9 	udiv	r3, r4, r9
 8000538:	fb09 4413 	mls	r4, r9, r3, r4
 800053c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000540:	fb03 fe0e 	mul.w	lr, r3, lr
 8000544:	45a6      	cmp	lr, r4
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x1da>
 8000548:	eb1c 0404 	adds.w	r4, ip, r4
 800054c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000550:	d26c      	bcs.n	800062c <__udivmoddi4+0x2ac>
 8000552:	45a6      	cmp	lr, r4
 8000554:	d96a      	bls.n	800062c <__udivmoddi4+0x2ac>
 8000556:	3b02      	subs	r3, #2
 8000558:	4464      	add	r4, ip
 800055a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800055e:	fba3 9502 	umull	r9, r5, r3, r2
 8000562:	eba4 040e 	sub.w	r4, r4, lr
 8000566:	42ac      	cmp	r4, r5
 8000568:	46c8      	mov	r8, r9
 800056a:	46ae      	mov	lr, r5
 800056c:	d356      	bcc.n	800061c <__udivmoddi4+0x29c>
 800056e:	d053      	beq.n	8000618 <__udivmoddi4+0x298>
 8000570:	b156      	cbz	r6, 8000588 <__udivmoddi4+0x208>
 8000572:	ebb0 0208 	subs.w	r2, r0, r8
 8000576:	eb64 040e 	sbc.w	r4, r4, lr
 800057a:	fa04 f707 	lsl.w	r7, r4, r7
 800057e:	40ca      	lsrs	r2, r1
 8000580:	40cc      	lsrs	r4, r1
 8000582:	4317      	orrs	r7, r2
 8000584:	e9c6 7400 	strd	r7, r4, [r6]
 8000588:	4618      	mov	r0, r3
 800058a:	2100      	movs	r1, #0
 800058c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000590:	f1c3 0120 	rsb	r1, r3, #32
 8000594:	fa02 fc03 	lsl.w	ip, r2, r3
 8000598:	fa20 f201 	lsr.w	r2, r0, r1
 800059c:	fa25 f101 	lsr.w	r1, r5, r1
 80005a0:	409d      	lsls	r5, r3
 80005a2:	432a      	orrs	r2, r5
 80005a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005a8:	fa1f fe8c 	uxth.w	lr, ip
 80005ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80005b0:	fb07 1510 	mls	r5, r7, r0, r1
 80005b4:	0c11      	lsrs	r1, r2, #16
 80005b6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005ba:	fb00 f50e 	mul.w	r5, r0, lr
 80005be:	428d      	cmp	r5, r1
 80005c0:	fa04 f403 	lsl.w	r4, r4, r3
 80005c4:	d908      	bls.n	80005d8 <__udivmoddi4+0x258>
 80005c6:	eb1c 0101 	adds.w	r1, ip, r1
 80005ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80005ce:	d22f      	bcs.n	8000630 <__udivmoddi4+0x2b0>
 80005d0:	428d      	cmp	r5, r1
 80005d2:	d92d      	bls.n	8000630 <__udivmoddi4+0x2b0>
 80005d4:	3802      	subs	r0, #2
 80005d6:	4461      	add	r1, ip
 80005d8:	1b49      	subs	r1, r1, r5
 80005da:	b292      	uxth	r2, r2
 80005dc:	fbb1 f5f7 	udiv	r5, r1, r7
 80005e0:	fb07 1115 	mls	r1, r7, r5, r1
 80005e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005e8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ec:	4291      	cmp	r1, r2
 80005ee:	d908      	bls.n	8000602 <__udivmoddi4+0x282>
 80005f0:	eb1c 0202 	adds.w	r2, ip, r2
 80005f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005f8:	d216      	bcs.n	8000628 <__udivmoddi4+0x2a8>
 80005fa:	4291      	cmp	r1, r2
 80005fc:	d914      	bls.n	8000628 <__udivmoddi4+0x2a8>
 80005fe:	3d02      	subs	r5, #2
 8000600:	4462      	add	r2, ip
 8000602:	1a52      	subs	r2, r2, r1
 8000604:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000608:	e738      	b.n	800047c <__udivmoddi4+0xfc>
 800060a:	4631      	mov	r1, r6
 800060c:	4630      	mov	r0, r6
 800060e:	e708      	b.n	8000422 <__udivmoddi4+0xa2>
 8000610:	4639      	mov	r1, r7
 8000612:	e6e6      	b.n	80003e2 <__udivmoddi4+0x62>
 8000614:	4610      	mov	r0, r2
 8000616:	e6fb      	b.n	8000410 <__udivmoddi4+0x90>
 8000618:	4548      	cmp	r0, r9
 800061a:	d2a9      	bcs.n	8000570 <__udivmoddi4+0x1f0>
 800061c:	ebb9 0802 	subs.w	r8, r9, r2
 8000620:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000624:	3b01      	subs	r3, #1
 8000626:	e7a3      	b.n	8000570 <__udivmoddi4+0x1f0>
 8000628:	4645      	mov	r5, r8
 800062a:	e7ea      	b.n	8000602 <__udivmoddi4+0x282>
 800062c:	462b      	mov	r3, r5
 800062e:	e794      	b.n	800055a <__udivmoddi4+0x1da>
 8000630:	4640      	mov	r0, r8
 8000632:	e7d1      	b.n	80005d8 <__udivmoddi4+0x258>
 8000634:	46d0      	mov	r8, sl
 8000636:	e77b      	b.n	8000530 <__udivmoddi4+0x1b0>
 8000638:	3d02      	subs	r5, #2
 800063a:	4462      	add	r2, ip
 800063c:	e732      	b.n	80004a4 <__udivmoddi4+0x124>
 800063e:	4608      	mov	r0, r1
 8000640:	e70a      	b.n	8000458 <__udivmoddi4+0xd8>
 8000642:	4464      	add	r4, ip
 8000644:	3802      	subs	r0, #2
 8000646:	e742      	b.n	80004ce <__udivmoddi4+0x14e>

08000648 <__aeabi_idiv0>:
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <GPIO_Init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void GPIO_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
	GPIOE-> OSPEEDR |= 0x400;
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);*/

	// Initialize the GPIO pins
	GPIO_InitTypeDef GPIO_InitStruct;
	__HAL_RCC_GPIOE_CLK_ENABLE(); // Enable the GPIO E clock
 8000652:	2300      	movs	r3, #0
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <GPIO_Init+0x84>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	4a1d      	ldr	r2, [pc, #116]	; (80006d0 <GPIO_Init+0x84>)
 800065c:	f043 0310 	orr.w	r3, r3, #16
 8000660:	6313      	str	r3, [r2, #48]	; 0x30
 8000662:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <GPIO_Init+0x84>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	f003 0310 	and.w	r3, r3, #16
 800066a:	603b      	str	r3, [r7, #0]
 800066c:	683b      	ldr	r3, [r7, #0]

	// Configure PE3 in input mode
	GPIO_InitStruct.Pin = PIN_PE3;
 800066e:	2308      	movs	r3, #8
 8000670:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000672:	2300      	movs	r3, #0
 8000674:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000676:	2302      	movs	r3, #2
 8000678:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	4619      	mov	r1, r3
 800067e:	4815      	ldr	r0, [pc, #84]	; (80006d4 <GPIO_Init+0x88>)
 8000680:	f004 f954 	bl	800492c <HAL_GPIO_Init>

	// Configure PE5 in output push-pull mode
	GPIO_InitStruct.Pin = PIN_PE5;
 8000684:	2320      	movs	r3, #32
 8000686:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000688:	2301      	movs	r3, #1
 800068a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	2300      	movs	r3, #0
 8000692:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	4619      	mov	r1, r3
 8000698:	480e      	ldr	r0, [pc, #56]	; (80006d4 <GPIO_Init+0x88>)
 800069a:	f004 f947 	bl	800492c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 800069e:	2201      	movs	r2, #1
 80006a0:	2120      	movs	r1, #32
 80006a2:	480c      	ldr	r0, [pc, #48]	; (80006d4 <GPIO_Init+0x88>)
 80006a4:	f004 fb06 	bl	8004cb4 <HAL_GPIO_WritePin>
	while (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80006a8:	e002      	b.n	80006b0 <GPIO_Init+0x64>
	{
	  HAL_Delay(100);
 80006aa:	2064      	movs	r0, #100	; 0x64
 80006ac:	f003 fbb4 	bl	8003e18 <HAL_Delay>
	while (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80006b0:	2108      	movs	r1, #8
 80006b2:	4808      	ldr	r0, [pc, #32]	; (80006d4 <GPIO_Init+0x88>)
 80006b4:	f004 fae6 	bl	8004c84 <HAL_GPIO_ReadPin>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d0f5      	beq.n	80006aa <GPIO_Init+0x5e>
	}
	HAL_Delay(3000);
 80006be:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80006c2:	f003 fba9 	bl	8003e18 <HAL_Delay>
}
 80006c6:	bf00      	nop
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40021000 	.word	0x40021000

080006d8 <calculate_main_frequency>:
 * @param fft_len The length of the FFT.
 * @param output Pointer to the array to store the FFT output.
 * @return The main frequency for the specific channel.
 */

float calculate_main_frequency(uint8_t Channel, uint32_t* samples, uint8_t num_channels, uint32_t buffer_size, uint32_t sampling_freq) {
 80006d8:	b590      	push	{r4, r7, lr}
 80006da:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344
 80006de:	af00      	add	r7, sp, #0
 80006e0:	4604      	mov	r4, r0
 80006e2:	f507 7050 	add.w	r0, r7, #832	; 0x340
 80006e6:	f5a0 704e 	sub.w	r0, r0, #824	; 0x338
 80006ea:	6001      	str	r1, [r0, #0]
 80006ec:	4611      	mov	r1, r2
 80006ee:	f507 7250 	add.w	r2, r7, #832	; 0x340
 80006f2:	f5a2 724f 	sub.w	r2, r2, #828	; 0x33c
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80006fc:	f2a3 3331 	subw	r3, r3, #817	; 0x331
 8000700:	4622      	mov	r2, r4
 8000702:	701a      	strb	r2, [r3, #0]
 8000704:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8000708:	f2a3 3332 	subw	r3, r3, #818	; 0x332
 800070c:	460a      	mov	r2, r1
 800070e:	701a      	strb	r2, [r3, #0]
    // Perform FFT using CMSIS-DSP library
    const uint32_t fft_size = buffer_size;
 8000710:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8000714:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
    float32_t input_samples[64];

    for (uint32_t i = 0; i < fft_size; i++) {
 800071e:	2300      	movs	r3, #0
 8000720:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 8000724:	e02a      	b.n	800077c <calculate_main_frequency+0xa4>
        input_samples[i] = (float32_t)samples[i * num_channels + (Channel - 1)];
 8000726:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800072a:	f2a3 3332 	subw	r3, r3, #818	; 0x332
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8000734:	fb03 f202 	mul.w	r2, r3, r2
 8000738:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800073c:	f2a3 3331 	subw	r3, r3, #817	; 0x331
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	4413      	add	r3, r2
 8000744:	3b01      	subs	r3, #1
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	f507 7250 	add.w	r2, r7, #832	; 0x340
 800074c:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8000750:	6812      	ldr	r2, [r2, #0]
 8000752:	4413      	add	r3, r2
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	ee07 3a90 	vmov	s15, r3
 800075a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800075e:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8000762:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 8000766:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800076a:	009b      	lsls	r3, r3, #2
 800076c:	4413      	add	r3, r2
 800076e:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < fft_size; i++) {
 8000772:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 8000776:	3301      	adds	r3, #1
 8000778:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 800077c:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8000780:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8000784:	429a      	cmp	r2, r3
 8000786:	d3ce      	bcc.n	8000726 <calculate_main_frequency+0x4e>
    }
    
    // remove DC component
    for (uint32_t i = 0; i < fft_size; i++) {
 8000788:	2300      	movs	r3, #0
 800078a:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 800078e:	e01c      	b.n	80007ca <calculate_main_frequency+0xf2>
        input_samples[i] -= 2047.5;
 8000790:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8000794:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 8000798:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 800079c:	009b      	lsls	r3, r3, #2
 800079e:	4413      	add	r3, r2
 80007a0:	edd3 7a00 	vldr	s15, [r3]
 80007a4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8000870 <calculate_main_frequency+0x198>
 80007a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80007ac:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80007b0:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 80007b4:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 80007b8:	009b      	lsls	r3, r3, #2
 80007ba:	4413      	add	r3, r2
 80007bc:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < fft_size; i++) {
 80007c0:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 80007c4:	3301      	adds	r3, #1
 80007c6:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 80007ca:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 80007ce:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d3dc      	bcc.n	8000790 <calculate_main_frequency+0xb8>
    }

    float32_t output[128];
    arm_rfft_fast_instance_f32 fft_struct;
    arm_rfft_fast_init_f32(&fft_struct, fft_size);
 80007d6:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80007da:	b29a      	uxth	r2, r3
 80007dc:	f107 0318 	add.w	r3, r7, #24
 80007e0:	4611      	mov	r1, r2
 80007e2:	4618      	mov	r0, r3
 80007e4:	f007 fc98 	bl	8008118 <arm_rfft_fast_init_f32>

    // Perform the FFT on the input samples
    arm_rfft_fast_f32(&fft_struct, input_samples, output, 0);
 80007e8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80007ec:	f507 710c 	add.w	r1, r7, #560	; 0x230
 80007f0:	f107 0018 	add.w	r0, r7, #24
 80007f4:	2300      	movs	r3, #0
 80007f6:	f007 fd11 	bl	800821c <arm_rfft_fast_f32>

    // Calculate magnitude of complex numbers
    arm_cmplx_mag_f32(output, output, fft_size / 2);
 80007fa:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80007fe:	085a      	lsrs	r2, r3, #1
 8000800:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000804:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000808:	4618      	mov	r0, r3
 800080a:	f008 f973 	bl	8008af4 <arm_cmplx_mag_f32>

    // Find the index of the maximum magnitude in the first half of the array
    uint32_t maxIndex;
    float32_t maxValue;
    arm_max_f32(output, fft_size / 2, &maxValue, &maxIndex);
 800080e:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8000812:	0859      	lsrs	r1, r3, #1
 8000814:	f107 0314 	add.w	r3, r7, #20
 8000818:	f107 0210 	add.w	r2, r7, #16
 800081c:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000820:	f007 fc12 	bl	8008048 <arm_max_f32>

    // Calculate the main frequency
    float main_frequency = (float)maxIndex * ((float)sampling_freq) / fft_size;
 8000824:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8000828:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	ee07 3a90 	vmov	s15, r3
 8000832:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000836:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 800083a:	ee07 3a90 	vmov	s15, r3
 800083e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000842:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000846:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 800084a:	ee07 3a90 	vmov	s15, r3
 800084e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000856:	edc7 7acc 	vstr	s15, [r7, #816]	; 0x330
    
    return main_frequency;
 800085a:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800085e:	ee07 3a90 	vmov	s15, r3
}
 8000862:	eeb0 0a67 	vmov.f32	s0, s15
 8000866:	f507 7751 	add.w	r7, r7, #836	; 0x344
 800086a:	46bd      	mov	sp, r7
 800086c:	bd90      	pop	{r4, r7, pc}
 800086e:	bf00      	nop
 8000870:	44fff000 	.word	0x44fff000

08000874 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 8000874:	b598      	push	{r3, r4, r7, lr}
 8000876:	af00      	add	r7, sp, #0
    HAL_Init();  // Initialize the system
 8000878:	f003 fa54 	bl	8003d24 <HAL_Init>

    SystemClock_Config();  // Configure system clocks
 800087c:	f000 f850 	bl	8000920 <SystemClock_Config>

    GPIO_Init();  // Init PE5 and set it to HIGH
 8000880:	f7ff fee4 	bl	800064c <GPIO_Init>

#ifdef FLIPPED_LCD
    BSP_LCD_Init_Flipped();  // Initialize the LCD for flipped orientation
#else
    BSP_LCD_Init();  // Initialize the LCD display
 8000884:	f002 f9a4 	bl	8002bd0 <BSP_LCD_Init>
#endif
    BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 8000888:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800088c:	2001      	movs	r0, #1
 800088e:	f002 fa21 	bl	8002cd4 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 8000892:	2001      	movs	r0, #1
 8000894:	f002 fa82 	bl	8002d9c <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 8000898:	f002 fd52 	bl	8003340 <BSP_LCD_DisplayOn>
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 800089c:	f04f 30ff 	mov.w	r0, #4294967295
 80008a0:	f002 fad8 	bl	8002e54 <BSP_LCD_Clear>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());  // Touchscreen
 80008a4:	f002 f9fe 	bl	8002ca4 <BSP_LCD_GetXSize>
 80008a8:	4603      	mov	r3, r0
 80008aa:	b29c      	uxth	r4, r3
 80008ac:	f002 fa06 	bl	8002cbc <BSP_LCD_GetYSize>
 80008b0:	4603      	mov	r3, r0
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	4619      	mov	r1, r3
 80008b6:	4620      	mov	r0, r4
 80008b8:	f003 f930 	bl	8003b1c <BSP_TS_Init>
    /* Uncomment next line to enable touchscreen interrupt */
    // BSP_TS_ITConfig();					// Enable
    // Touchscreen interrupt

    PB_init();       // Initialize the user pushbutton
 80008bc:	f001 f884 	bl	80019c8 <PB_init>
    PB_enableIRQ();  // Enable interrupt on user pushbutton
 80008c0:	f001 f8a2 	bl	8001a08 <PB_enableIRQ>

    BSP_LED_Init(LED3);  // Toggles in while loop
 80008c4:	2000      	movs	r0, #0
 80008c6:	f001 fd9f 	bl	8002408 <BSP_LED_Init>
    BSP_LED_Init(LED4);  // Is toggled by user button
 80008ca:	2001      	movs	r0, #1
 80008cc:	f001 fd9c 	bl	8002408 <BSP_LED_Init>

    // MENU_hint();						// Show hint at
    // startup MENU_draw(0,3);						// Draw
    // the menu
    DISP_info_screen(MENU_HOME);
 80008d0:	2000      	movs	r0, #0
 80008d2:	f000 fe03 	bl	80014dc <DISP_info_screen>

    gyro_disable();  // Disable gyro, use those analog inputs
 80008d6:	f000 f8a1 	bl	8000a1c <gyro_disable>

    MEAS_GPIO_analog_init();         // Configure GPIOs in analog mode
 80008da:	f000 f989 	bl	8000bf0 <MEAS_GPIO_analog_init>
    MEAS_timer_init();               // Configure the timer
 80008de:	f000 fa09 	bl	8000cf4 <MEAS_timer_init>
    OUTPUT_MEAS_timer_init();        // Configure the timer for output
 80008e2:	f000 fb5b 	bl	8000f9c <OUTPUT_MEAS_timer_init>
                                     /* Clear the display */
    BSP_LCD_Clear(LCD_COLOR_BLACK);  // Clear display
 80008e6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80008ea:	f002 fab3 	bl	8002e54 <BSP_LCD_Clear>

    /* Infinite while loop */
    while (1) {                // Infinitely loop in main function
        BSP_LED_Toggle(LED3);  // Visual feedback when running
 80008ee:	2000      	movs	r0, #0
 80008f0:	f001 fdde 	bl	80024b0 <BSP_LED_Toggle>
                        BSP_LED_Off(LED4);
                }
        }*/

        // Check if Device should power off (PE3)
        if (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET) {
 80008f4:	2108      	movs	r1, #8
 80008f6:	4809      	ldr	r0, [pc, #36]	; (800091c <main+0xa8>)
 80008f8:	f004 f9c4 	bl	8004c84 <HAL_GPIO_ReadPin>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d108      	bne.n	8000914 <main+0xa0>
            // Set PE5 low
            HAL_GPIO_WritePin(GPIOE, PIN_PE5, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	2120      	movs	r1, #32
 8000906:	4805      	ldr	r0, [pc, #20]	; (800091c <main+0xa8>)
 8000908:	f004 f9d4 	bl	8004cb4 <HAL_GPIO_WritePin>
            // Delay for 3 seconds
            HAL_Delay(3000);
 800090c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000910:	f003 fa82 	bl	8003e18 <HAL_Delay>

        // DISP_info_screen();

        // MENU_main();					// Check for user input

        HAL_Delay(100);  // Wait or sleep
 8000914:	2064      	movs	r0, #100	; 0x64
 8000916:	f003 fa7f 	bl	8003e18 <HAL_Delay>
        BSP_LED_Toggle(LED3);  // Visual feedback when running
 800091a:	e7e8      	b.n	80008ee <main+0x7a>
 800091c:	40021000 	.word	0x40021000

08000920 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b0a0      	sub	sp, #128	; 0x80
 8000924:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000926:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800092a:	2230      	movs	r2, #48	; 0x30
 800092c:	2100      	movs	r1, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f008 fcee 	bl	8009310 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000934:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000944:	f107 030c 	add.w	r3, r7, #12
 8000948:	2230      	movs	r2, #48	; 0x30
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f008 fcdf 	bl	8009310 <memset>
    /* Configure the main internal regulator output voltage */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	4b2e      	ldr	r3, [pc, #184]	; (8000a10 <SystemClock_Config+0xf0>)
 8000958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095a:	4a2d      	ldr	r2, [pc, #180]	; (8000a10 <SystemClock_Config+0xf0>)
 800095c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000960:	6413      	str	r3, [r2, #64]	; 0x40
 8000962:	4b2b      	ldr	r3, [pc, #172]	; (8000a10 <SystemClock_Config+0xf0>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800096e:	2300      	movs	r3, #0
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	4b28      	ldr	r3, [pc, #160]	; (8000a14 <SystemClock_Config+0xf4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a27      	ldr	r2, [pc, #156]	; (8000a14 <SystemClock_Config+0xf4>)
 8000978:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800097c:	6013      	str	r3, [r2, #0]
 800097e:	4b25      	ldr	r3, [pc, #148]	; (8000a14 <SystemClock_Config+0xf4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]
    /* Initialize High Speed External Oscillator and PLL circuits */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800098a:	2301      	movs	r3, #1
 800098c:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800098e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000992:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000994:	2302      	movs	r3, #2
 8000996:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000998:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800099c:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_OscInitStruct.PLL.PLLM = 8;
 800099e:	2308      	movs	r3, #8
 80009a0:	673b      	str	r3, [r7, #112]	; 0x70
    RCC_OscInitStruct.PLL.PLLN = 336;
 80009a2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80009a6:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a8:	2302      	movs	r3, #2
 80009aa:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.PLL.PLLQ = 7;
 80009ac:	2307      	movs	r3, #7
 80009ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80009b0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80009b4:	4618      	mov	r0, r3
 80009b6:	f005 fc99 	bl	80062ec <HAL_RCC_OscConfig>
    /* Initialize gates and clock dividers for CPU, AHB and APB busses */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80009ba:	230f      	movs	r3, #15
 80009bc:	63fb      	str	r3, [r7, #60]	; 0x3c
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009be:	2302      	movs	r3, #2
 80009c0:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c2:	2300      	movs	r3, #0
 80009c4:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009ca:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009d0:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80009d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80009d6:	2105      	movs	r1, #5
 80009d8:	4618      	mov	r0, r3
 80009da:	f005 fef5 	bl	80067c8 <HAL_RCC_ClockConfig>
    /* Initialize PLL and clock divider for the LCD */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80009de:	2308      	movs	r3, #8
 80009e0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80009e2:	23c0      	movs	r3, #192	; 0xc0
 80009e4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80009e6:	2304      	movs	r3, #4
 80009e8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80009ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009ee:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80009f0:	f107 030c 	add.w	r3, r7, #12
 80009f4:	4618      	mov	r0, r3
 80009f6:	f006 f8f3 	bl	8006be0 <HAL_RCCEx_PeriphCLKConfig>
    /* Set clock prescaler for ADCs */
    ADC->CCR |= ADC_CCR_ADCPRE_0;
 80009fa:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <SystemClock_Config+0xf8>)
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	4a06      	ldr	r2, [pc, #24]	; (8000a18 <SystemClock_Config+0xf8>)
 8000a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a04:	6053      	str	r3, [r2, #4]
}
 8000a06:	bf00      	nop
 8000a08:	3780      	adds	r7, #128	; 0x80
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40023800 	.word	0x40023800
 8000a14:	40007000 	.word	0x40007000
 8000a18:	40012300 	.word	0x40012300

08000a1c <gyro_disable>:
 * which is done with the code below.
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();  // Enable Clock for GPIO port C
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b2a      	ldr	r3, [pc, #168]	; (8000ad0 <gyro_disable+0xb4>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a29      	ldr	r2, [pc, #164]	; (8000ad0 <gyro_disable+0xb4>)
 8000a2c:	f043 0304 	orr.w	r3, r3, #4
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b27      	ldr	r3, [pc, #156]	; (8000ad0 <gyro_disable+0xb4>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0304 	and.w	r3, r3, #4
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
    /* Disable PC1 and PF8 first */
    GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;        // Reset mode for PC1
 8000a3e:	4b25      	ldr	r3, [pc, #148]	; (8000ad4 <gyro_disable+0xb8>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a24      	ldr	r2, [pc, #144]	; (8000ad4 <gyro_disable+0xb8>)
 8000a44:	f023 030c 	bic.w	r3, r3, #12
 8000a48:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;  // Set PC1 as output
 8000a4a:	4b22      	ldr	r3, [pc, #136]	; (8000ad4 <gyro_disable+0xb8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a21      	ldr	r2, [pc, #132]	; (8000ad4 <gyro_disable+0xb8>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6013      	str	r3, [r2, #0]
    GPIOC->BSRR |= GPIO_BSRR_BR1;  // Set GYRO (CS) to 0 for a short time
 8000a56:	4b1f      	ldr	r3, [pc, #124]	; (8000ad4 <gyro_disable+0xb8>)
 8000a58:	699b      	ldr	r3, [r3, #24]
 8000a5a:	4a1e      	ldr	r2, [pc, #120]	; (8000ad4 <gyro_disable+0xb8>)
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a60:	6193      	str	r3, [r2, #24]
    HAL_Delay(10);                 // Wait some time
 8000a62:	200a      	movs	r0, #10
 8000a64:	f003 f9d8 	bl	8003e18 <HAL_Delay>
    GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;  // Analog PC1 = ADC123_IN11
 8000a68:	4b1a      	ldr	r3, [pc, #104]	; (8000ad4 <gyro_disable+0xb8>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a19      	ldr	r2, [pc, #100]	; (8000ad4 <gyro_disable+0xb8>)
 8000a6e:	f043 030c 	orr.w	r3, r3, #12
 8000a72:	6013      	str	r3, [r2, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();  // Enable Clock for GPIO port F
 8000a74:	2300      	movs	r3, #0
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <gyro_disable+0xb4>)
 8000a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7c:	4a14      	ldr	r2, [pc, #80]	; (8000ad0 <gyro_disable+0xb4>)
 8000a7e:	f043 0320 	orr.w	r3, r3, #32
 8000a82:	6313      	str	r3, [r2, #48]	; 0x30
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <gyro_disable+0xb4>)
 8000a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a88:	f003 0320 	and.w	r3, r3, #32
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	683b      	ldr	r3, [r7, #0]
    GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;  // Reset speed of PF8
 8000a90:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <gyro_disable+0xbc>)
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	4a10      	ldr	r2, [pc, #64]	; (8000ad8 <gyro_disable+0xbc>)
 8000a96:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000a9a:	6093      	str	r3, [r2, #8]
    GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;  // Reset alternate function of PF8
 8000a9c:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <gyro_disable+0xbc>)
 8000a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <gyro_disable+0xbc>)
 8000aa2:	f023 030f 	bic.w	r3, r3, #15
 8000aa6:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;   // Reset pulup/down of PF8
 8000aa8:	4b0b      	ldr	r3, [pc, #44]	; (8000ad8 <gyro_disable+0xbc>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	4a0a      	ldr	r2, [pc, #40]	; (8000ad8 <gyro_disable+0xbc>)
 8000aae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000ab2:	60d3      	str	r3, [r2, #12]
    HAL_Delay(10);                           // Wait some time
 8000ab4:	200a      	movs	r0, #10
 8000ab6:	f003 f9af 	bl	8003e18 <HAL_Delay>
    GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos;  // Analog mode PF8 = ADC3_IN4
 8000aba:	4b07      	ldr	r3, [pc, #28]	; (8000ad8 <gyro_disable+0xbc>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a06      	ldr	r2, [pc, #24]	; (8000ad8 <gyro_disable+0xbc>)
 8000ac0:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000ac4:	6013      	str	r3, [r2, #0]
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40020800 	.word	0x40020800
 8000ad8:	40021400 	.word	0x40021400

08000adc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	db0b      	blt.n	8000b06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	f003 021f 	and.w	r2, r3, #31
 8000af4:	4907      	ldr	r1, [pc, #28]	; (8000b14 <__NVIC_EnableIRQ+0x38>)
 8000af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afa:	095b      	lsrs	r3, r3, #5
 8000afc:	2001      	movs	r0, #1
 8000afe:	fa00 f202 	lsl.w	r2, r0, r2
 8000b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db12      	blt.n	8000b50 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	490a      	ldr	r1, [pc, #40]	; (8000b5c <__NVIC_DisableIRQ+0x44>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	3320      	adds	r3, #32
 8000b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b44:	f3bf 8f4f 	dsb	sy
}
 8000b48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b4a:	f3bf 8f6f 	isb	sy
}
 8000b4e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000e100 	.word	0xe000e100

08000b60 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	db0c      	blt.n	8000b8c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	f003 021f 	and.w	r2, r3, #31
 8000b78:	4907      	ldr	r1, [pc, #28]	; (8000b98 <__NVIC_ClearPendingIRQ+0x38>)
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	095b      	lsrs	r3, r3, #5
 8000b80:	2001      	movs	r0, #1
 8000b82:	fa00 f202 	lsl.w	r2, r0, r2
 8000b86:	3360      	adds	r3, #96	; 0x60
 8000b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000e100 	.word	0xe000e100

08000b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	6039      	str	r1, [r7, #0]
 8000ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db0a      	blt.n	8000bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	; (8000be8 <__NVIC_SetPriority+0x4c>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	0112      	lsls	r2, r2, #4
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc4:	e00a      	b.n	8000bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4908      	ldr	r1, [pc, #32]	; (8000bec <__NVIC_SetPriority+0x50>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f003 030f 	and.w	r3, r3, #15
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	0112      	lsls	r2, r2, #4
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	761a      	strb	r2, [r3, #24]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000e100 	.word	0xe000e100
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <MEAS_GPIO_analog_init>:
 * - ADC3_IN4 = GPIO PF6 (Pad left)
 * - ADC123_IN13 = GPIO PC3 (Pad right)
 * - ADC3_IN6 = GPIO PF8 (Hall sensor Left)
 * - ADC123_IN11 = GPIO PC1 (Hall sensor Right)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void) {
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOF_CLK_ENABLE();  // Enable Clock for GPIO port F
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	4b1c      	ldr	r3, [pc, #112]	; (8000c6c <MEAS_GPIO_analog_init+0x7c>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a1b      	ldr	r2, [pc, #108]	; (8000c6c <MEAS_GPIO_analog_init+0x7c>)
 8000c00:	f043 0320 	orr.w	r3, r3, #32
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b19      	ldr	r3, [pc, #100]	; (8000c6c <MEAS_GPIO_analog_init+0x7c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0320 	and.w	r3, r3, #32
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
    GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);  // Analog PF6 = ADC3_IN4
 8000c12:	4b17      	ldr	r3, [pc, #92]	; (8000c70 <MEAS_GPIO_analog_init+0x80>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a16      	ldr	r2, [pc, #88]	; (8000c70 <MEAS_GPIO_analog_init+0x80>)
 8000c18:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000c1c:	6013      	str	r3, [r2, #0]
    GPIOF->MODER |= (3UL << GPIO_MODER_MODER8_Pos);  // Analog PF8 = ADC3_IN6
 8000c1e:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <MEAS_GPIO_analog_init+0x80>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a13      	ldr	r2, [pc, #76]	; (8000c70 <MEAS_GPIO_analog_init+0x80>)
 8000c24:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000c28:	6013      	str	r3, [r2, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();  // Enable Clock for GPIO port C
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	603b      	str	r3, [r7, #0]
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <MEAS_GPIO_analog_init+0x7c>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a0e      	ldr	r2, [pc, #56]	; (8000c6c <MEAS_GPIO_analog_init+0x7c>)
 8000c34:	f043 0304 	orr.w	r3, r3, #4
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <MEAS_GPIO_analog_init+0x7c>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]
    GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);  // Analog PC3 = ADC3_IN13
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <MEAS_GPIO_analog_init+0x84>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a0a      	ldr	r2, [pc, #40]	; (8000c74 <MEAS_GPIO_analog_init+0x84>)
 8000c4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000c50:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (3UL << GPIO_MODER_MODER1_Pos);  // Analog PC1 = ADC3_IN11
 8000c52:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <MEAS_GPIO_analog_init+0x84>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a07      	ldr	r2, [pc, #28]	; (8000c74 <MEAS_GPIO_analog_init+0x84>)
 8000c58:	f043 030c 	orr.w	r3, r3, #12
 8000c5c:	6013      	str	r3, [r2, #0]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40021400 	.word	0x40021400
 8000c74:	40020800 	.word	0x40020800

08000c78 <MEAS_ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void MEAS_ADC_reset(void) {
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
    RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;   // Reset ADCs
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <MEAS_ADC_reset+0x38>)
 8000c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c80:	4a0b      	ldr	r2, [pc, #44]	; (8000cb0 <MEAS_ADC_reset+0x38>)
 8000c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c86:	6253      	str	r3, [r2, #36]	; 0x24
    RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;  // Release reset of ADCs
 8000c88:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <MEAS_ADC_reset+0x38>)
 8000c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8c:	4a08      	ldr	r2, [pc, #32]	; (8000cb0 <MEAS_ADC_reset+0x38>)
 8000c8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c92:	6253      	str	r3, [r2, #36]	; 0x24
    TIM2->CR1 &= ~TIM_CR1_CEN;              // Disable timer
 8000c94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c9e:	f023 0301 	bic.w	r3, r3, #1
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	40023800 	.word	0x40023800

08000cb4 <MEAS_Buffer_reset>:
/** ***************************************************************************
 * @brief Resets the buffer and the flag (data ready for new measurement)
 * @param[in] channels	input channels
 * @param[in] buffer	buffer pointer
 *****************************************************************************/
static void MEAS_Buffer_reset(uint8_t channels, uint32_t* buffer) {
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	6039      	str	r1, [r7, #0]
 8000cbe:	71fb      	strb	r3, [r7, #7]
    /* Clear buffer and flag */
    for (uint32_t i = 0; i < ADC_NUMS * channels; i++) {
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	e008      	b.n	8000cd8 <MEAS_Buffer_reset+0x24>
        buffer[i] = 0;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	683a      	ldr	r2, [r7, #0]
 8000ccc:	4413      	add	r3, r2
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < ADC_NUMS * channels; i++) {
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	019b      	lsls	r3, r3, #6
 8000cdc:	461a      	mov	r2, r3
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d3f0      	bcc.n	8000cc6 <MEAS_Buffer_reset+0x12>
    }
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
	...

08000cf4 <MEAS_timer_init>:
/** ***************************************************************************
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void) {
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM2_CLK_ENABLE();  // Enable Clock for TIM2
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <MEAS_timer_init+0x50>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d02:	4a10      	ldr	r2, [pc, #64]	; (8000d44 <MEAS_timer_init+0x50>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6413      	str	r3, [r2, #64]	; 0x40
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <MEAS_timer_init+0x50>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
    TIM2->PSC = TIM_PRESCALE;     // Prescaler for clock freq. = 1MHz
 8000d16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d1a:	f243 3244 	movw	r2, #13124	; 0x3344
 8000d1e:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = TIM_TOP;          // Auto reload = counter top value
 8000d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d24:	2209      	movs	r2, #9
 8000d26:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->CR2 |= TIM_CR2_MMS_1;   // TRGO on update
 8000d28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d32:	f043 0320 	orr.w	r3, r3, #32
 8000d36:	6053      	str	r3, [r2, #4]
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	40023800 	.word	0x40023800

08000d48 <MEAS_ADC3_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC3_IN4 = GPIO PF6 (Pad Left), ADC3_IN13 = GPIO PC3
 *(Pad Right), ADC_IN6 = GPIO PF8 (HS-Left), ADC3_IN11 = GPIO PC1 (HS-Right)
 *****************************************************************************/
void MEAS_ADC3_scan_init(void) {
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
    __HAL_RCC_ADC3_CLK_ENABLE();               // Enable Clock for ADC3
 8000d4e:	2300      	movs	r3, #0
 8000d50:	607b      	str	r3, [r7, #4]
 8000d52:	4b4b      	ldr	r3, [pc, #300]	; (8000e80 <MEAS_ADC3_scan_init+0x138>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	4a4a      	ldr	r2, [pc, #296]	; (8000e80 <MEAS_ADC3_scan_init+0x138>)
 8000d58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d5e:	4b48      	ldr	r3, [pc, #288]	; (8000e80 <MEAS_ADC3_scan_init+0x138>)
 8000d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]
    ADC3->SQR1 |= (3UL << ADC_SQR1_L_Pos);     // Convert 4 inputs (4-1)
 8000d6a:	4b46      	ldr	r3, [pc, #280]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6e:	4a45      	ldr	r2, [pc, #276]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d70:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000d74:	62d3      	str	r3, [r2, #44]	; 0x2c
    ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);   // Input 4 = first conversion
 8000d76:	4b43      	ldr	r3, [pc, #268]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d7a:	4a42      	ldr	r2, [pc, #264]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d7c:	f043 0304 	orr.w	r3, r3, #4
 8000d80:	6353      	str	r3, [r2, #52]	; 0x34
    ADC3->SQR3 |= (13UL << ADC_SQR3_SQ2_Pos);  // Input 13 = second conversion
 8000d82:	4b40      	ldr	r3, [pc, #256]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d86:	4a3f      	ldr	r2, [pc, #252]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d88:	f443 73d0 	orr.w	r3, r3, #416	; 0x1a0
 8000d8c:	6353      	str	r3, [r2, #52]	; 0x34
    ADC3->SQR3 |= (6UL << ADC_SQR3_SQ3_Pos);   // Input 6 = third conversion
 8000d8e:	4b3d      	ldr	r3, [pc, #244]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d92:	4a3c      	ldr	r2, [pc, #240]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d94:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
 8000d98:	6353      	str	r3, [r2, #52]	; 0x34
    ADC3->SQR3 |= (11UL << ADC_SQR3_SQ4_Pos);  // Input 11 = fourth conversion
 8000d9a:	4b3a      	ldr	r3, [pc, #232]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d9e:	4a39      	ldr	r2, [pc, #228]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000da0:	f443 23b0 	orr.w	r3, r3, #360448	; 0x58000
 8000da4:	6353      	str	r3, [r2, #52]	; 0x34
    ADC3->CR1 |= ADC_CR1_SCAN;                 // Enable scan mode
 8000da6:	4b37      	ldr	r3, [pc, #220]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	4a36      	ldr	r2, [pc, #216]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000db0:	6053      	str	r3, [r2, #4]
    ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);   // En. ext. trigger on rising e.
 8000db2:	4b34      	ldr	r3, [pc, #208]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	4a33      	ldr	r2, [pc, #204]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	6093      	str	r3, [r2, #8]
    ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);  // Timer 2 TRGO event
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	4a30      	ldr	r2, [pc, #192]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000dc4:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000dc8:	6093      	str	r3, [r2, #8]
    ADC3->CR2 |= ADC_CR2_DMA;                  // Enable DMA mode
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	4a2d      	ldr	r2, [pc, #180]	; (8000e84 <MEAS_ADC3_scan_init+0x13c>)
 8000dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd4:	6093      	str	r3, [r2, #8]
    __HAL_RCC_DMA2_CLK_ENABLE();               // Enable Clock for DMA2
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	603b      	str	r3, [r7, #0]
 8000dda:	4b29      	ldr	r3, [pc, #164]	; (8000e80 <MEAS_ADC3_scan_init+0x138>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	4a28      	ldr	r2, [pc, #160]	; (8000e80 <MEAS_ADC3_scan_init+0x138>)
 8000de0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000de4:	6313      	str	r3, [r2, #48]	; 0x30
 8000de6:	4b26      	ldr	r3, [pc, #152]	; (8000e80 <MEAS_ADC3_scan_init+0x138>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	683b      	ldr	r3, [r7, #0]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;          // Disable the DMA stream 1
 8000df2:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a24      	ldr	r2, [pc, #144]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000df8:	f023 0301 	bic.w	r3, r3, #1
 8000dfc:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) {
 8000dfe:	bf00      	nop
 8000e00:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d1f9      	bne.n	8000e00 <MEAS_ADC3_scan_init+0xb8>
        ;
    }                                 // Wait for DMA to finish
    DMA2->LIFCR |= DMA_LIFCR_CTCIF1;  // Clear transfer complete interrupt fl.
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <MEAS_ADC3_scan_init+0x144>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	4a1e      	ldr	r2, [pc, #120]	; (8000e8c <MEAS_ADC3_scan_init+0x144>)
 8000e12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e16:	6093      	str	r3, [r2, #8]
    DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);  // Select channel 2
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1a      	ldr	r2, [pc, #104]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e22:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_PL_1;                // Priority high
 8000e24:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a17      	ldr	r2, [pc, #92]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2e:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;  // Memory data size = 32 bit
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a14      	ldr	r2, [pc, #80]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e3a:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;  // Peripheral data size = 32 bit
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a11      	ldr	r2, [pc, #68]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e42:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e46:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_MINC;     // Increment memory address pointer
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a0e      	ldr	r2, [pc, #56]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e52:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_TCIE;     // Transfer complete interrupt enable
 8000e54:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a0b      	ldr	r2, [pc, #44]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e5a:	f043 0310 	orr.w	r3, r3, #16
 8000e5e:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->NDTR =
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e66:	605a      	str	r2, [r3, #4]
        INPUT_COUNT * ADC_NUMS;  // Number of data items to transfer
    DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;     // Peripheral register address
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e6a:	4a09      	ldr	r2, [pc, #36]	; (8000e90 <MEAS_ADC3_scan_init+0x148>)
 8000e6c:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)ADC_samples;  // Buffer memory loc. address
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <MEAS_ADC3_scan_init+0x140>)
 8000e70:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <MEAS_ADC3_scan_init+0x14c>)
 8000e72:	60da      	str	r2, [r3, #12]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40012200 	.word	0x40012200
 8000e88:	40026428 	.word	0x40026428
 8000e8c:	40026400 	.word	0x40026400
 8000e90:	4001224c 	.word	0x4001224c
 8000e94:	200003e8 	.word	0x200003e8

08000e98 <MEAS_ADC3_scan_start>:

/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void MEAS_ADC3_scan_start(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
    DMA2_Stream1->CR |= DMA_SxCR_EN;          // Enable DMA
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <MEAS_ADC3_scan_start+0x3c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a0c      	ldr	r2, [pc, #48]	; (8000ed4 <MEAS_ADC3_scan_start+0x3c>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	6013      	str	r3, [r2, #0]
    NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);  // Clear pending DMA interrupt
 8000ea8:	2039      	movs	r0, #57	; 0x39
 8000eaa:	f7ff fe59 	bl	8000b60 <__NVIC_ClearPendingIRQ>
    NVIC_EnableIRQ(DMA2_Stream1_IRQn);  // Enable DMA interrupt in the NVIC
 8000eae:	2039      	movs	r0, #57	; 0x39
 8000eb0:	f7ff fe14 	bl	8000adc <__NVIC_EnableIRQ>
    ADC3->CR2 |= ADC_CR2_ADON;          // Enable ADC3
 8000eb4:	4b08      	ldr	r3, [pc, #32]	; (8000ed8 <MEAS_ADC3_scan_start+0x40>)
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <MEAS_ADC3_scan_start+0x40>)
 8000eba:	f043 0301 	orr.w	r3, r3, #1
 8000ebe:	6093      	str	r3, [r2, #8]
    TIM2->CR1 |= TIM_CR1_CEN;           // Enable timer
 8000ec0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	6013      	str	r3, [r2, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40026428 	.word	0x40026428
 8000ed8:	40012200 	.word	0x40012200

08000edc <DMA2_Stream1_IRQHandler>:
 * @brief Interrupt handler for DMA2 Stream1
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream1_IRQHandler(void) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF1) {  // Stream1 transfer compl. interrupt f.
 8000ee0:	4b1c      	ldr	r3, [pc, #112]	; (8000f54 <DMA2_Stream1_IRQHandler+0x78>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d031      	beq.n	8000f50 <DMA2_Stream1_IRQHandler+0x74>
        NVIC_DisableIRQ(
 8000eec:	2039      	movs	r0, #57	; 0x39
 8000eee:	f7ff fe13 	bl	8000b18 <__NVIC_DisableIRQ>
            DMA2_Stream1_IRQn);  // Disable DMA interrupt in the NVIC
        NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);  // Clear pending DMA interrupt
 8000ef2:	2039      	movs	r0, #57	; 0x39
 8000ef4:	f7ff fe34 	bl	8000b60 <__NVIC_ClearPendingIRQ>
        DMA2_Stream1->CR &= ~DMA_SxCR_EN;         // Disable the DMA
 8000ef8:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <DMA2_Stream1_IRQHandler+0x7c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a16      	ldr	r2, [pc, #88]	; (8000f58 <DMA2_Stream1_IRQHandler+0x7c>)
 8000efe:	f023 0301 	bic.w	r3, r3, #1
 8000f02:	6013      	str	r3, [r2, #0]
        while (DMA2_Stream1->CR & DMA_SxCR_EN) {
 8000f04:	bf00      	nop
 8000f06:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <DMA2_Stream1_IRQHandler+0x7c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1f9      	bne.n	8000f06 <DMA2_Stream1_IRQHandler+0x2a>
            ;
        }  // Wait for DMA to finish
        DMA2->LIFCR |=
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <DMA2_Stream1_IRQHandler+0x78>)
 8000f14:	689b      	ldr	r3, [r3, #8]
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <DMA2_Stream1_IRQHandler+0x78>)
 8000f18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f1c:	6093      	str	r3, [r2, #8]
            DMA_LIFCR_CTCIF1;        // Clear transfer complete interrupt fl.
        TIM2->CR1 &= ~TIM_CR1_CEN;   // Disable timer
 8000f1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f28:	f023 0301 	bic.w	r3, r3, #1
 8000f2c:	6013      	str	r3, [r2, #0]
        ADC3->CR2 &= ~ADC_CR2_ADON;  // Disable ADC3
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <DMA2_Stream1_IRQHandler+0x80>)
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <DMA2_Stream1_IRQHandler+0x80>)
 8000f34:	f023 0301 	bic.w	r3, r3, #1
 8000f38:	6093      	str	r3, [r2, #8]
        ADC3->CR2 &= ~ADC_CR2_DMA;   // Disable DMA mode
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <DMA2_Stream1_IRQHandler+0x80>)
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	4a07      	ldr	r2, [pc, #28]	; (8000f5c <DMA2_Stream1_IRQHandler+0x80>)
 8000f40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f44:	6093      	str	r3, [r2, #8]
        // copy data from DMA buffer to ADC_samples
        MEAS_ADC_reset();
 8000f46:	f7ff fe97 	bl	8000c78 <MEAS_ADC_reset>
        MEAS_data_ready = true;
 8000f4a:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <DMA2_Stream1_IRQHandler+0x84>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	701a      	strb	r2, [r3, #0]
    }
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40026400 	.word	0x40026400
 8000f58:	40026428 	.word	0x40026428
 8000f5c:	40012200 	.word	0x40012200
 8000f60:	200003e4 	.word	0x200003e4

08000f64 <MEAS_start_measure>:
 * @return ADC samples pointer
 *
 * @note The result is stored alternated e.g. every 4th is together.
 *****************************************************************************/
// Start the measurement procedure
uint32_t* MEAS_start_measure(void) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
    MEAS_Buffer_reset(INPUT_COUNT, ADC_samples);
 8000f68:	490a      	ldr	r1, [pc, #40]	; (8000f94 <MEAS_start_measure+0x30>)
 8000f6a:	2004      	movs	r0, #4
 8000f6c:	f7ff fea2 	bl	8000cb4 <MEAS_Buffer_reset>
    MEAS_ADC3_scan_init();
 8000f70:	f7ff feea 	bl	8000d48 <MEAS_ADC3_scan_init>
    MEAS_ADC3_scan_start();
 8000f74:	f7ff ff90 	bl	8000e98 <MEAS_ADC3_scan_start>
    while (!MEAS_data_ready)
 8000f78:	bf00      	nop
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <MEAS_start_measure+0x34>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	f083 0301 	eor.w	r3, r3, #1
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d1f8      	bne.n	8000f7a <MEAS_start_measure+0x16>
        ;  // Wait for data
    MEAS_data_ready = false;
 8000f88:	4b03      	ldr	r3, [pc, #12]	; (8000f98 <MEAS_start_measure+0x34>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]

    return ADC_samples;
 8000f8e:	4b01      	ldr	r3, [pc, #4]	; (8000f94 <MEAS_start_measure+0x30>)
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200003e8 	.word	0x200003e8
 8000f98:	200003e4 	.word	0x200003e4

08000f9c <OUTPUT_MEAS_timer_init>:
 * This function enables the clock for timer 3, sets the prescaler to 16000,
 * sets the auto reload register to 100, enables the update interrupt,
 * enables timer 3, and enables the timer 3 interrupt.
 * This timer is used to trigger the data output to the display every 800ms.
 */
void OUTPUT_MEAS_timer_init(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // enable clock for timer 3
 8000fa0:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <OUTPUT_MEAS_timer_init+0x4c>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa4:	4a10      	ldr	r2, [pc, #64]	; (8000fe8 <OUTPUT_MEAS_timer_init+0x4c>)
 8000fa6:	f043 0302 	orr.w	r3, r3, #2
 8000faa:	6413      	str	r3, [r2, #64]	; 0x40
    TIM3->PSC = 16000 - 1;               // set prescaler to 16000
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <OUTPUT_MEAS_timer_init+0x50>)
 8000fae:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000fb2:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 800 - 1;                 // set auto reload register to 800
 8000fb4:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <OUTPUT_MEAS_timer_init+0x50>)
 8000fb6:	f240 321f 	movw	r2, #799	; 0x31f
 8000fba:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->DIER |= TIM_DIER_UIE;          // enable update interrupt
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <OUTPUT_MEAS_timer_init+0x50>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <OUTPUT_MEAS_timer_init+0x50>)
 8000fc2:	f043 0301 	orr.w	r3, r3, #1
 8000fc6:	60d3      	str	r3, [r2, #12]
    TIM3->CR1 |= TIM_CR1_CEN;            // enable timer 3
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <OUTPUT_MEAS_timer_init+0x50>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a07      	ldr	r2, [pc, #28]	; (8000fec <OUTPUT_MEAS_timer_init+0x50>)
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	6013      	str	r3, [r2, #0]
    NVIC_SetPriority(TIM3_IRQn, 3);
 8000fd4:	2103      	movs	r1, #3
 8000fd6:	201d      	movs	r0, #29
 8000fd8:	f7ff fde0 	bl	8000b9c <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM3_IRQn);  // enable timer 3 interrupt
 8000fdc:	201d      	movs	r0, #29
 8000fde:	f7ff fd7d 	bl	8000adc <__NVIC_EnableIRQ>
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40000400 	.word	0x40000400

08000ff0 <MEAS_show_data>:
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/

void MEAS_show_data(void) {
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b09d      	sub	sp, #116	; 0x74
 8000ff4:	af02      	add	r7, sp, #8
    const uint8_t ADC_RES = 12;
 8000ff6:	230c      	movs	r3, #12
 8000ff8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    // Define Samples variable and start measurement
    uint32_t* Samples = MEAS_start_measure();
 8000ffc:	f7ff ffb2 	bl	8000f64 <MEAS_start_measure>
 8001000:	63b8      	str	r0, [r7, #56]	; 0x38
    /* Calculate the factor to scale the values to the display */
    const uint32_t Y_OFFSET = 100;
 8001002:	2364      	movs	r3, #100	; 0x64
 8001004:	637b      	str	r3, [r7, #52]	; 0x34
    const uint32_t X_SIZE = 240;
 8001006:	23f0      	movs	r3, #240	; 0xf0
 8001008:	633b      	str	r3, [r7, #48]	; 0x30
    const uint32_t f = (1 << ADC_RES) / Y_OFFSET + 1;  // Scaling factor
 800100a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800100e:	2201      	movs	r2, #1
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	461a      	mov	r2, r3
 8001016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001018:	fbb2 f3f3 	udiv	r3, r2, r3
 800101c:	3301      	adds	r3, #1
 800101e:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t data;
    uint32_t data_last;
    /* Clear the display */

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001020:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001024:	f001 feca 	bl	8002dbc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET + 1);
 8001028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800102a:	b29a      	uxth	r2, r3
 800102c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800102e:	b29b      	uxth	r3, r3
 8001030:	3301      	adds	r3, #1
 8001032:	b29b      	uxth	r3, r3
 8001034:	2100      	movs	r1, #0
 8001036:	2000      	movs	r0, #0
 8001038:	f002 f900 	bl	800323c <BSP_LCD_FillRect>
    /* Write first 4 samples as numbers */

    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800103c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001040:	f001 fed4 	bl	8002dec <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001044:	f04f 30ff 	mov.w	r0, #4294967295
 8001048:	f001 feb8 	bl	8002dbc <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font12);
 800104c:	4896      	ldr	r0, [pc, #600]	; (80012a8 <MEAS_show_data+0x2b8>)
 800104e:	f001 fee7 	bl	8002e20 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 80, (uint8_t*)"ADC Resolution: 12 bit",
 8001052:	2301      	movs	r3, #1
 8001054:	4a95      	ldr	r2, [pc, #596]	; (80012ac <MEAS_show_data+0x2bc>)
 8001056:	2150      	movs	r1, #80	; 0x50
 8001058:	2000      	movs	r0, #0
 800105a:	f001 ff67 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                            CENTER_MODE);
    BSP_LCD_DisplayStringAt(0, 100, (uint8_t*)"Peak Values and frequency", CENTER_MODE);
 800105e:	2301      	movs	r3, #1
 8001060:	4a93      	ldr	r2, [pc, #588]	; (80012b0 <MEAS_show_data+0x2c0>)
 8001062:	2164      	movs	r1, #100	; 0x64
 8001064:	2000      	movs	r0, #0
 8001066:	f001 ff61 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, 120, (uint8_t*)"of Channels 1 to 4:", CENTER_MODE);
 800106a:	2301      	movs	r3, #1
 800106c:	4a91      	ldr	r2, [pc, #580]	; (80012b4 <MEAS_show_data+0x2c4>)
 800106e:	2178      	movs	r1, #120	; 0x78
 8001070:	2000      	movs	r0, #0
 8001072:	f001 ff5b 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, 260, (uint8_t*)"(without VGND -> peak - 2048)",
 8001076:	2301      	movs	r3, #1
 8001078:	4a8f      	ldr	r2, [pc, #572]	; (80012b8 <MEAS_show_data+0x2c8>)
 800107a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800107e:	2000      	movs	r0, #0
 8001080:	f001 ff54 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                            CENTER_MODE);
    BSP_LCD_SetFont(&Font20);
 8001084:	488d      	ldr	r0, [pc, #564]	; (80012bc <MEAS_show_data+0x2cc>)
 8001086:	f001 fecb 	bl	8002e20 <BSP_LCD_SetFont>
    char text[32];
	// Calculate the frequency of channel 1
	float frequency = calculate_main_frequency(1, Samples, INPUT_COUNT, ADC_NUMS, ADC_FS);
 800108a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2340      	movs	r3, #64	; 0x40
 8001092:	2204      	movs	r2, #4
 8001094:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001096:	2001      	movs	r0, #1
 8001098:	f7ff fb1e 	bl	80006d8 <calculate_main_frequency>
 800109c:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    //uint32_t frequency = frequency_calculation(0, Samples);
    // Calculate the peak value of channel 1
    uint32_t peak = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80010a4:	2300      	movs	r3, #0
 80010a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80010a8:	e010      	b.n	80010cc <MEAS_show_data+0xdc>
        if (Samples[4 * i] > peak) {
 80010aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010ac:	011b      	lsls	r3, r3, #4
 80010ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010b0:	4413      	add	r3, r2
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d205      	bcs.n	80010c6 <MEAS_show_data+0xd6>
            peak = Samples[4 * i];
 80010ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010bc:	011b      	lsls	r3, r3, #4
 80010be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010c0:	4413      	add	r3, r2
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80010c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010c8:	3301      	adds	r3, #1
 80010ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80010cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010ce:	2b3f      	cmp	r3, #63	; 0x3f
 80010d0:	d9eb      	bls.n	80010aa <MEAS_show_data+0xba>
        }
    }
    peak -= 2048;
 80010d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010d4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80010d8:	663b      	str	r3, [r7, #96]	; 0x60
    BSP_LCD_SetTextColor(LCD_COLOR_CYAN);
 80010da:	f46f 007f 	mvn.w	r0, #16711680	; 0xff0000
 80010de:	f001 fe6d 	bl	8002dbc <BSP_LCD_SetTextColor>
    snprintf(text, 40, "C1:%4d f:%3d HZ", (int)(peak), (int)(frequency));
 80010e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010e4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80010e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010ec:	ee17 2a90 	vmov	r2, s15
 80010f0:	1d38      	adds	r0, r7, #4
 80010f2:	9200      	str	r2, [sp, #0]
 80010f4:	4a72      	ldr	r2, [pc, #456]	; (80012c0 <MEAS_show_data+0x2d0>)
 80010f6:	2128      	movs	r1, #40	; 0x28
 80010f8:	f008 f8d6 	bl	80092a8 <sniprintf>
    // snprintf(text, 15, "C1 %4d", (int)(Samples[0]));
    BSP_LCD_DisplayStringAt(0, 140, (uint8_t*)text, LEFT_MODE);
 80010fc:	1d3a      	adds	r2, r7, #4
 80010fe:	2303      	movs	r3, #3
 8001100:	218c      	movs	r1, #140	; 0x8c
 8001102:	2000      	movs	r0, #0
 8001104:	f001 ff12 	bl	8002f2c <BSP_LCD_DisplayStringAt>
	// Calculate the frequency of channel 2
	frequency = calculate_main_frequency(2, Samples, INPUT_COUNT, ADC_NUMS, ADC_FS);
 8001108:	f44f 7320 	mov.w	r3, #640	; 0x280
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2340      	movs	r3, #64	; 0x40
 8001110:	2204      	movs	r2, #4
 8001112:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001114:	2002      	movs	r0, #2
 8001116:	f7ff fadf 	bl	80006d8 <calculate_main_frequency>
 800111a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    //frequency = frequency_calculation(1, Samples);
    // Calculate the peak value of channel 2
    peak = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 8001122:	2300      	movs	r3, #0
 8001124:	65bb      	str	r3, [r7, #88]	; 0x58
 8001126:	e012      	b.n	800114e <MEAS_show_data+0x15e>
        if (Samples[4 * i + 1] > peak) {
 8001128:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800112a:	011b      	lsls	r3, r3, #4
 800112c:	3304      	adds	r3, #4
 800112e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001130:	4413      	add	r3, r2
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001136:	429a      	cmp	r2, r3
 8001138:	d206      	bcs.n	8001148 <MEAS_show_data+0x158>
            peak = Samples[4 * i + 1];
 800113a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800113c:	011b      	lsls	r3, r3, #4
 800113e:	3304      	adds	r3, #4
 8001140:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001142:	4413      	add	r3, r2
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 8001148:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800114a:	3301      	adds	r3, #1
 800114c:	65bb      	str	r3, [r7, #88]	; 0x58
 800114e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001150:	2b3f      	cmp	r3, #63	; 0x3f
 8001152:	d9e9      	bls.n	8001128 <MEAS_show_data+0x138>
        }
    }
    peak -= 2048;
 8001154:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001156:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800115a:	663b      	str	r3, [r7, #96]	; 0x60
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800115c:	4859      	ldr	r0, [pc, #356]	; (80012c4 <MEAS_show_data+0x2d4>)
 800115e:	f001 fe2d 	bl	8002dbc <BSP_LCD_SetTextColor>
    snprintf(text, 40, "C2:%4d f:%3d HZ", (int)(peak), (int)(frequency));
 8001162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001164:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116c:	ee17 2a90 	vmov	r2, s15
 8001170:	1d38      	adds	r0, r7, #4
 8001172:	9200      	str	r2, [sp, #0]
 8001174:	4a54      	ldr	r2, [pc, #336]	; (80012c8 <MEAS_show_data+0x2d8>)
 8001176:	2128      	movs	r1, #40	; 0x28
 8001178:	f008 f896 	bl	80092a8 <sniprintf>
    // snprintf(text, 15, "C2 %4d", (int)(Samples[1]));
    BSP_LCD_DisplayStringAt(0, 170, (uint8_t*)text, LEFT_MODE);
 800117c:	1d3a      	adds	r2, r7, #4
 800117e:	2303      	movs	r3, #3
 8001180:	21aa      	movs	r1, #170	; 0xaa
 8001182:	2000      	movs	r0, #0
 8001184:	f001 fed2 	bl	8002f2c <BSP_LCD_DisplayStringAt>
	// Calculate the frequency of channel 3
	frequency = calculate_main_frequency(3, Samples, INPUT_COUNT, ADC_NUMS, ADC_FS);
 8001188:	f44f 7320 	mov.w	r3, #640	; 0x280
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2340      	movs	r3, #64	; 0x40
 8001190:	2204      	movs	r2, #4
 8001192:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001194:	2003      	movs	r0, #3
 8001196:	f7ff fa9f 	bl	80006d8 <calculate_main_frequency>
 800119a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    //frequency = frequency_calculation(2, Samples);
    // Calculate the peak value of channel 3
    peak = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	657b      	str	r3, [r7, #84]	; 0x54
 80011a6:	e012      	b.n	80011ce <MEAS_show_data+0x1de>
        if (Samples[4 * i + 2] > peak) {
 80011a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011aa:	011b      	lsls	r3, r3, #4
 80011ac:	3308      	adds	r3, #8
 80011ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80011b0:	4413      	add	r3, r2
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d206      	bcs.n	80011c8 <MEAS_show_data+0x1d8>
            peak = Samples[4 * i + 2];
 80011ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011bc:	011b      	lsls	r3, r3, #4
 80011be:	3308      	adds	r3, #8
 80011c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80011c2:	4413      	add	r3, r2
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80011c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011ca:	3301      	adds	r3, #1
 80011cc:	657b      	str	r3, [r7, #84]	; 0x54
 80011ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011d0:	2b3f      	cmp	r3, #63	; 0x3f
 80011d2:	d9e9      	bls.n	80011a8 <MEAS_show_data+0x1b8>
        }
    }
    peak -= 2048;
 80011d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011d6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80011da:	663b      	str	r3, [r7, #96]	; 0x60
    BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 80011dc:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 80011e0:	f001 fdec 	bl	8002dbc <BSP_LCD_SetTextColor>
    snprintf(text, 40, "C3:%4d f:%3d HZ ", (int)(peak), (int)(frequency));
 80011e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ee:	ee17 2a90 	vmov	r2, s15
 80011f2:	1d38      	adds	r0, r7, #4
 80011f4:	9200      	str	r2, [sp, #0]
 80011f6:	4a35      	ldr	r2, [pc, #212]	; (80012cc <MEAS_show_data+0x2dc>)
 80011f8:	2128      	movs	r1, #40	; 0x28
 80011fa:	f008 f855 	bl	80092a8 <sniprintf>
    // snprintf(text, 15, "C3 %4d", (int)(Samples[2]));
    BSP_LCD_DisplayStringAt(0, 200, (uint8_t*)text, LEFT_MODE);
 80011fe:	1d3a      	adds	r2, r7, #4
 8001200:	2303      	movs	r3, #3
 8001202:	21c8      	movs	r1, #200	; 0xc8
 8001204:	2000      	movs	r0, #0
 8001206:	f001 fe91 	bl	8002f2c <BSP_LCD_DisplayStringAt>
	// Calculate the frequency of channel 4
	frequency = calculate_main_frequency(4, Samples, INPUT_COUNT, ADC_NUMS, ADC_FS);
 800120a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2340      	movs	r3, #64	; 0x40
 8001212:	2204      	movs	r2, #4
 8001214:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001216:	2004      	movs	r0, #4
 8001218:	f7ff fa5e 	bl	80006d8 <calculate_main_frequency>
 800121c:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    //frequency = frequency_calculation(3, Samples);
    // Calculate the peak value of channel 4
    peak = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 8001224:	2300      	movs	r3, #0
 8001226:	653b      	str	r3, [r7, #80]	; 0x50
 8001228:	e012      	b.n	8001250 <MEAS_show_data+0x260>
        if (Samples[4 * i + 3] > peak) {
 800122a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	330c      	adds	r3, #12
 8001230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001232:	4413      	add	r3, r2
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001238:	429a      	cmp	r2, r3
 800123a:	d206      	bcs.n	800124a <MEAS_show_data+0x25a>
            peak = Samples[4 * i + 3];
 800123c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	330c      	adds	r3, #12
 8001242:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001244:	4413      	add	r3, r2
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	663b      	str	r3, [r7, #96]	; 0x60
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 800124a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800124c:	3301      	adds	r3, #1
 800124e:	653b      	str	r3, [r7, #80]	; 0x50
 8001250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001252:	2b3f      	cmp	r3, #63	; 0x3f
 8001254:	d9e9      	bls.n	800122a <MEAS_show_data+0x23a>
        }
    }
    peak -= 2048;
 8001256:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001258:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800125c:	663b      	str	r3, [r7, #96]	; 0x60
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800125e:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8001262:	f001 fdab 	bl	8002dbc <BSP_LCD_SetTextColor>
    snprintf(text, 40, "C4:%4d f:%3d HZ", (int)(peak), (int)(frequency));
 8001266:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001268:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800126c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001270:	ee17 2a90 	vmov	r2, s15
 8001274:	1d38      	adds	r0, r7, #4
 8001276:	9200      	str	r2, [sp, #0]
 8001278:	4a15      	ldr	r2, [pc, #84]	; (80012d0 <MEAS_show_data+0x2e0>)
 800127a:	2128      	movs	r1, #40	; 0x28
 800127c:	f008 f814 	bl	80092a8 <sniprintf>
    // snprintf(text, 15, "C4 %4d", (int)(Samples[3]));
    BSP_LCD_DisplayStringAt(0, 230, (uint8_t*)text, LEFT_MODE);
 8001280:	1d3a      	adds	r2, r7, #4
 8001282:	2303      	movs	r3, #3
 8001284:	21e6      	movs	r1, #230	; 0xe6
 8001286:	2000      	movs	r0, #0
 8001288:	f001 fe50 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    /* Draw the  values of input channel 1 as a curve */
    BSP_LCD_SetTextColor(LCD_COLOR_CYAN);
 800128c:	f46f 007f 	mvn.w	r0, #16711680	; 0xff0000
 8001290:	f001 fd94 	bl	8002dbc <BSP_LCD_SetTextColor>
    data = Samples[0] / f;
 8001294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800129a:	fbb2 f3f3 	udiv	r3, r2, r3
 800129e:	667b      	str	r3, [r7, #100]	; 0x64
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80012a0:	2300      	movs	r3, #0
 80012a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80012a4:	e042      	b.n	800132c <MEAS_show_data+0x33c>
 80012a6:	bf00      	nop
 80012a8:	20000364 	.word	0x20000364
 80012ac:	08009c90 	.word	0x08009c90
 80012b0:	08009ca8 	.word	0x08009ca8
 80012b4:	08009cc4 	.word	0x08009cc4
 80012b8:	08009cd8 	.word	0x08009cd8
 80012bc:	20000354 	.word	0x20000354
 80012c0:	08009cf8 	.word	0x08009cf8
 80012c4:	ffff0000 	.word	0xffff0000
 80012c8:	08009d08 	.word	0x08009d08
 80012cc:	08009d18 	.word	0x08009d18
 80012d0:	08009d2c 	.word	0x08009d2c
        data_last = data;
 80012d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
        data = (Samples[4 * i]) / f;
 80012d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012da:	011b      	lsls	r3, r3, #4
 80012dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80012de:	4413      	add	r3, r2
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e8:	667b      	str	r3, [r7, #100]	; 0x64
        if (data > Y_OFFSET) {
 80012ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80012ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d901      	bls.n	80012f6 <MEAS_show_data+0x306>
            data = Y_OFFSET;
 80012f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f4:	667b      	str	r3, [r7, #100]	; 0x64
        }  // Limit value, prevent crash
        BSP_LCD_DrawLine(4 * (i - 1), Y_OFFSET - data_last, 4 * i,
 80012f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012f8:	3b01      	subs	r3, #1
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	b298      	uxth	r0, r3
 8001300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001302:	b29a      	uxth	r2, r3
 8001304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001306:	b29b      	uxth	r3, r3
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	b299      	uxth	r1, r3
 800130c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800130e:	b29b      	uxth	r3, r3
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	b29c      	uxth	r4, r3
 8001314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001316:	b29a      	uxth	r2, r3
 8001318:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800131a:	b29b      	uxth	r3, r3
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	b29b      	uxth	r3, r3
 8001320:	4622      	mov	r2, r4
 8001322:	f001 fec1 	bl	80030a8 <BSP_LCD_DrawLine>
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 8001326:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001328:	3301      	adds	r3, #1
 800132a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800132c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800132e:	2b3f      	cmp	r3, #63	; 0x3f
 8001330:	d9d0      	bls.n	80012d4 <MEAS_show_data+0x2e4>
                         Y_OFFSET - data);
    }
    /* Draw the  values of input channel 2 as a curve */
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001332:	485f      	ldr	r0, [pc, #380]	; (80014b0 <MEAS_show_data+0x4c0>)
 8001334:	f001 fd42 	bl	8002dbc <BSP_LCD_SetTextColor>
    data = Samples[1] / f;
 8001338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800133a:	3304      	adds	r3, #4
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001340:	fbb2 f3f3 	udiv	r3, r2, r3
 8001344:	667b      	str	r3, [r7, #100]	; 0x64
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 8001346:	2300      	movs	r3, #0
 8001348:	64bb      	str	r3, [r7, #72]	; 0x48
 800134a:	e02c      	b.n	80013a6 <MEAS_show_data+0x3b6>
        data_last = data;
 800134c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
        data = (Samples[4 * i + 1]) / f;
 8001350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	3304      	adds	r3, #4
 8001356:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001358:	4413      	add	r3, r2
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800135e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001362:	667b      	str	r3, [r7, #100]	; 0x64
        if (data > Y_OFFSET) {
 8001364:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001368:	429a      	cmp	r2, r3
 800136a:	d901      	bls.n	8001370 <MEAS_show_data+0x380>
            data = Y_OFFSET;
 800136c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800136e:	667b      	str	r3, [r7, #100]	; 0x64
        }  // Limit value, prevent crash
        BSP_LCD_DrawLine(4 * (i - 1), Y_OFFSET - data_last, 4 * i,
 8001370:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001372:	3b01      	subs	r3, #1
 8001374:	b29b      	uxth	r3, r3
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	b298      	uxth	r0, r3
 800137a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800137c:	b29a      	uxth	r2, r3
 800137e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001380:	b29b      	uxth	r3, r3
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	b299      	uxth	r1, r3
 8001386:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001388:	b29b      	uxth	r3, r3
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	b29c      	uxth	r4, r3
 800138e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001390:	b29a      	uxth	r2, r3
 8001392:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001394:	b29b      	uxth	r3, r3
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	b29b      	uxth	r3, r3
 800139a:	4622      	mov	r2, r4
 800139c:	f001 fe84 	bl	80030a8 <BSP_LCD_DrawLine>
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80013a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013a2:	3301      	adds	r3, #1
 80013a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80013a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013a8:	2b3f      	cmp	r3, #63	; 0x3f
 80013aa:	d9cf      	bls.n	800134c <MEAS_show_data+0x35c>
                         Y_OFFSET - data);
    }
    /* Draw the  values of input channel 3 as a curve */
    BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 80013ac:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 80013b0:	f001 fd04 	bl	8002dbc <BSP_LCD_SetTextColor>
    data = Samples[2] / f;
 80013b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013b6:	3308      	adds	r3, #8
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c0:	667b      	str	r3, [r7, #100]	; 0x64
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	647b      	str	r3, [r7, #68]	; 0x44
 80013c6:	e02c      	b.n	8001422 <MEAS_show_data+0x432>
        data_last = data;
 80013c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
        data = (Samples[4 * i + 2]) / f;
 80013cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	3308      	adds	r3, #8
 80013d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80013d4:	4413      	add	r3, r2
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	667b      	str	r3, [r7, #100]	; 0x64
        if (data > Y_OFFSET) {
 80013e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80013e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d901      	bls.n	80013ec <MEAS_show_data+0x3fc>
            data = Y_OFFSET;
 80013e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013ea:	667b      	str	r3, [r7, #100]	; 0x64
        }  // Limit value, prevent crash
        BSP_LCD_DrawLine(4 * (i - 1), Y_OFFSET - data_last, 4 * i,
 80013ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013ee:	3b01      	subs	r3, #1
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	b298      	uxth	r0, r3
 80013f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	b299      	uxth	r1, r3
 8001402:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001404:	b29b      	uxth	r3, r3
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	b29c      	uxth	r4, r3
 800140a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800140c:	b29a      	uxth	r2, r3
 800140e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001410:	b29b      	uxth	r3, r3
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	b29b      	uxth	r3, r3
 8001416:	4622      	mov	r2, r4
 8001418:	f001 fe46 	bl	80030a8 <BSP_LCD_DrawLine>
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 800141c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800141e:	3301      	adds	r3, #1
 8001420:	647b      	str	r3, [r7, #68]	; 0x44
 8001422:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001424:	2b3f      	cmp	r3, #63	; 0x3f
 8001426:	d9cf      	bls.n	80013c8 <MEAS_show_data+0x3d8>
                         Y_OFFSET - data);
    }
    /* Draw the  values of input channel 4 as a curve */
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001428:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800142c:	f001 fcc6 	bl	8002dbc <BSP_LCD_SetTextColor>
    data = Samples[3] / f;
 8001430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001432:	330c      	adds	r3, #12
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001438:	fbb2 f3f3 	udiv	r3, r2, r3
 800143c:	667b      	str	r3, [r7, #100]	; 0x64
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 800143e:	2300      	movs	r3, #0
 8001440:	643b      	str	r3, [r7, #64]	; 0x40
 8001442:	e02c      	b.n	800149e <MEAS_show_data+0x4ae>
        data_last = data;
 8001444:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
        data = (Samples[4 * i + 3]) / f;
 8001448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	330c      	adds	r3, #12
 800144e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001450:	4413      	add	r3, r2
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001456:	fbb2 f3f3 	udiv	r3, r2, r3
 800145a:	667b      	str	r3, [r7, #100]	; 0x64
        if (data > Y_OFFSET) {
 800145c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800145e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001460:	429a      	cmp	r2, r3
 8001462:	d901      	bls.n	8001468 <MEAS_show_data+0x478>
            data = Y_OFFSET;
 8001464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001466:	667b      	str	r3, [r7, #100]	; 0x64
        }  // Limit value, prevent crash
        BSP_LCD_DrawLine(4 * (i - 1), Y_OFFSET - data_last, 4 * i,
 8001468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800146a:	3b01      	subs	r3, #1
 800146c:	b29b      	uxth	r3, r3
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	b298      	uxth	r0, r3
 8001472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001474:	b29a      	uxth	r2, r3
 8001476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001478:	b29b      	uxth	r3, r3
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	b299      	uxth	r1, r3
 800147e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001480:	b29b      	uxth	r3, r3
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	b29c      	uxth	r4, r3
 8001486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001488:	b29a      	uxth	r2, r3
 800148a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800148c:	b29b      	uxth	r3, r3
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	b29b      	uxth	r3, r3
 8001492:	4622      	mov	r2, r4
 8001494:	f001 fe08 	bl	80030a8 <BSP_LCD_DrawLine>
    for (uint32_t i = 0; i < ADC_NUMS; i++) {
 8001498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800149a:	3301      	adds	r3, #1
 800149c:	643b      	str	r3, [r7, #64]	; 0x40
 800149e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014a0:	2b3f      	cmp	r3, #63	; 0x3f
 80014a2:	d9cf      	bls.n	8001444 <MEAS_show_data+0x454>
                         Y_OFFSET - data);
    }
}
 80014a4:	bf00      	nop
 80014a6:	bf00      	nop
 80014a8:	376c      	adds	r7, #108	; 0x6c
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd90      	pop	{r4, r7, pc}
 80014ae:	bf00      	nop
 80014b0:	ffff0000 	.word	0xffff0000

080014b4 <TIM3_IRQHandler>:
 *
 * This function is called when the update interrupt flag of TIM3 is set.
 * It clears the update interrupt flag and calls the MEAS_show_data() function
 * to output data to the display.
 */
void TIM3_IRQHandler(void) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_UIF) {  // check if update interrupt flag is set
 80014b8:	4b07      	ldr	r3, [pc, #28]	; (80014d8 <TIM3_IRQHandler+0x24>)
 80014ba:	691b      	ldr	r3, [r3, #16]
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d007      	beq.n	80014d4 <TIM3_IRQHandler+0x20>
        TIM3->SR &= ~TIM_SR_UIF;  // clear update interrupt flag
 80014c4:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <TIM3_IRQHandler+0x24>)
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	4a03      	ldr	r2, [pc, #12]	; (80014d8 <TIM3_IRQHandler+0x24>)
 80014ca:	f023 0301 	bic.w	r3, r3, #1
 80014ce:	6113      	str	r3, [r2, #16]
        MEAS_show_data();         // output data to display
 80014d0:	f7ff fd8e 	bl	8000ff0 <MEAS_show_data>
    }
}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40000400 	.word	0x40000400

080014dc <DISP_info_screen>:
 * @brief Displays the info screen
 * @param[in] type	Actual menu type
 *
 * Displays the title and information on each screen.
 *****************************************************************************/
void DISP_info_screen(MENU_type_t type) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
    BSP_LCD_Clear(LCD_COLOR_WHITE);  // Clear display
 80014e6:	f04f 30ff 	mov.w	r0, #4294967295
 80014ea:	f001 fcb3 	bl	8002e54 <BSP_LCD_Clear>
    MENU_draw(type);                 // Draw the home menu
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 f85f 	bl	80015b4 <MENU_draw>

    switch (type) {
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	2b07      	cmp	r3, #7
 80014fa:	d847      	bhi.n	800158c <DISP_info_screen+0xb0>
 80014fc:	a201      	add	r2, pc, #4	; (adr r2, 8001504 <DISP_info_screen+0x28>)
 80014fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001502:	bf00      	nop
 8001504:	08001525 	.word	0x08001525
 8001508:	08001539 	.word	0x08001539
 800150c:	08001547 	.word	0x08001547
 8001510:	08001555 	.word	0x08001555
 8001514:	08001563 	.word	0x08001563
 8001518:	08001571 	.word	0x08001571
 800151c:	0800157f 	.word	0x0800157f
 8001520:	08001533 	.word	0x08001533
        case MENU_HOME:
            /* Show info home */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: HOME", LEFT_MODE);
 8001524:	2303      	movs	r3, #3
 8001526:	4a1c      	ldr	r2, [pc, #112]	; (8001598 <DISP_info_screen+0xbc>)
 8001528:	213c      	movs	r1, #60	; 0x3c
 800152a:	2005      	movs	r0, #5
 800152c:	f001 fcfe 	bl	8002f2c <BSP_LCD_DisplayStringAt>
            break;
 8001530:	e02d      	b.n	800158e <DISP_info_screen+0xb2>

        case MENU_INFO:
            /* Show info info */
            MENU_Info();
 8001532:	f000 f903 	bl	800173c <MENU_Info>
            break;
 8001536:	e02a      	b.n	800158e <DISP_info_screen+0xb2>

        case MENU_M:
            /* Show measurement menu */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: Measurement",
 8001538:	2303      	movs	r3, #3
 800153a:	4a18      	ldr	r2, [pc, #96]	; (800159c <DISP_info_screen+0xc0>)
 800153c:	213c      	movs	r1, #60	; 0x3c
 800153e:	2005      	movs	r0, #5
 8001540:	f001 fcf4 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                    LEFT_MODE);

            
            // MENU_Measurements();
            break;
 8001544:	e023      	b.n	800158e <DISP_info_screen+0xb2>

        case MENU_M_SI:
            /* Show info single meas. */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: Meas. Single",
 8001546:	2303      	movs	r3, #3
 8001548:	4a15      	ldr	r2, [pc, #84]	; (80015a0 <DISP_info_screen+0xc4>)
 800154a:	213c      	movs	r1, #60	; 0x3c
 800154c:	2005      	movs	r0, #5
 800154e:	f001 fced 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                    LEFT_MODE);
            // DISP_info_measurement((uint8_t *)"Single Meas.");
            break;
 8001552:	e01c      	b.n	800158e <DISP_info_screen+0xb2>
        case MENU_M_AC:
            /* Show info accurate meas. */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: Meas. acc",
 8001554:	2303      	movs	r3, #3
 8001556:	4a13      	ldr	r2, [pc, #76]	; (80015a4 <DISP_info_screen+0xc8>)
 8001558:	213c      	movs	r1, #60	; 0x3c
 800155a:	2005      	movs	r0, #5
 800155c:	f001 fce6 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                    LEFT_MODE);
            // DISP_info_measurement((uint8_t *)"Accurate Meas.");
            break;
 8001560:	e015      	b.n	800158e <DISP_info_screen+0xb2>
        case MENU_CALI:
            /* Show info calibration */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: calibration",
 8001562:	2303      	movs	r3, #3
 8001564:	4a10      	ldr	r2, [pc, #64]	; (80015a8 <DISP_info_screen+0xcc>)
 8001566:	213c      	movs	r1, #60	; 0x3c
 8001568:	2005      	movs	r0, #5
 800156a:	f001 fcdf 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                    LEFT_MODE);
            // MENU_Calibrations();
            // DISP_info_calibration();
            break;
 800156e:	e00e      	b.n	800158e <DISP_info_screen+0xb2>
        case MENU_C_CO:
            /* Show coil info calibration */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: cali coil",
 8001570:	2303      	movs	r3, #3
 8001572:	4a0e      	ldr	r2, [pc, #56]	; (80015ac <DISP_info_screen+0xd0>)
 8001574:	213c      	movs	r1, #60	; 0x3c
 8001576:	2005      	movs	r0, #5
 8001578:	f001 fcd8 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                    LEFT_MODE);
            // DISP_info_cali_coil();
            break;
 800157c:	e007      	b.n	800158e <DISP_info_screen+0xb2>
        case MENU_C_PA:
            /* Show pad info calibration */
            BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"Menu: cali pad",
 800157e:	2303      	movs	r3, #3
 8001580:	4a0b      	ldr	r2, [pc, #44]	; (80015b0 <DISP_info_screen+0xd4>)
 8001582:	213c      	movs	r1, #60	; 0x3c
 8001584:	2005      	movs	r0, #5
 8001586:	f001 fcd1 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                    LEFT_MODE);
            // DISP_info_cali_pad();
            break;
 800158a:	e000      	b.n	800158e <DISP_info_screen+0xb2>
        default:
            /* Should never occur */
            break;
 800158c:	bf00      	nop
    }
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	08009d3c 	.word	0x08009d3c
 800159c:	08009d48 	.word	0x08009d48
 80015a0:	08009d5c 	.word	0x08009d5c
 80015a4:	08009d70 	.word	0x08009d70
 80015a8:	08009d80 	.word	0x08009d80
 80015ac:	08009d94 	.word	0x08009d94
 80015b0:	08009da4 	.word	0x08009da4

080015b4 <MENU_draw>:
 *
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(MENU_type_t type) {
 80015b4:	b590      	push	{r4, r7, lr}
 80015b6:	b08b      	sub	sp, #44	; 0x2c
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
    BSP_LCD_SetFont(MENU_FONT);
 80015be:	485c      	ldr	r0, [pc, #368]	; (8001730 <MENU_draw+0x17c>)
 80015c0:	f001 fc2e 	bl	8002e20 <BSP_LCD_SetFont>
    uint32_t x, y, m, w, h, offset;
    y = MENU_Y;
 80015c4:	f001 fb7a 	bl	8002cbc <BSP_LCD_GetYSize>
 80015c8:	4603      	mov	r3, r0
 80015ca:	3b28      	subs	r3, #40	; 0x28
 80015cc:	61fb      	str	r3, [r7, #28]
    m = MENU_MARGIN;
 80015ce:	2302      	movs	r3, #2
 80015d0:	61bb      	str	r3, [r7, #24]
    w = BSP_LCD_GetXSize() / MENU_NUM_OF_MENU_ELEM;
 80015d2:	f001 fb67 	bl	8002ca4 <BSP_LCD_GetXSize>
 80015d6:	4603      	mov	r3, r0
 80015d8:	4a56      	ldr	r2, [pc, #344]	; (8001734 <MENU_draw+0x180>)
 80015da:	fba2 2303 	umull	r2, r3, r2, r3
 80015de:	085b      	lsrs	r3, r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
    h = MENU_HEIGHT;
 80015e2:	2328      	movs	r3, #40	; 0x28
 80015e4:	613b      	str	r3, [r7, #16]
    offset = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
    if (type < MENU_NUM_OF_DIFF_MENU) {
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	d804      	bhi.n	80015fa <MENU_draw+0x46>
        offset = type * MENU_NUM_OF_MENU_ELEM;  // calculate the menu
 80015f0:	79fa      	ldrb	r2, [r7, #7]
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    for (uint32_t i = 0; i < MENU_NUM_OF_MENU_ELEM; i++) {
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
 80015fe:	e08e      	b.n	800171e <MENU_draw+0x16a>
        x = i * w;
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	fb02 f303 	mul.w	r3, r2, r3
 8001608:	60fb      	str	r3, [r7, #12]
        BSP_LCD_SetTextColor(MENU_entry[i + offset].back_color);
 800160a:	6a3a      	ldr	r2, [r7, #32]
 800160c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160e:	441a      	add	r2, r3
 8001610:	4949      	ldr	r1, [pc, #292]	; (8001738 <MENU_draw+0x184>)
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	440b      	add	r3, r1
 800161c:	3324      	adds	r3, #36	; 0x24
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f001 fbcb 	bl	8002dbc <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(x + m, y + m, w - 2 * m, h - 2 * m);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	b29a      	uxth	r2, r3
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	b29b      	uxth	r3, r3
 800162e:	4413      	add	r3, r2
 8001630:	b298      	uxth	r0, r3
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	b29a      	uxth	r2, r3
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	b29b      	uxth	r3, r3
 800163a:	4413      	add	r3, r2
 800163c:	b299      	uxth	r1, r3
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	b29a      	uxth	r2, r3
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	b29b      	uxth	r3, r3
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	b29b      	uxth	r3, r3
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	b29c      	uxth	r4, r3
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	b29a      	uxth	r2, r3
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	b29b      	uxth	r3, r3
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	b29b      	uxth	r3, r3
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	b29b      	uxth	r3, r3
 800165e:	4622      	mov	r2, r4
 8001660:	f001 fdec 	bl	800323c <BSP_LCD_FillRect>
        BSP_LCD_SetBackColor(MENU_entry[i + offset].back_color);
 8001664:	6a3a      	ldr	r2, [r7, #32]
 8001666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001668:	441a      	add	r2, r3
 800166a:	4933      	ldr	r1, [pc, #204]	; (8001738 <MENU_draw+0x184>)
 800166c:	4613      	mov	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	440b      	add	r3, r1
 8001676:	3324      	adds	r3, #36	; 0x24
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f001 fbb6 	bl	8002dec <BSP_LCD_SetBackColor>
        BSP_LCD_SetTextColor(MENU_entry[i + offset].text_color);
 8001680:	6a3a      	ldr	r2, [r7, #32]
 8001682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001684:	441a      	add	r2, r3
 8001686:	492c      	ldr	r1, [pc, #176]	; (8001738 <MENU_draw+0x184>)
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	440b      	add	r3, r1
 8001692:	3320      	adds	r3, #32
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4618      	mov	r0, r3
 8001698:	f001 fb90 	bl	8002dbc <BSP_LCD_SetTextColor>
        BSP_LCD_DisplayStringAt(x + 3 * m, y + 3 * m,
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	461a      	mov	r2, r3
 80016a2:	0052      	lsls	r2, r2, #1
 80016a4:	4413      	add	r3, r2
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	4413      	add	r3, r2
 80016ae:	b298      	uxth	r0, r3
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	461a      	mov	r2, r3
 80016b6:	0052      	lsls	r2, r2, #1
 80016b8:	4413      	add	r3, r2
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	4413      	add	r3, r2
 80016c2:	b299      	uxth	r1, r3
                                (uint8_t*)MENU_entry[i + offset].line1,
 80016c4:	6a3a      	ldr	r2, [r7, #32]
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	441a      	add	r2, r3
 80016ca:	4613      	mov	r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	4a19      	ldr	r2, [pc, #100]	; (8001738 <MENU_draw+0x184>)
 80016d4:	441a      	add	r2, r3
        BSP_LCD_DisplayStringAt(x + 3 * m, y + 3 * m,
 80016d6:	2303      	movs	r3, #3
 80016d8:	f001 fc28 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                                LEFT_MODE);
        BSP_LCD_DisplayStringAt(x + 3 * m, y + h / 2,
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	461a      	mov	r2, r3
 80016e2:	0052      	lsls	r2, r2, #1
 80016e4:	4413      	add	r3, r2
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	4413      	add	r3, r2
 80016ee:	b298      	uxth	r0, r3
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	085b      	lsrs	r3, r3, #1
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	b299      	uxth	r1, r3
                                (uint8_t*)MENU_entry[i + offset].line2,
 80016fe:	6a3a      	ldr	r2, [r7, #32]
 8001700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001702:	441a      	add	r2, r3
 8001704:	4613      	mov	r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4413      	add	r3, r2
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	3310      	adds	r3, #16
 800170e:	4a0a      	ldr	r2, [pc, #40]	; (8001738 <MENU_draw+0x184>)
 8001710:	441a      	add	r2, r3
        BSP_LCD_DisplayStringAt(x + 3 * m, y + h / 2,
 8001712:	2303      	movs	r3, #3
 8001714:	f001 fc0a 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    for (uint32_t i = 0; i < MENU_NUM_OF_MENU_ELEM; i++) {
 8001718:	6a3b      	ldr	r3, [r7, #32]
 800171a:	3301      	adds	r3, #1
 800171c:	623b      	str	r3, [r7, #32]
 800171e:	6a3b      	ldr	r3, [r7, #32]
 8001720:	2b02      	cmp	r3, #2
 8001722:	f67f af6d 	bls.w	8001600 <MENU_draw+0x4c>
                                LEFT_MODE);
    }
}
 8001726:	bf00      	nop
 8001728:	bf00      	nop
 800172a:	372c      	adds	r7, #44	; 0x2c
 800172c:	46bd      	mov	sp, r7
 800172e:	bd90      	pop	{r4, r7, pc}
 8001730:	20000364 	.word	0x20000364
 8001734:	aaaaaaab 	.word	0xaaaaaaab
 8001738:	20000004 	.word	0x20000004

0800173c <MENU_Info>:

/** ***************************************************************************
 * @brief Show some information about the Cable-Monitor.
 *
 *****************************************************************************/
void MENU_Info(void) {
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f001 fb52 	bl	8002dec <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001748:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800174c:	f001 fb36 	bl	8002dbc <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font24);
 8001750:	4829      	ldr	r0, [pc, #164]	; (80017f8 <MENU_Info+0xbc>)
 8001752:	f001 fb65 	bl	8002e20 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 10, (uint8_t*)"Cable-Monitor", CENTER_MODE);
 8001756:	2301      	movs	r3, #1
 8001758:	4a28      	ldr	r2, [pc, #160]	; (80017fc <MENU_Info+0xc0>)
 800175a:	210a      	movs	r1, #10
 800175c:	2000      	movs	r0, #0
 800175e:	f001 fbe5 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_SetFont(&Font12);
 8001762:	4827      	ldr	r0, [pc, #156]	; (8001800 <MENU_Info+0xc4>)
 8001764:	f001 fb5c 	bl	8002e20 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 30, (uint8_t*)"by Alejandro & Timo",
 8001768:	2301      	movs	r3, #1
 800176a:	4a26      	ldr	r2, [pc, #152]	; (8001804 <MENU_Info+0xc8>)
 800176c:	211e      	movs	r1, #30
 800176e:	2000      	movs	r0, #0
 8001770:	f001 fbdc 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                            CENTER_MODE);
    BSP_LCD_SetFont(&Font16);
 8001774:	4824      	ldr	r0, [pc, #144]	; (8001808 <MENU_Info+0xcc>)
 8001776:	f001 fb53 	bl	8002e20 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(5, 60, (uint8_t*)"1. Touch a menu item", LEFT_MODE);
 800177a:	2303      	movs	r3, #3
 800177c:	4a23      	ldr	r2, [pc, #140]	; (800180c <MENU_Info+0xd0>)
 800177e:	213c      	movs	r1, #60	; 0x3c
 8001780:	2005      	movs	r0, #5
 8001782:	f001 fbd3 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 80, (uint8_t*)"to start a cable", LEFT_MODE);
 8001786:	2303      	movs	r3, #3
 8001788:	4a21      	ldr	r2, [pc, #132]	; (8001810 <MENU_Info+0xd4>)
 800178a:	2150      	movs	r1, #80	; 0x50
 800178c:	2005      	movs	r0, #5
 800178e:	f001 fbcd 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 100, (uint8_t*)"measurement:", LEFT_MODE);
 8001792:	2303      	movs	r3, #3
 8001794:	4a1f      	ldr	r2, [pc, #124]	; (8001814 <MENU_Info+0xd8>)
 8001796:	2164      	movs	r1, #100	; 0x64
 8001798:	2005      	movs	r0, #5
 800179a:	f001 fbc7 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 120, (uint8_t*)"Single or Accurate.", LEFT_MODE);
 800179e:	2303      	movs	r3, #3
 80017a0:	4a1d      	ldr	r2, [pc, #116]	; (8001818 <MENU_Info+0xdc>)
 80017a2:	2178      	movs	r1, #120	; 0x78
 80017a4:	2005      	movs	r0, #5
 80017a6:	f001 fbc1 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 150, (uint8_t*)"Version: 01.00", LEFT_MODE);
 80017aa:	2303      	movs	r3, #3
 80017ac:	4a1b      	ldr	r2, [pc, #108]	; (800181c <MENU_Info+0xe0>)
 80017ae:	2196      	movs	r1, #150	; 0x96
 80017b0:	2005      	movs	r0, #5
 80017b2:	f001 fbbb 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 170, (uint8_t*)"Data: 17.12.2023", LEFT_MODE);
 80017b6:	2303      	movs	r3, #3
 80017b8:	4a19      	ldr	r2, [pc, #100]	; (8001820 <MENU_Info+0xe4>)
 80017ba:	21aa      	movs	r1, #170	; 0xaa
 80017bc:	2005      	movs	r0, #5
 80017be:	f001 fbb5 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 190, (uint8_t*)"Authors: Horvat, Wey",
 80017c2:	2303      	movs	r3, #3
 80017c4:	4a17      	ldr	r2, [pc, #92]	; (8001824 <MENU_Info+0xe8>)
 80017c6:	21be      	movs	r1, #190	; 0xbe
 80017c8:	2005      	movs	r0, #5
 80017ca:	f001 fbaf 	bl	8002f2c <BSP_LCD_DisplayStringAt>
                            LEFT_MODE);
    BSP_LCD_DisplayStringAt(5, 210, (uint8_t*)"Modul: ET.PM3 ZHAW", LEFT_MODE);
 80017ce:	2303      	movs	r3, #3
 80017d0:	4a15      	ldr	r2, [pc, #84]	; (8001828 <MENU_Info+0xec>)
 80017d2:	21d2      	movs	r1, #210	; 0xd2
 80017d4:	2005      	movs	r0, #5
 80017d6:	f001 fba9 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 230, (uint8_t*)"Lecturers: Matic &", LEFT_MODE);
 80017da:	2303      	movs	r3, #3
 80017dc:	4a13      	ldr	r2, [pc, #76]	; (800182c <MENU_Info+0xf0>)
 80017de:	21e6      	movs	r1, #230	; 0xe6
 80017e0:	2005      	movs	r0, #5
 80017e2:	f001 fba3 	bl	8002f2c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(5, 250, (uint8_t*)"Ehrensperger", LEFT_MODE);
 80017e6:	2303      	movs	r3, #3
 80017e8:	4a11      	ldr	r2, [pc, #68]	; (8001830 <MENU_Info+0xf4>)
 80017ea:	21fa      	movs	r1, #250	; 0xfa
 80017ec:	2005      	movs	r0, #5
 80017ee:	f001 fb9d 	bl	8002f2c <BSP_LCD_DisplayStringAt>
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	2000034c 	.word	0x2000034c
 80017fc:	08009db4 	.word	0x08009db4
 8001800:	20000364 	.word	0x20000364
 8001804:	08009dc4 	.word	0x08009dc4
 8001808:	2000035c 	.word	0x2000035c
 800180c:	08009dd8 	.word	0x08009dd8
 8001810:	08009df0 	.word	0x08009df0
 8001814:	08009e04 	.word	0x08009e04
 8001818:	08009e14 	.word	0x08009e14
 800181c:	08009e28 	.word	0x08009e28
 8001820:	08009e38 	.word	0x08009e38
 8001824:	08009e4c 	.word	0x08009e4c
 8001828:	08009e64 	.word	0x08009e64
 800182c:	08009e78 	.word	0x08009e78
 8001830:	08009e8c 	.word	0x08009e8c

08001834 <MENU_check_transition>:
 * the variable MENU_transition is set to the touched item.
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
static void MENU_check_transition(MENU_type_t type) {
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	71fb      	strb	r3, [r7, #7]
    static MENU_item_t item_old = MENU_NONE;
    static MENU_item_t item_new = MENU_NONE;
    static TS_StateTypeDef TS_State;  // State of the touch controller
    uint32_t offset = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
    BSP_TS_GetState(&TS_State);  // Get the state
 8001842:	482d      	ldr	r0, [pc, #180]	; (80018f8 <MENU_check_transition+0xc4>)
 8001844:	f002 f9b0 	bl	8003ba8 <BSP_TS_GetState>
#ifdef EVAL_REV_E
    /* Evalboard revision E (blue) has an inverted y-axis in the touch
     * controller */
    TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;  // Invert the y-axis
 8001848:	f001 fa38 	bl	8002cbc <BSP_LCD_GetYSize>
 800184c:	4603      	mov	r3, r0
 800184e:	b29a      	uxth	r2, r3
 8001850:	4b29      	ldr	r3, [pc, #164]	; (80018f8 <MENU_check_transition+0xc4>)
 8001852:	889b      	ldrh	r3, [r3, #4]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	b29a      	uxth	r2, r3
 8001858:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <MENU_check_transition+0xc4>)
 800185a:	809a      	strh	r2, [r3, #4]
#endif
    if (TS_State.TouchDetected) {  // If a touch was detected
 800185c:	4b26      	ldr	r3, [pc, #152]	; (80018f8 <MENU_check_transition+0xc4>)
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d045      	beq.n	80018f0 <MENU_check_transition+0xbc>
        /* Do only if last transition not pending anymore */
        if (MENU_NONE == MENU_transition) {
 8001864:	4b25      	ldr	r3, [pc, #148]	; (80018fc <MENU_check_transition+0xc8>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b15      	cmp	r3, #21
 800186a:	d141      	bne.n	80018f0 <MENU_check_transition+0xbc>
            item_old = item_new;  // Store old item
 800186c:	4b24      	ldr	r3, [pc, #144]	; (8001900 <MENU_check_transition+0xcc>)
 800186e:	781a      	ldrb	r2, [r3, #0]
 8001870:	4b24      	ldr	r3, [pc, #144]	; (8001904 <MENU_check_transition+0xd0>)
 8001872:	701a      	strb	r2, [r3, #0]
            /* If touched within the menu bar? */
            if ((MENU_Y < TS_State.Y) && (MENU_Y + MENU_HEIGHT > TS_State.Y)) {
 8001874:	f001 fa22 	bl	8002cbc <BSP_LCD_GetYSize>
 8001878:	4603      	mov	r3, r0
 800187a:	3b28      	subs	r3, #40	; 0x28
 800187c:	4a1e      	ldr	r2, [pc, #120]	; (80018f8 <MENU_check_transition+0xc4>)
 800187e:	8892      	ldrh	r2, [r2, #4]
 8001880:	4293      	cmp	r3, r2
 8001882:	d235      	bcs.n	80018f0 <MENU_check_transition+0xbc>
 8001884:	f001 fa1a 	bl	8002cbc <BSP_LCD_GetYSize>
 8001888:	4603      	mov	r3, r0
 800188a:	4a1b      	ldr	r2, [pc, #108]	; (80018f8 <MENU_check_transition+0xc4>)
 800188c:	8892      	ldrh	r2, [r2, #4]
 800188e:	4293      	cmp	r3, r2
 8001890:	d92e      	bls.n	80018f0 <MENU_check_transition+0xbc>
                if (type < MENU_NUM_OF_DIFF_MENU) {
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	2b05      	cmp	r3, #5
 8001896:	d804      	bhi.n	80018a2 <MENU_check_transition+0x6e>
                    offset = type * MENU_NUM_OF_MENU_ELEM;  // calculate the
 8001898:	79fa      	ldrb	r2, [r7, #7]
 800189a:	4613      	mov	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
                                                            // menu
                }
                item_new = (TS_State.X  // Calculate new item
 80018a2:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MENU_check_transition+0xc4>)
 80018a4:	885b      	ldrh	r3, [r3, #2]
 80018a6:	461c      	mov	r4, r3
                            / (BSP_LCD_GetXSize() / MENU_NUM_OF_MENU_ELEM)) +
 80018a8:	f001 f9fc 	bl	8002ca4 <BSP_LCD_GetXSize>
 80018ac:	4603      	mov	r3, r0
 80018ae:	4a16      	ldr	r2, [pc, #88]	; (8001908 <MENU_check_transition+0xd4>)
 80018b0:	fba2 2303 	umull	r2, r3, r2, r3
 80018b4:	085b      	lsrs	r3, r3, #1
 80018b6:	fbb4 f3f3 	udiv	r3, r4, r3
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	4413      	add	r3, r2
 80018c2:	b2da      	uxtb	r2, r3
                item_new = (TS_State.X  // Calculate new item
 80018c4:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MENU_check_transition+0xcc>)
 80018c6:	701a      	strb	r2, [r3, #0]
                           offset;
                if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 80018c8:	4b0d      	ldr	r3, [pc, #52]	; (8001900 <MENU_check_transition+0xcc>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b11      	cmp	r3, #17
 80018ce:	d902      	bls.n	80018d6 <MENU_check_transition+0xa2>
                    item_new = MENU_NONE;  // Out of bounds
 80018d0:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <MENU_check_transition+0xcc>)
 80018d2:	2215      	movs	r2, #21
 80018d4:	701a      	strb	r2, [r3, #0]
                }
                if (item_new == item_old) {  // 2 times the same menu item
 80018d6:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <MENU_check_transition+0xcc>)
 80018d8:	781a      	ldrb	r2, [r3, #0]
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <MENU_check_transition+0xd0>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d106      	bne.n	80018f0 <MENU_check_transition+0xbc>
                    item_new = MENU_NONE;
 80018e2:	4b07      	ldr	r3, [pc, #28]	; (8001900 <MENU_check_transition+0xcc>)
 80018e4:	2215      	movs	r2, #21
 80018e6:	701a      	strb	r2, [r3, #0]
                    MENU_transition = item_old;
 80018e8:	4b06      	ldr	r3, [pc, #24]	; (8001904 <MENU_check_transition+0xd0>)
 80018ea:	781a      	ldrb	r2, [r3, #0]
 80018ec:	4b03      	ldr	r3, [pc, #12]	; (80018fc <MENU_check_transition+0xc8>)
 80018ee:	701a      	strb	r2, [r3, #0]
                }
            }
        }
    }
}
 80018f0:	bf00      	nop
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd90      	pop	{r4, r7, pc}
 80018f8:	200007e8 	.word	0x200007e8
 80018fc:	20000000 	.word	0x20000000
 8001900:	200002d4 	.word	0x200002d4
 8001904:	200002d5 	.word	0x200002d5
 8001908:	aaaaaaab 	.word	0xaaaaaaab

0800190c <EXTI15_10_IRQHandler>:
 * @n Call MENU_check_transition() from the while loop in main for polling.
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void) {
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR15) {   // Check if interrupt on touchscreen
 8001910:	4b0e      	ldr	r3, [pc, #56]	; (800194c <EXTI15_10_IRQHandler+0x40>)
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d015      	beq.n	8001948 <EXTI15_10_IRQHandler+0x3c>
        EXTI->PR |= EXTI_PR_PR15;    // Clear pending interrupt on line 15
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <EXTI15_10_IRQHandler+0x40>)
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	4a0a      	ldr	r2, [pc, #40]	; (800194c <EXTI15_10_IRQHandler+0x40>)
 8001922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001926:	6153      	str	r3, [r2, #20]
        if (BSP_TS_ITGetStatus()) {  // Get interrupt status
 8001928:	f002 f932 	bl	8003b90 <BSP_TS_ITGetStatus>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d004      	beq.n	800193c <EXTI15_10_IRQHandler+0x30>
            BSP_TS_ITClear();        // Clear touchscreen controller int.
 8001932:	f002 f9eb 	bl	8003d0c <BSP_TS_ITClear>
            MENU_check_transition(MENU_NONE);
 8001936:	2015      	movs	r0, #21
 8001938:	f7ff ff7c 	bl	8001834 <MENU_check_transition>
        }
        EXTI->PR |= EXTI_PR_PR15;  // Clear pending interrupt on line 15
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <EXTI15_10_IRQHandler+0x40>)
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	4a02      	ldr	r2, [pc, #8]	; (800194c <EXTI15_10_IRQHandler+0x40>)
 8001942:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001946:	6153      	str	r3, [r2, #20]
    }
}
 8001948:	bf00      	nop
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40013c00 	.word	0x40013c00

08001950 <__NVIC_EnableIRQ>:
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800195a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195e:	2b00      	cmp	r3, #0
 8001960:	db0b      	blt.n	800197a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	f003 021f 	and.w	r2, r3, #31
 8001968:	4907      	ldr	r1, [pc, #28]	; (8001988 <__NVIC_EnableIRQ+0x38>)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	095b      	lsrs	r3, r3, #5
 8001970:	2001      	movs	r0, #1
 8001972:	fa00 f202 	lsl.w	r2, r0, r2
 8001976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000e100 	.word	0xe000e100

0800198c <__NVIC_ClearPendingIRQ>:
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199a:	2b00      	cmp	r3, #0
 800199c:	db0c      	blt.n	80019b8 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	f003 021f 	and.w	r2, r3, #31
 80019a4:	4907      	ldr	r1, [pc, #28]	; (80019c4 <__NVIC_ClearPendingIRQ+0x38>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	095b      	lsrs	r3, r3, #5
 80019ac:	2001      	movs	r0, #1
 80019ae:	fa00 f202 	lsl.w	r2, r0, r2
 80019b2:	3360      	adds	r3, #96	; 0x60
 80019b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100

080019c8 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80019ce:	2300      	movs	r3, #0
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <PB_init+0x38>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <PB_init+0x38>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <PB_init+0x38>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <PB_init+0x3c>)
 80019ec:	4a05      	ldr	r2, [pc, #20]	; (8001a04 <PB_init+0x3c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6013      	str	r3, [r2, #0]
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020000 	.word	0x40020000

08001a08 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 8001a0e:	2300      	movs	r3, #0
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <PB_enableIRQ+0x58>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a16:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <PB_enableIRQ+0x58>)
 8001a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <PB_enableIRQ+0x58>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <PB_enableIRQ+0x5c>)
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	; (8001a64 <PB_enableIRQ+0x5c>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <PB_enableIRQ+0x60>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	4a0c      	ldr	r2, [pc, #48]	; (8001a68 <PB_enableIRQ+0x60>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <PB_enableIRQ+0x60>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a09      	ldr	r2, [pc, #36]	; (8001a68 <PB_enableIRQ+0x60>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 8001a4a:	2006      	movs	r0, #6
 8001a4c:	f7ff ff9e 	bl	800198c <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8001a50:	2006      	movs	r0, #6
 8001a52:	f7ff ff7d 	bl	8001950 <__NVIC_EnableIRQ>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40013800 	.word	0x40013800
 8001a68:	40013c00 	.word	0x40013c00

08001a6c <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8001a70:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <EXTI0_IRQHandler+0x2c>)
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d008      	beq.n	8001a8e <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <EXTI0_IRQHandler+0x2c>)
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	4a05      	ldr	r2, [pc, #20]	; (8001a98 <EXTI0_IRQHandler+0x2c>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <EXTI0_IRQHandler+0x30>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	701a      	strb	r2, [r3, #0]
	}
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	40013c00 	.word	0x40013c00
 8001a9c:	200007f0 	.word	0x200007f0

08001aa0 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 8001ab2:	e7fe      	b.n	8001ab2 <HardFault_Handler+0x4>

08001ab4 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <MemManage_Handler+0x4>

08001aba <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 8001abe:	e7fe      	b.n	8001abe <BusFault_Handler+0x4>

08001ac0 <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <UsageFault_Handler+0x4>

08001ac6 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001af4:	f002 f970 	bl	8003dd8 <HAL_IncTick>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b00:	4b16      	ldr	r3, [pc, #88]	; (8001b5c <SystemInit+0x60>)
 8001b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b06:	4a15      	ldr	r2, [pc, #84]	; (8001b5c <SystemInit+0x60>)
 8001b08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001b10:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <SystemInit+0x64>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a12      	ldr	r2, [pc, #72]	; (8001b60 <SystemInit+0x64>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b1c:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <SystemInit+0x64>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <SystemInit+0x64>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a0e      	ldr	r2, [pc, #56]	; (8001b60 <SystemInit+0x64>)
 8001b28:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001b32:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <SystemInit+0x64>)
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <SystemInit+0x68>)
 8001b36:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001b38:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <SystemInit+0x64>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a08      	ldr	r2, [pc, #32]	; (8001b60 <SystemInit+0x64>)
 8001b3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <SystemInit+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b4a:	4b04      	ldr	r3, [pc, #16]	; (8001b5c <SystemInit+0x60>)
 8001b4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b50:	609a      	str	r2, [r3, #8]
#endif
}
 8001b52:	bf00      	nop
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000ed00 	.word	0xe000ed00
 8001b60:	40023800 	.word	0x40023800
 8001b64:	24003010 	.word	0x24003010

08001b68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001b68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ba0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b6e:	e003      	b.n	8001b78 <LoopCopyDataInit>

08001b70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b70:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b76:	3104      	adds	r1, #4

08001b78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b78:	480b      	ldr	r0, [pc, #44]	; (8001ba8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b80:	d3f6      	bcc.n	8001b70 <CopyDataInit>
  ldr  r2, =_sbss
 8001b82:	4a0b      	ldr	r2, [pc, #44]	; (8001bb0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b84:	e002      	b.n	8001b8c <LoopFillZerobss>

08001b86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b88:	f842 3b04 	str.w	r3, [r2], #4

08001b8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b8c:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b90:	d3f9      	bcc.n	8001b86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b92:	f7ff ffb3 	bl	8001afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b96:	f007 fbc3 	bl	8009320 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b9a:	f7fe fe6b 	bl	8000874 <main>
  bx  lr    
 8001b9e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001ba0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001ba4:	08020d68 	.word	0x08020d68
  ldr  r0, =_sdata
 8001ba8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001bac:	200003c8 	.word	0x200003c8
  ldr  r2, =_sbss
 8001bb0:	200003c8 	.word	0x200003c8
  ldr  r3, = _ebss
 8001bb4:	20000c04 	.word	0x20000c04

08001bb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC_IRQHandler>

08001bba <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001bbe:	f000 feb9 	bl	8002934 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001bc2:	20ca      	movs	r0, #202	; 0xca
 8001bc4:	f000 f95d 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001bc8:	20c3      	movs	r0, #195	; 0xc3
 8001bca:	f000 f967 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001bce:	2008      	movs	r0, #8
 8001bd0:	f000 f964 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001bd4:	2050      	movs	r0, #80	; 0x50
 8001bd6:	f000 f961 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001bda:	20cf      	movs	r0, #207	; 0xcf
 8001bdc:	f000 f951 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001be0:	2000      	movs	r0, #0
 8001be2:	f000 f95b 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001be6:	20c1      	movs	r0, #193	; 0xc1
 8001be8:	f000 f958 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001bec:	2030      	movs	r0, #48	; 0x30
 8001bee:	f000 f955 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001bf2:	20ed      	movs	r0, #237	; 0xed
 8001bf4:	f000 f945 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001bf8:	2064      	movs	r0, #100	; 0x64
 8001bfa:	f000 f94f 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001bfe:	2003      	movs	r0, #3
 8001c00:	f000 f94c 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001c04:	2012      	movs	r0, #18
 8001c06:	f000 f949 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001c0a:	2081      	movs	r0, #129	; 0x81
 8001c0c:	f000 f946 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001c10:	20e8      	movs	r0, #232	; 0xe8
 8001c12:	f000 f936 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001c16:	2085      	movs	r0, #133	; 0x85
 8001c18:	f000 f940 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f000 f93d 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001c22:	2078      	movs	r0, #120	; 0x78
 8001c24:	f000 f93a 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001c28:	20cb      	movs	r0, #203	; 0xcb
 8001c2a:	f000 f92a 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001c2e:	2039      	movs	r0, #57	; 0x39
 8001c30:	f000 f934 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001c34:	202c      	movs	r0, #44	; 0x2c
 8001c36:	f000 f931 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f000 f92e 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001c40:	2034      	movs	r0, #52	; 0x34
 8001c42:	f000 f92b 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001c46:	2002      	movs	r0, #2
 8001c48:	f000 f928 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001c4c:	20f7      	movs	r0, #247	; 0xf7
 8001c4e:	f000 f918 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001c52:	2020      	movs	r0, #32
 8001c54:	f000 f922 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001c58:	20ea      	movs	r0, #234	; 0xea
 8001c5a:	f000 f912 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f000 f91c 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c64:	2000      	movs	r0, #0
 8001c66:	f000 f919 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001c6a:	20b1      	movs	r0, #177	; 0xb1
 8001c6c:	f000 f909 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c70:	2000      	movs	r0, #0
 8001c72:	f000 f913 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001c76:	201b      	movs	r0, #27
 8001c78:	f000 f910 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001c7c:	20b6      	movs	r0, #182	; 0xb6
 8001c7e:	f000 f900 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001c82:	200a      	movs	r0, #10
 8001c84:	f000 f90a 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001c88:	20a2      	movs	r0, #162	; 0xa2
 8001c8a:	f000 f907 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001c8e:	20c0      	movs	r0, #192	; 0xc0
 8001c90:	f000 f8f7 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001c94:	2010      	movs	r0, #16
 8001c96:	f000 f901 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001c9a:	20c1      	movs	r0, #193	; 0xc1
 8001c9c:	f000 f8f1 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001ca0:	2010      	movs	r0, #16
 8001ca2:	f000 f8fb 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001ca6:	20c5      	movs	r0, #197	; 0xc5
 8001ca8:	f000 f8eb 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001cac:	2045      	movs	r0, #69	; 0x45
 8001cae:	f000 f8f5 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001cb2:	2015      	movs	r0, #21
 8001cb4:	f000 f8f2 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001cb8:	20c7      	movs	r0, #199	; 0xc7
 8001cba:	f000 f8e2 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001cbe:	2090      	movs	r0, #144	; 0x90
 8001cc0:	f000 f8ec 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001cc4:	2036      	movs	r0, #54	; 0x36
 8001cc6:	f000 f8dc 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001cca:	20c8      	movs	r0, #200	; 0xc8
 8001ccc:	f000 f8e6 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001cd0:	20f2      	movs	r0, #242	; 0xf2
 8001cd2:	f000 f8d6 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f000 f8e0 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001cdc:	20b0      	movs	r0, #176	; 0xb0
 8001cde:	f000 f8d0 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001ce2:	20c2      	movs	r0, #194	; 0xc2
 8001ce4:	f000 f8da 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001ce8:	20b6      	movs	r0, #182	; 0xb6
 8001cea:	f000 f8ca 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001cee:	200a      	movs	r0, #10
 8001cf0:	f000 f8d4 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001cf4:	20a7      	movs	r0, #167	; 0xa7
 8001cf6:	f000 f8d1 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001cfa:	2027      	movs	r0, #39	; 0x27
 8001cfc:	f000 f8ce 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001d00:	2004      	movs	r0, #4
 8001d02:	f000 f8cb 	bl	8001e9c <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001d06:	202a      	movs	r0, #42	; 0x2a
 8001d08:	f000 f8bb 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f000 f8c5 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f000 f8c2 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f000 f8bf 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001d1e:	20ef      	movs	r0, #239	; 0xef
 8001d20:	f000 f8bc 	bl	8001e9c <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001d24:	202b      	movs	r0, #43	; 0x2b
 8001d26:	f000 f8ac 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f000 f8b6 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d30:	2000      	movs	r0, #0
 8001d32:	f000 f8b3 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001d36:	2001      	movs	r0, #1
 8001d38:	f000 f8b0 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001d3c:	203f      	movs	r0, #63	; 0x3f
 8001d3e:	f000 f8ad 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001d42:	20f6      	movs	r0, #246	; 0xf6
 8001d44:	f000 f89d 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001d48:	2001      	movs	r0, #1
 8001d4a:	f000 f8a7 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f000 f8a4 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001d54:	2006      	movs	r0, #6
 8001d56:	f000 f8a1 	bl	8001e9c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001d5a:	202c      	movs	r0, #44	; 0x2c
 8001d5c:	f000 f891 	bl	8001e82 <ili9341_WriteReg>
  LCD_Delay(200);
 8001d60:	20c8      	movs	r0, #200	; 0xc8
 8001d62:	f000 fed5 	bl	8002b10 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001d66:	2026      	movs	r0, #38	; 0x26
 8001d68:	f000 f88b 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	f000 f895 	bl	8001e9c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001d72:	20e0      	movs	r0, #224	; 0xe0
 8001d74:	f000 f885 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001d78:	200f      	movs	r0, #15
 8001d7a:	f000 f88f 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001d7e:	2029      	movs	r0, #41	; 0x29
 8001d80:	f000 f88c 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001d84:	2024      	movs	r0, #36	; 0x24
 8001d86:	f000 f889 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001d8a:	200c      	movs	r0, #12
 8001d8c:	f000 f886 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001d90:	200e      	movs	r0, #14
 8001d92:	f000 f883 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001d96:	2009      	movs	r0, #9
 8001d98:	f000 f880 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001d9c:	204e      	movs	r0, #78	; 0x4e
 8001d9e:	f000 f87d 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001da2:	2078      	movs	r0, #120	; 0x78
 8001da4:	f000 f87a 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001da8:	203c      	movs	r0, #60	; 0x3c
 8001daa:	f000 f877 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001dae:	2009      	movs	r0, #9
 8001db0:	f000 f874 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001db4:	2013      	movs	r0, #19
 8001db6:	f000 f871 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001dba:	2005      	movs	r0, #5
 8001dbc:	f000 f86e 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001dc0:	2017      	movs	r0, #23
 8001dc2:	f000 f86b 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001dc6:	2011      	movs	r0, #17
 8001dc8:	f000 f868 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f000 f865 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001dd2:	20e1      	movs	r0, #225	; 0xe1
 8001dd4:	f000 f855 	bl	8001e82 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f000 f85f 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001dde:	2016      	movs	r0, #22
 8001de0:	f000 f85c 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001de4:	201b      	movs	r0, #27
 8001de6:	f000 f859 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001dea:	2004      	movs	r0, #4
 8001dec:	f000 f856 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001df0:	2011      	movs	r0, #17
 8001df2:	f000 f853 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001df6:	2007      	movs	r0, #7
 8001df8:	f000 f850 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001dfc:	2031      	movs	r0, #49	; 0x31
 8001dfe:	f000 f84d 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001e02:	2033      	movs	r0, #51	; 0x33
 8001e04:	f000 f84a 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001e08:	2042      	movs	r0, #66	; 0x42
 8001e0a:	f000 f847 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001e0e:	2005      	movs	r0, #5
 8001e10:	f000 f844 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001e14:	200c      	movs	r0, #12
 8001e16:	f000 f841 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001e1a:	200a      	movs	r0, #10
 8001e1c:	f000 f83e 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001e20:	2028      	movs	r0, #40	; 0x28
 8001e22:	f000 f83b 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001e26:	202f      	movs	r0, #47	; 0x2f
 8001e28:	f000 f838 	bl	8001e9c <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001e2c:	200f      	movs	r0, #15
 8001e2e:	f000 f835 	bl	8001e9c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001e32:	2011      	movs	r0, #17
 8001e34:	f000 f825 	bl	8001e82 <ili9341_WriteReg>
  LCD_Delay(200);
 8001e38:	20c8      	movs	r0, #200	; 0xc8
 8001e3a:	f000 fe69 	bl	8002b10 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001e3e:	2029      	movs	r0, #41	; 0x29
 8001e40:	f000 f81f 	bl	8001e82 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001e44:	202c      	movs	r0, #44	; 0x2c
 8001e46:	f000 f81c 	bl	8001e82 <ili9341_WriteReg>
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001e52:	f000 fd6f 	bl	8002934 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001e56:	2103      	movs	r1, #3
 8001e58:	20d3      	movs	r0, #211	; 0xd3
 8001e5a:	f000 f82c 	bl	8001eb6 <ili9341_ReadData>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29b      	uxth	r3, r3
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001e6a:	2029      	movs	r0, #41	; 0x29
 8001e6c:	f000 f809 	bl	8001e82 <ili9341_WriteReg>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001e78:	2028      	movs	r0, #40	; 0x28
 8001e7a:	f000 f802 	bl	8001e82 <ili9341_WriteReg>
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b082      	sub	sp, #8
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 fdea 	bl	8002a68 <LCD_IO_WriteReg>
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 fdbb 	bl	8002a24 <LCD_IO_WriteData>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	460a      	mov	r2, r1
 8001ec0:	80fb      	strh	r3, [r7, #6]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001ec6:	797a      	ldrb	r2, [r7, #5]
 8001ec8:	88fb      	ldrh	r3, [r7, #6]
 8001eca:	4611      	mov	r1, r2
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f000 fded 	bl	8002aac <LCD_IO_ReadData>
 8001ed2:	4603      	mov	r3, r0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001ee0:	23f0      	movs	r3, #240	; 0xf0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001ef0:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f000 fa59 	bl	80023c4 <stmpe811_GetInstance>
 8001f12:	4603      	mov	r3, r0
 8001f14:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8001f16:	7bfb      	ldrb	r3, [r7, #15]
 8001f18:	2bff      	cmp	r3, #255	; 0xff
 8001f1a:	d112      	bne.n	8001f42 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f000 fa51 	bl	80023c4 <stmpe811_GetInstance>
 8001f22:	4603      	mov	r3, r0
 8001f24:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8001f26:	7bbb      	ldrb	r3, [r7, #14]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d80a      	bhi.n	8001f42 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8001f2c:	7bbb      	ldrb	r3, [r7, #14]
 8001f2e:	88fa      	ldrh	r2, [r7, #6]
 8001f30:	b2d1      	uxtb	r1, r2
 8001f32:	4a06      	ldr	r2, [pc, #24]	; (8001f4c <stmpe811_Init+0x4c>)
 8001f34:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8001f36:	f000 fdf6 	bl	8002b26 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f000 f807 	bl	8001f50 <stmpe811_Reset>
    }
  }
}
 8001f42:	bf00      	nop
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200007f4 	.word	0x200007f4

08001f50 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8001f5a:	88fb      	ldrh	r3, [r7, #6]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2202      	movs	r2, #2
 8001f60:	2103      	movs	r1, #3
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 fdeb 	bl	8002b3e <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8001f68:	200a      	movs	r0, #10
 8001f6a:	f000 fe25 	bl	8002bb8 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8001f6e:	88fb      	ldrh	r3, [r7, #6]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2200      	movs	r2, #0
 8001f74:	2103      	movs	r1, #3
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 fde1 	bl	8002b3e <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8001f7c:	2002      	movs	r0, #2
 8001f7e:	f000 fe1b 	bl	8002bb8 <IOE_Delay>
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8001f8a:	b590      	push	{r4, r7, lr}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4603      	mov	r3, r0
 8001f92:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8001f94:	f000 fdc7 	bl	8002b26 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 fde0 	bl	8002b64 <IOE_Read>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	021b      	lsls	r3, r3, #8
 8001fa8:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2101      	movs	r1, #1
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 fdd7 	bl	8002b64 <IOE_Read>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001fba:	4323      	orrs	r3, r4
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	b29b      	uxth	r3, r3
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd90      	pop	{r4, r7, pc}

08001fc8 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001fd6:	88fb      	ldrh	r3, [r7, #6]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2109      	movs	r1, #9
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f000 fdc1 	bl	8002b64 <IOE_Read>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8001fee:	88fb      	ldrh	r3, [r7, #6]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	7bfa      	ldrb	r2, [r7, #15]
 8001ff4:	2109      	movs	r1, #9
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fda1 	bl	8002b3e <IOE_Write>
}
 8001ffc:	bf00      	nop
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002012:	88fb      	ldrh	r3, [r7, #6]
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2109      	movs	r1, #9
 8002018:	4618      	mov	r0, r3
 800201a:	f000 fda3 	bl	8002b64 <IOE_Read>
 800201e:	4603      	mov	r3, r0
 8002020:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	f023 0301 	bic.w	r3, r3, #1
 8002028:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	2109      	movs	r1, #9
 8002032:	4618      	mov	r0, r3
 8002034:	f000 fd83 	bl	8002b3e <IOE_Write>
    
}
 8002038:	bf00      	nop
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	460a      	mov	r2, r1
 800204a:	80fb      	strh	r3, [r7, #6]
 800204c:	4613      	mov	r3, r2
 800204e:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002054:	88fb      	ldrh	r3, [r7, #6]
 8002056:	b2db      	uxtb	r3, r3
 8002058:	210a      	movs	r1, #10
 800205a:	4618      	mov	r0, r3
 800205c:	f000 fd82 	bl	8002b64 <IOE_Read>
 8002060:	4603      	mov	r3, r0
 8002062:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	797b      	ldrb	r3, [r7, #5]
 8002068:	4313      	orrs	r3, r2
 800206a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 800206c:	88fb      	ldrh	r3, [r7, #6]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	7bfa      	ldrb	r2, [r7, #15]
 8002072:	210a      	movs	r1, #10
 8002074:	4618      	mov	r0, r3
 8002076:	f000 fd62 	bl	8002b3e <IOE_Write>
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	460a      	mov	r2, r1
 800208c:	80fb      	strh	r3, [r7, #6]
 800208e:	4613      	mov	r3, r2
 8002090:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002096:	88fb      	ldrh	r3, [r7, #6]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	210a      	movs	r1, #10
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fd61 	bl	8002b64 <IOE_Read>
 80020a2:	4603      	mov	r3, r0
 80020a4:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 80020a6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80020aa:	43db      	mvns	r3, r3
 80020ac:	b25a      	sxtb	r2, r3
 80020ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020b2:	4013      	ands	r3, r2
 80020b4:	b25b      	sxtb	r3, r3
 80020b6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	7bfa      	ldrb	r2, [r7, #15]
 80020be:	210a      	movs	r1, #10
 80020c0:	4618      	mov	r0, r3
 80020c2:	f000 fd3c 	bl	8002b3e <IOE_Write>
}
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	460a      	mov	r2, r1
 80020d8:	80fb      	strh	r3, [r7, #6]
 80020da:	4613      	mov	r3, r2
 80020dc:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 80020de:	88fb      	ldrh	r3, [r7, #6]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	210b      	movs	r1, #11
 80020e4:	4618      	mov	r0, r3
 80020e6:	f000 fd3d 	bl	8002b64 <IOE_Read>
 80020ea:	4603      	mov	r3, r0
 80020ec:	461a      	mov	r2, r3
 80020ee:	797b      	ldrb	r3, [r7, #5]
 80020f0:	4013      	ands	r3, r2
 80020f2:	b2db      	uxtb	r3, r3
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	460a      	mov	r2, r1
 8002106:	80fb      	strh	r3, [r7, #6]
 8002108:	4613      	mov	r3, r2
 800210a:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	b2db      	uxtb	r3, r3
 8002110:	797a      	ldrb	r2, [r7, #5]
 8002112:	210b      	movs	r1, #11
 8002114:	4618      	mov	r0, r3
 8002116:	f000 fd12 	bl	8002b3e <IOE_Write>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b084      	sub	sp, #16
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	6039      	str	r1, [r7, #0]
 800212c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002132:	88fb      	ldrh	r3, [r7, #6]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2117      	movs	r1, #23
 8002138:	4618      	mov	r0, r3
 800213a:	f000 fd13 	bl	8002b64 <IOE_Read>
 800213e:	4603      	mov	r3, r0
 8002140:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b25b      	sxtb	r3, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	b25a      	sxtb	r2, r3
 800214a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800214e:	4013      	ands	r3, r2
 8002150:	b25b      	sxtb	r3, r3
 8002152:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002154:	88fb      	ldrh	r3, [r7, #6]
 8002156:	b2db      	uxtb	r3, r3
 8002158:	7bfa      	ldrb	r2, [r7, #15]
 800215a:	2117      	movs	r1, #23
 800215c:	4618      	mov	r0, r3
 800215e:	f000 fcee 	bl	8002b3e <IOE_Write>
}
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b084      	sub	sp, #16
 800216e:	af00      	add	r7, sp, #0
 8002170:	4603      	mov	r3, r0
 8002172:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2104      	movs	r1, #4
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fcf2 	bl	8002b64 <IOE_Read>
 8002180:	4603      	mov	r3, r0
 8002182:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	f023 0304 	bic.w	r3, r3, #4
 800218a:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 800218c:	88fb      	ldrh	r3, [r7, #6]
 800218e:	b2db      	uxtb	r3, r3
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	2104      	movs	r1, #4
 8002194:	4618      	mov	r0, r3
 8002196:	f000 fcd2 	bl	8002b3e <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	21f0      	movs	r1, #240	; 0xf0
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff ffbf 	bl	8002122 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 80021a4:	7bfb      	ldrb	r3, [r7, #15]
 80021a6:	f023 0303 	bic.w	r3, r3, #3
 80021aa:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80021ac:	88fb      	ldrh	r3, [r7, #6]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	7bfa      	ldrb	r2, [r7, #15]
 80021b2:	2104      	movs	r1, #4
 80021b4:	4618      	mov	r0, r3
 80021b6:	f000 fcc2 	bl	8002b3e <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 80021ba:	88fb      	ldrh	r3, [r7, #6]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2249      	movs	r2, #73	; 0x49
 80021c0:	2120      	movs	r1, #32
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 fcbb 	bl	8002b3e <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 80021c8:	2002      	movs	r0, #2
 80021ca:	f000 fcf5 	bl	8002bb8 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 80021ce:	88fb      	ldrh	r3, [r7, #6]
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2201      	movs	r2, #1
 80021d4:	2121      	movs	r1, #33	; 0x21
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 fcb1 	bl	8002b3e <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 80021dc:	88fb      	ldrh	r3, [r7, #6]
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	229a      	movs	r2, #154	; 0x9a
 80021e2:	2141      	movs	r1, #65	; 0x41
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fcaa 	bl	8002b3e <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2201      	movs	r2, #1
 80021f0:	214a      	movs	r1, #74	; 0x4a
 80021f2:	4618      	mov	r0, r3
 80021f4:	f000 fca3 	bl	8002b3e <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	2201      	movs	r2, #1
 80021fe:	214b      	movs	r1, #75	; 0x4b
 8002200:	4618      	mov	r0, r3
 8002202:	f000 fc9c 	bl	8002b3e <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2200      	movs	r2, #0
 800220c:	214b      	movs	r1, #75	; 0x4b
 800220e:	4618      	mov	r0, r3
 8002210:	f000 fc95 	bl	8002b3e <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002214:	88fb      	ldrh	r3, [r7, #6]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	2201      	movs	r2, #1
 800221a:	2156      	movs	r1, #86	; 0x56
 800221c:	4618      	mov	r0, r3
 800221e:	f000 fc8e 	bl	8002b3e <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002222:	88fb      	ldrh	r3, [r7, #6]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2201      	movs	r2, #1
 8002228:	2158      	movs	r1, #88	; 0x58
 800222a:	4618      	mov	r0, r3
 800222c:	f000 fc87 	bl	8002b3e <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2201      	movs	r2, #1
 8002236:	2140      	movs	r1, #64	; 0x40
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fc80 	bl	8002b3e <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 800223e:	88fb      	ldrh	r3, [r7, #6]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	22ff      	movs	r2, #255	; 0xff
 8002244:	210b      	movs	r1, #11
 8002246:	4618      	mov	r0, r3
 8002248:	f000 fc79 	bl	8002b3e <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 800224c:	2002      	movs	r0, #2
 800224e:	f000 fcb3 	bl	8002bb8 <IOE_Delay>
}
 8002252:	bf00      	nop
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b084      	sub	sp, #16
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002268:	88fb      	ldrh	r3, [r7, #6]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2140      	movs	r1, #64	; 0x40
 800226e:	4618      	mov	r0, r3
 8002270:	f000 fc78 	bl	8002b64 <IOE_Read>
 8002274:	4603      	mov	r3, r0
 8002276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800227a:	2b80      	cmp	r3, #128	; 0x80
 800227c:	bf0c      	ite	eq
 800227e:	2301      	moveq	r3, #1
 8002280:	2300      	movne	r3, #0
 8002282:	b2db      	uxtb	r3, r3
 8002284:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8002286:	7bbb      	ldrb	r3, [r7, #14]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d00b      	beq.n	80022a4 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 800228c:	88fb      	ldrh	r3, [r7, #6]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	214c      	movs	r1, #76	; 0x4c
 8002292:	4618      	mov	r0, r3
 8002294:	f000 fc66 	bl	8002b64 <IOE_Read>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d010      	beq.n	80022c0 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 800229e:	2301      	movs	r3, #1
 80022a0:	73fb      	strb	r3, [r7, #15]
 80022a2:	e00d      	b.n	80022c0 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80022a4:	88fb      	ldrh	r3, [r7, #6]
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2201      	movs	r2, #1
 80022aa:	214b      	movs	r1, #75	; 0x4b
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fc46 	bl	8002b3e <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2200      	movs	r2, #0
 80022b8:	214b      	movs	r1, #75	; 0x4b
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 fc3f 	bl	8002b3e <IOE_Write>
  }
  
  return ret;
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b086      	sub	sp, #24
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	4603      	mov	r3, r0
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
 80022d6:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80022d8:	89fb      	ldrh	r3, [r7, #14]
 80022da:	b2d8      	uxtb	r0, r3
 80022dc:	f107 0210 	add.w	r2, r7, #16
 80022e0:	2304      	movs	r3, #4
 80022e2:	21d7      	movs	r1, #215	; 0xd7
 80022e4:	f000 fc51 	bl	8002b8a <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 80022e8:	7c3b      	ldrb	r3, [r7, #16]
 80022ea:	061a      	lsls	r2, r3, #24
 80022ec:	7c7b      	ldrb	r3, [r7, #17]
 80022ee:	041b      	lsls	r3, r3, #16
 80022f0:	431a      	orrs	r2, r3
 80022f2:	7cbb      	ldrb	r3, [r7, #18]
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	4313      	orrs	r3, r2
 80022f8:	7cfa      	ldrb	r2, [r7, #19]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	0d1b      	lsrs	r3, r3, #20
 8002302:	b29a      	uxth	r2, r3
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	0a1b      	lsrs	r3, r3, #8
 800230c:	b29b      	uxth	r3, r3
 800230e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002312:	b29a      	uxth	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002318:	89fb      	ldrh	r3, [r7, #14]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2201      	movs	r2, #1
 800231e:	214b      	movs	r1, #75	; 0x4b
 8002320:	4618      	mov	r0, r3
 8002322:	f000 fc0c 	bl	8002b3e <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002326:	89fb      	ldrh	r3, [r7, #14]
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2200      	movs	r2, #0
 800232c:	214b      	movs	r1, #75	; 0x4b
 800232e:	4618      	mov	r0, r3
 8002330:	f000 fc05 	bl	8002b3e <IOE_Write>
}
 8002334:	bf00      	nop
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002346:	f000 fbf4 	bl	8002b32 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 800234a:	88fb      	ldrh	r3, [r7, #6]
 800234c:	211f      	movs	r1, #31
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fe76 	bl	8002040 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002354:	88fb      	ldrh	r3, [r7, #6]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fe36 	bl	8001fc8 <stmpe811_EnableGlobalIT>
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 800236e:	88fb      	ldrh	r3, [r7, #6]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff fe47 	bl	8002004 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	211f      	movs	r1, #31
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fe81 	bl	8002082 <stmpe811_DisableITSource>
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002392:	88fb      	ldrh	r3, [r7, #6]
 8002394:	211f      	movs	r1, #31
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fe99 	bl	80020ce <stmpe811_ReadGITStatus>
 800239c:	4603      	mov	r3, r0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	4603      	mov	r3, r0
 80023ae:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	211f      	movs	r1, #31
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fea1 	bl	80020fc <stmpe811_ClearGlobalIT>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 80023ce:	2300      	movs	r3, #0
 80023d0:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
 80023d6:	e00b      	b.n	80023f0 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <stmpe811_GetInstance+0x40>)
 80023dc:	5cd3      	ldrb	r3, [r2, r3]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	88fa      	ldrh	r2, [r7, #6]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d101      	bne.n	80023ea <stmpe811_GetInstance+0x26>
    {
      return idx; 
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
 80023e8:	e006      	b.n	80023f8 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	3301      	adds	r3, #1
 80023ee:	73fb      	strb	r3, [r7, #15]
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d9f0      	bls.n	80023d8 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 80023f6:	23ff      	movs	r3, #255	; 0xff
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	200007f4 	.word	0x200007f4

08002408 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	; 0x28
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10e      	bne.n	8002436 <BSP_LED_Init+0x2e>
 8002418:	2300      	movs	r3, #0
 800241a:	613b      	str	r3, [r7, #16]
 800241c:	4b21      	ldr	r3, [pc, #132]	; (80024a4 <BSP_LED_Init+0x9c>)
 800241e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002420:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <BSP_LED_Init+0x9c>)
 8002422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002426:	6313      	str	r3, [r2, #48]	; 0x30
 8002428:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <BSP_LED_Init+0x9c>)
 800242a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	e010      	b.n	8002458 <BSP_LED_Init+0x50>
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d10d      	bne.n	8002458 <BSP_LED_Init+0x50>
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	4b18      	ldr	r3, [pc, #96]	; (80024a4 <BSP_LED_Init+0x9c>)
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	4a17      	ldr	r2, [pc, #92]	; (80024a4 <BSP_LED_Init+0x9c>)
 8002446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800244a:	6313      	str	r3, [r2, #48]	; 0x30
 800244c:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <BSP_LED_Init+0x9c>)
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	4a13      	ldr	r2, [pc, #76]	; (80024a8 <BSP_LED_Init+0xa0>)
 800245c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002462:	2301      	movs	r3, #1
 8002464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002466:	2301      	movs	r3, #1
 8002468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800246a:	2302      	movs	r3, #2
 800246c:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	4a0e      	ldr	r2, [pc, #56]	; (80024ac <BSP_LED_Init+0xa4>)
 8002472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002476:	f107 0214 	add.w	r2, r7, #20
 800247a:	4611      	mov	r1, r2
 800247c:	4618      	mov	r0, r3
 800247e:	f002 fa55 	bl	800492c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	4a09      	ldr	r2, [pc, #36]	; (80024ac <BSP_LED_Init+0xa4>)
 8002486:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <BSP_LED_Init+0xa0>)
 800248e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002492:	2200      	movs	r2, #0
 8002494:	4619      	mov	r1, r3
 8002496:	f002 fc0d 	bl	8004cb4 <HAL_GPIO_WritePin>
}
 800249a:	bf00      	nop
 800249c:	3728      	adds	r7, #40	; 0x28
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40023800 	.word	0x40023800
 80024a8:	08009edc 	.word	0x08009edc
 80024ac:	2000033c 	.word	0x2000033c

080024b0 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	4a07      	ldr	r2, [pc, #28]	; (80024dc <BSP_LED_Toggle+0x2c>)
 80024be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	4906      	ldr	r1, [pc, #24]	; (80024e0 <BSP_LED_Toggle+0x30>)
 80024c6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80024ca:	4619      	mov	r1, r3
 80024cc:	4610      	mov	r0, r2
 80024ce:	f002 fc0a 	bl	8004ce6 <HAL_GPIO_TogglePin>
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	2000033c 	.word	0x2000033c
 80024e0:	08009edc 	.word	0x08009edc

080024e4 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	; 0x28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a33      	ldr	r2, [pc, #204]	; (80025c0 <I2Cx_MspInit+0xdc>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d15f      	bne.n	80025b6 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
 80024fa:	4b32      	ldr	r3, [pc, #200]	; (80025c4 <I2Cx_MspInit+0xe0>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4a31      	ldr	r2, [pc, #196]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002500:	f043 0304 	orr.w	r3, r3, #4
 8002504:	6313      	str	r3, [r2, #48]	; 0x30
 8002506:	4b2f      	ldr	r3, [pc, #188]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f003 0304 	and.w	r3, r3, #4
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	4b2b      	ldr	r3, [pc, #172]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	4a2a      	ldr	r2, [pc, #168]	; (80025c4 <I2Cx_MspInit+0xe0>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	6313      	str	r3, [r2, #48]	; 0x30
 8002522:	4b28      	ldr	r3, [pc, #160]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 800252e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002534:	2312      	movs	r3, #18
 8002536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 800253c:	2302      	movs	r3, #2
 800253e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002540:	2304      	movs	r3, #4
 8002542:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	4619      	mov	r1, r3
 800254a:	481f      	ldr	r0, [pc, #124]	; (80025c8 <I2Cx_MspInit+0xe4>)
 800254c:	f002 f9ee 	bl	800492c <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002550:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002554:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002556:	f107 0314 	add.w	r3, r7, #20
 800255a:	4619      	mov	r1, r3
 800255c:	481b      	ldr	r0, [pc, #108]	; (80025cc <I2Cx_MspInit+0xe8>)
 800255e:	f002 f9e5 	bl	800492c <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	4a16      	ldr	r2, [pc, #88]	; (80025c4 <I2Cx_MspInit+0xe0>)
 800256c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002570:	6413      	str	r3, [r2, #64]	; 0x40
 8002572:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 800257e:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	4a10      	ldr	r2, [pc, #64]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002584:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002588:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 800258a:	4b0e      	ldr	r3, [pc, #56]	; (80025c4 <I2Cx_MspInit+0xe0>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	4a0d      	ldr	r2, [pc, #52]	; (80025c4 <I2Cx_MspInit+0xe0>)
 8002590:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002594:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002596:	2200      	movs	r2, #0
 8002598:	210f      	movs	r1, #15
 800259a:	2048      	movs	r0, #72	; 0x48
 800259c:	f001 fd3b 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80025a0:	2048      	movs	r0, #72	; 0x48
 80025a2:	f001 fd54 	bl	800404e <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80025a6:	2200      	movs	r2, #0
 80025a8:	210f      	movs	r1, #15
 80025aa:	2049      	movs	r0, #73	; 0x49
 80025ac:	f001 fd33 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 80025b0:	2049      	movs	r0, #73	; 0x49
 80025b2:	f001 fd4c 	bl	800404e <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 80025b6:	bf00      	nop
 80025b8:	3728      	adds	r7, #40	; 0x28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40005c00 	.word	0x40005c00
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40020000 	.word	0x40020000
 80025cc:	40020800 	.word	0x40020800

080025d0 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80025d4:	4814      	ldr	r0, [pc, #80]	; (8002628 <I2Cx_Init+0x58>)
 80025d6:	f003 f849 	bl	800566c <HAL_I2C_GetState>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d121      	bne.n	8002624 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 80025e0:	4b11      	ldr	r3, [pc, #68]	; (8002628 <I2Cx_Init+0x58>)
 80025e2:	4a12      	ldr	r2, [pc, #72]	; (800262c <I2Cx_Init+0x5c>)
 80025e4:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 80025e6:	4b10      	ldr	r3, [pc, #64]	; (8002628 <I2Cx_Init+0x58>)
 80025e8:	4a11      	ldr	r2, [pc, #68]	; (8002630 <I2Cx_Init+0x60>)
 80025ea:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 80025ec:	4b0e      	ldr	r3, [pc, #56]	; (8002628 <I2Cx_Init+0x58>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 80025f2:	4b0d      	ldr	r3, [pc, #52]	; (8002628 <I2Cx_Init+0x58>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <I2Cx_Init+0x58>)
 80025fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025fe:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002600:	4b09      	ldr	r3, [pc, #36]	; (8002628 <I2Cx_Init+0x58>)
 8002602:	2200      	movs	r2, #0
 8002604:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002606:	4b08      	ldr	r3, [pc, #32]	; (8002628 <I2Cx_Init+0x58>)
 8002608:	2200      	movs	r2, #0
 800260a:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 800260c:	4b06      	ldr	r3, [pc, #24]	; (8002628 <I2Cx_Init+0x58>)
 800260e:	2200      	movs	r2, #0
 8002610:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002612:	4b05      	ldr	r3, [pc, #20]	; (8002628 <I2Cx_Init+0x58>)
 8002614:	2200      	movs	r2, #0
 8002616:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002618:	4803      	ldr	r0, [pc, #12]	; (8002628 <I2Cx_Init+0x58>)
 800261a:	f7ff ff63 	bl	80024e4 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800261e:	4802      	ldr	r0, [pc, #8]	; (8002628 <I2Cx_Init+0x58>)
 8002620:	f002 fb7c 	bl	8004d1c <HAL_I2C_Init>
  }
}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}
 8002628:	200007f8 	.word	0x200007f8
 800262c:	40005c00 	.word	0x40005c00
 8002630:	000186a0 	.word	0x000186a0

08002634 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	603b      	str	r3, [r7, #0]
 800263e:	4b13      	ldr	r3, [pc, #76]	; (800268c <I2Cx_ITConfig+0x58>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	4a12      	ldr	r2, [pc, #72]	; (800268c <I2Cx_ITConfig+0x58>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	6313      	str	r3, [r2, #48]	; 0x30
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <I2Cx_ITConfig+0x58>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002656:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800265a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 800265c:	2301      	movs	r3, #1
 800265e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002660:	2300      	movs	r3, #0
 8002662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002664:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <I2Cx_ITConfig+0x5c>)
 8002666:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002668:	1d3b      	adds	r3, r7, #4
 800266a:	4619      	mov	r1, r3
 800266c:	4809      	ldr	r0, [pc, #36]	; (8002694 <I2Cx_ITConfig+0x60>)
 800266e:	f002 f95d 	bl	800492c <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002672:	2200      	movs	r2, #0
 8002674:	210f      	movs	r1, #15
 8002676:	2028      	movs	r0, #40	; 0x28
 8002678:	f001 fccd 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 800267c:	2028      	movs	r0, #40	; 0x28
 800267e:	f001 fce6 	bl	800404e <HAL_NVIC_EnableIRQ>
}
 8002682:	bf00      	nop
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800
 8002690:	10210000 	.word	0x10210000
 8002694:	40020000 	.word	0x40020000

08002698 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af04      	add	r7, sp, #16
 800269e:	4603      	mov	r3, r0
 80026a0:	71fb      	strb	r3, [r7, #7]
 80026a2:	460b      	mov	r3, r1
 80026a4:	71bb      	strb	r3, [r7, #6]
 80026a6:	4613      	mov	r3, r2
 80026a8:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	b299      	uxth	r1, r3
 80026b2:	79bb      	ldrb	r3, [r7, #6]
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <I2Cx_WriteData+0x4c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	9302      	str	r3, [sp, #8]
 80026bc:	2301      	movs	r3, #1
 80026be:	9301      	str	r3, [sp, #4]
 80026c0:	1d7b      	adds	r3, r7, #5
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	2301      	movs	r3, #1
 80026c6:	4808      	ldr	r0, [pc, #32]	; (80026e8 <I2Cx_WriteData+0x50>)
 80026c8:	f002 fcb0 	bl	800502c <HAL_I2C_Mem_Write>
 80026cc:	4603      	mov	r3, r0
 80026ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80026d6:	f000 f863 	bl	80027a0 <I2Cx_Error>
  }        
}
 80026da:	bf00      	nop
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000344 	.word	0x20000344
 80026e8:	200007f8 	.word	0x200007f8

080026ec <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b088      	sub	sp, #32
 80026f0:	af04      	add	r7, sp, #16
 80026f2:	4603      	mov	r3, r0
 80026f4:	460a      	mov	r2, r1
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	4613      	mov	r3, r2
 80026fa:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002700:	2300      	movs	r3, #0
 8002702:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	b299      	uxth	r1, r3
 8002708:	79bb      	ldrb	r3, [r7, #6]
 800270a:	b29a      	uxth	r2, r3
 800270c:	4b0b      	ldr	r3, [pc, #44]	; (800273c <I2Cx_ReadData+0x50>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	2301      	movs	r3, #1
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	f107 030e 	add.w	r3, r7, #14
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	2301      	movs	r3, #1
 800271e:	4808      	ldr	r0, [pc, #32]	; (8002740 <I2Cx_ReadData+0x54>)
 8002720:	f002 fd7e 	bl	8005220 <HAL_I2C_Mem_Read>
 8002724:	4603      	mov	r3, r0
 8002726:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800272e:	f000 f837 	bl	80027a0 <I2Cx_Error>
  
  }
  return value;
 8002732:	7bbb      	ldrb	r3, [r7, #14]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20000344 	.word	0x20000344
 8002740:	200007f8 	.word	0x200007f8

08002744 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af04      	add	r7, sp, #16
 800274a:	603a      	str	r2, [r7, #0]
 800274c:	461a      	mov	r2, r3
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
 8002752:	460b      	mov	r3, r1
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	4613      	mov	r3, r2
 8002758:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	b299      	uxth	r1, r3
 8002762:	79bb      	ldrb	r3, [r7, #6]
 8002764:	b29a      	uxth	r2, r3
 8002766:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <I2Cx_ReadBuffer+0x54>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	9302      	str	r3, [sp, #8]
 800276c:	88bb      	ldrh	r3, [r7, #4]
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	2301      	movs	r3, #1
 8002776:	4809      	ldr	r0, [pc, #36]	; (800279c <I2Cx_ReadBuffer+0x58>)
 8002778:	f002 fd52 	bl	8005220 <HAL_I2C_Mem_Read>
 800277c:	4603      	mov	r3, r0
 800277e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002786:	2300      	movs	r3, #0
 8002788:	e002      	b.n	8002790 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800278a:	f000 f809 	bl	80027a0 <I2Cx_Error>

    return 1;
 800278e:	2301      	movs	r3, #1
  }
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20000344 	.word	0x20000344
 800279c:	200007f8 	.word	0x200007f8

080027a0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80027a4:	4803      	ldr	r0, [pc, #12]	; (80027b4 <I2Cx_Error+0x14>)
 80027a6:	f002 fbfd 	bl	8004fa4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 80027aa:	f7ff ff11 	bl	80025d0 <I2Cx_Init>
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	200007f8 	.word	0x200007f8

080027b8 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80027bc:	4819      	ldr	r0, [pc, #100]	; (8002824 <SPIx_Init+0x6c>)
 80027be:	f005 f9e2 	bl	8007b86 <HAL_SPI_GetState>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d12b      	bne.n	8002820 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80027c8:	4b16      	ldr	r3, [pc, #88]	; (8002824 <SPIx_Init+0x6c>)
 80027ca:	4a17      	ldr	r2, [pc, #92]	; (8002828 <SPIx_Init+0x70>)
 80027cc:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80027ce:	4b15      	ldr	r3, [pc, #84]	; (8002824 <SPIx_Init+0x6c>)
 80027d0:	2218      	movs	r2, #24
 80027d2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80027d4:	4b13      	ldr	r3, [pc, #76]	; (8002824 <SPIx_Init+0x6c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80027da:	4b12      	ldr	r3, [pc, #72]	; (8002824 <SPIx_Init+0x6c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80027e0:	4b10      	ldr	r3, [pc, #64]	; (8002824 <SPIx_Init+0x6c>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80027e6:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <SPIx_Init+0x6c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80027ec:	4b0d      	ldr	r3, [pc, #52]	; (8002824 <SPIx_Init+0x6c>)
 80027ee:	2207      	movs	r2, #7
 80027f0:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80027f2:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <SPIx_Init+0x6c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80027f8:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <SPIx_Init+0x6c>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <SPIx_Init+0x6c>)
 8002800:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002804:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002806:	4b07      	ldr	r3, [pc, #28]	; (8002824 <SPIx_Init+0x6c>)
 8002808:	2200      	movs	r2, #0
 800280a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 800280c:	4b05      	ldr	r3, [pc, #20]	; (8002824 <SPIx_Init+0x6c>)
 800280e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002812:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002814:	4803      	ldr	r0, [pc, #12]	; (8002824 <SPIx_Init+0x6c>)
 8002816:	f000 f853 	bl	80028c0 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800281a:	4802      	ldr	r0, [pc, #8]	; (8002824 <SPIx_Init+0x6c>)
 800281c:	f004 fc29 	bl	8007072 <HAL_SPI_Init>
  } 
}
 8002820:	bf00      	nop
 8002822:	bd80      	pop	{r7, pc}
 8002824:	2000084c 	.word	0x2000084c
 8002828:	40015000 	.word	0x40015000

0800282c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	b29a      	uxth	r2, r3
 800283e:	4b09      	ldr	r3, [pc, #36]	; (8002864 <SPIx_Read+0x38>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f107 0108 	add.w	r1, r7, #8
 8002846:	4808      	ldr	r0, [pc, #32]	; (8002868 <SPIx_Read+0x3c>)
 8002848:	f004 fe10 	bl	800746c <HAL_SPI_Receive>
 800284c:	4603      	mov	r3, r0
 800284e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002856:	f000 f827 	bl	80028a8 <SPIx_Error>
  }
  
  return readvalue;
 800285a:	68bb      	ldr	r3, [r7, #8]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000348 	.word	0x20000348
 8002868:	2000084c 	.word	0x2000084c

0800286c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800287a:	4b09      	ldr	r3, [pc, #36]	; (80028a0 <SPIx_Write+0x34>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	1db9      	adds	r1, r7, #6
 8002880:	2201      	movs	r2, #1
 8002882:	4808      	ldr	r0, [pc, #32]	; (80028a4 <SPIx_Write+0x38>)
 8002884:	f004 fc9c 	bl	80071c0 <HAL_SPI_Transmit>
 8002888:	4603      	mov	r3, r0
 800288a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002892:	f000 f809 	bl	80028a8 <SPIx_Error>
  }
}
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	20000348 	.word	0x20000348
 80028a4:	2000084c 	.word	0x2000084c

080028a8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80028ac:	4803      	ldr	r0, [pc, #12]	; (80028bc <SPIx_Error+0x14>)
 80028ae:	f004 fc4b 	bl	8007148 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80028b2:	f7ff ff81 	bl	80027b8 <SPIx_Init>
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000084c 	.word	0x2000084c

080028c0 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08a      	sub	sp, #40	; 0x28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80028c8:	2300      	movs	r3, #0
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	4b17      	ldr	r3, [pc, #92]	; (800292c <SPIx_MspInit+0x6c>)
 80028ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d0:	4a16      	ldr	r2, [pc, #88]	; (800292c <SPIx_MspInit+0x6c>)
 80028d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028d6:	6453      	str	r3, [r2, #68]	; 0x44
 80028d8:	4b14      	ldr	r3, [pc, #80]	; (800292c <SPIx_MspInit+0x6c>)
 80028da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	4b10      	ldr	r3, [pc, #64]	; (800292c <SPIx_MspInit+0x6c>)
 80028ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ec:	4a0f      	ldr	r2, [pc, #60]	; (800292c <SPIx_MspInit+0x6c>)
 80028ee:	f043 0320 	orr.w	r3, r3, #32
 80028f2:	6313      	str	r3, [r2, #48]	; 0x30
 80028f4:	4b0d      	ldr	r3, [pc, #52]	; (800292c <SPIx_MspInit+0x6c>)
 80028f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002900:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002904:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002906:	2302      	movs	r3, #2
 8002908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800290a:	2302      	movs	r3, #2
 800290c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800290e:	2301      	movs	r3, #1
 8002910:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002912:	2305      	movs	r3, #5
 8002914:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002916:	f107 0314 	add.w	r3, r7, #20
 800291a:	4619      	mov	r1, r3
 800291c:	4804      	ldr	r0, [pc, #16]	; (8002930 <SPIx_MspInit+0x70>)
 800291e:	f002 f805 	bl	800492c <HAL_GPIO_Init>
}
 8002922:	bf00      	nop
 8002924:	3728      	adds	r7, #40	; 0x28
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	40021400 	.word	0x40021400

08002934 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800293a:	4b36      	ldr	r3, [pc, #216]	; (8002a14 <LCD_IO_Init+0xe0>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d164      	bne.n	8002a0c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002942:	4b34      	ldr	r3, [pc, #208]	; (8002a14 <LCD_IO_Init+0xe0>)
 8002944:	2201      	movs	r2, #1
 8002946:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	4b32      	ldr	r3, [pc, #200]	; (8002a18 <LCD_IO_Init+0xe4>)
 800294e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002950:	4a31      	ldr	r2, [pc, #196]	; (8002a18 <LCD_IO_Init+0xe4>)
 8002952:	f043 0308 	orr.w	r3, r3, #8
 8002956:	6313      	str	r3, [r2, #48]	; 0x30
 8002958:	4b2f      	ldr	r3, [pc, #188]	; (8002a18 <LCD_IO_Init+0xe4>)
 800295a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295c:	f003 0308 	and.w	r3, r3, #8
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002964:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002968:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800296a:	2301      	movs	r3, #1
 800296c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002972:	2302      	movs	r3, #2
 8002974:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002976:	f107 030c 	add.w	r3, r7, #12
 800297a:	4619      	mov	r1, r3
 800297c:	4827      	ldr	r0, [pc, #156]	; (8002a1c <LCD_IO_Init+0xe8>)
 800297e:	f001 ffd5 	bl	800492c <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <LCD_IO_Init+0xe4>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	4a23      	ldr	r2, [pc, #140]	; (8002a18 <LCD_IO_Init+0xe4>)
 800298c:	f043 0308 	orr.w	r3, r3, #8
 8002990:	6313      	str	r3, [r2, #48]	; 0x30
 8002992:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <LCD_IO_Init+0xe4>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	607b      	str	r3, [r7, #4]
 800299c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800299e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80029a4:	2301      	movs	r3, #1
 80029a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80029ac:	2302      	movs	r3, #2
 80029ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80029b0:	f107 030c 	add.w	r3, r7, #12
 80029b4:	4619      	mov	r1, r3
 80029b6:	4819      	ldr	r0, [pc, #100]	; (8002a1c <LCD_IO_Init+0xe8>)
 80029b8:	f001 ffb8 	bl	800492c <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80029bc:	2300      	movs	r3, #0
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	4b15      	ldr	r3, [pc, #84]	; (8002a18 <LCD_IO_Init+0xe4>)
 80029c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c4:	4a14      	ldr	r2, [pc, #80]	; (8002a18 <LCD_IO_Init+0xe4>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	6313      	str	r3, [r2, #48]	; 0x30
 80029cc:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <LCD_IO_Init+0xe4>)
 80029ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	603b      	str	r3, [r7, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80029d8:	2304      	movs	r3, #4
 80029da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80029dc:	2301      	movs	r3, #1
 80029de:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80029e4:	2302      	movs	r3, #2
 80029e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80029e8:	f107 030c 	add.w	r3, r7, #12
 80029ec:	4619      	mov	r1, r3
 80029ee:	480c      	ldr	r0, [pc, #48]	; (8002a20 <LCD_IO_Init+0xec>)
 80029f0:	f001 ff9c 	bl	800492c <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80029f4:	2200      	movs	r2, #0
 80029f6:	2104      	movs	r1, #4
 80029f8:	4809      	ldr	r0, [pc, #36]	; (8002a20 <LCD_IO_Init+0xec>)
 80029fa:	f002 f95b 	bl	8004cb4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80029fe:	2201      	movs	r2, #1
 8002a00:	2104      	movs	r1, #4
 8002a02:	4807      	ldr	r0, [pc, #28]	; (8002a20 <LCD_IO_Init+0xec>)
 8002a04:	f002 f956 	bl	8004cb4 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8002a08:	f7ff fed6 	bl	80027b8 <SPIx_Init>
  }
}
 8002a0c:	bf00      	nop
 8002a0e:	3720      	adds	r7, #32
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	200008a4 	.word	0x200008a4
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40020c00 	.word	0x40020c00
 8002a20:	40020800 	.word	0x40020800

08002a24 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a34:	480a      	ldr	r0, [pc, #40]	; (8002a60 <LCD_IO_WriteData+0x3c>)
 8002a36:	f002 f93d 	bl	8004cb4 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2104      	movs	r1, #4
 8002a3e:	4809      	ldr	r0, [pc, #36]	; (8002a64 <LCD_IO_WriteData+0x40>)
 8002a40:	f002 f938 	bl	8004cb4 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002a44:	88fb      	ldrh	r3, [r7, #6]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff10 	bl	800286c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	2104      	movs	r1, #4
 8002a50:	4804      	ldr	r0, [pc, #16]	; (8002a64 <LCD_IO_WriteData+0x40>)
 8002a52:	f002 f92f 	bl	8004cb4 <HAL_GPIO_WritePin>
}
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40020c00 	.word	0x40020c00
 8002a64:	40020800 	.word	0x40020800

08002a68 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002a72:	2200      	movs	r2, #0
 8002a74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a78:	480a      	ldr	r0, [pc, #40]	; (8002aa4 <LCD_IO_WriteReg+0x3c>)
 8002a7a:	f002 f91b 	bl	8004cb4 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002a7e:	2200      	movs	r2, #0
 8002a80:	2104      	movs	r1, #4
 8002a82:	4809      	ldr	r0, [pc, #36]	; (8002aa8 <LCD_IO_WriteReg+0x40>)
 8002a84:	f002 f916 	bl	8004cb4 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff feed 	bl	800286c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002a92:	2201      	movs	r2, #1
 8002a94:	2104      	movs	r1, #4
 8002a96:	4804      	ldr	r0, [pc, #16]	; (8002aa8 <LCD_IO_WriteReg+0x40>)
 8002a98:	f002 f90c 	bl	8004cb4 <HAL_GPIO_WritePin>
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40020c00 	.word	0x40020c00
 8002aa8:	40020800 	.word	0x40020800

08002aac <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	460a      	mov	r2, r1
 8002ab6:	80fb      	strh	r3, [r7, #6]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002abc:	2300      	movs	r3, #0
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2104      	movs	r1, #4
 8002ac4:	4810      	ldr	r0, [pc, #64]	; (8002b08 <LCD_IO_ReadData+0x5c>)
 8002ac6:	f002 f8f5 	bl	8004cb4 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002aca:	2200      	movs	r2, #0
 8002acc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ad0:	480e      	ldr	r0, [pc, #56]	; (8002b0c <LCD_IO_ReadData+0x60>)
 8002ad2:	f002 f8ef 	bl	8004cb4 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff fec7 	bl	800286c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002ade:	797b      	ldrb	r3, [r7, #5]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff fea3 	bl	800282c <SPIx_Read>
 8002ae6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002aee:	4807      	ldr	r0, [pc, #28]	; (8002b0c <LCD_IO_ReadData+0x60>)
 8002af0:	f002 f8e0 	bl	8004cb4 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002af4:	2201      	movs	r2, #1
 8002af6:	2104      	movs	r1, #4
 8002af8:	4803      	ldr	r0, [pc, #12]	; (8002b08 <LCD_IO_ReadData+0x5c>)
 8002afa:	f002 f8db 	bl	8004cb4 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002afe:	68fb      	ldr	r3, [r7, #12]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020c00 	.word	0x40020c00

08002b10 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f001 f97d 	bl	8003e18 <HAL_Delay>
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8002b2a:	f7ff fd51 	bl	80025d0 <I2Cx_Init>
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8002b36:	f7ff fd7d 	bl	8002634 <I2Cx_ITConfig>
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b082      	sub	sp, #8
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	4603      	mov	r3, r0
 8002b46:	71fb      	strb	r3, [r7, #7]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	71bb      	strb	r3, [r7, #6]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002b50:	797a      	ldrb	r2, [r7, #5]
 8002b52:	79b9      	ldrb	r1, [r7, #6]
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff fd9e 	bl	8002698 <I2Cx_WriteData>
}
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	460a      	mov	r2, r1
 8002b6e:	71fb      	strb	r3, [r7, #7]
 8002b70:	4613      	mov	r3, r2
 8002b72:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002b74:	79ba      	ldrb	r2, [r7, #6]
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	4611      	mov	r1, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff fdb6 	bl	80026ec <I2Cx_ReadData>
 8002b80:	4603      	mov	r3, r0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	603a      	str	r2, [r7, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	4603      	mov	r3, r0
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	71bb      	strb	r3, [r7, #6]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8002ba0:	88bb      	ldrh	r3, [r7, #4]
 8002ba2:	79b9      	ldrb	r1, [r7, #6]
 8002ba4:	79f8      	ldrb	r0, [r7, #7]
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	f7ff fdcc 	bl	8002744 <I2Cx_ReadBuffer>
 8002bac:	4603      	mov	r3, r0
 8002bae:	b29b      	uxth	r3, r3
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f001 f929 	bl	8003e18 <HAL_Delay>
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002bd4:	4b2d      	ldr	r3, [pc, #180]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002bd6:	4a2e      	ldr	r2, [pc, #184]	; (8002c90 <BSP_LCD_Init+0xc0>)
 8002bd8:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002bda:	4b2c      	ldr	r3, [pc, #176]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002bdc:	2209      	movs	r2, #9
 8002bde:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002be0:	4b2a      	ldr	r3, [pc, #168]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002be6:	4b29      	ldr	r3, [pc, #164]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002be8:	221d      	movs	r2, #29
 8002bea:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002bec:	4b27      	ldr	r3, [pc, #156]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002bee:	2203      	movs	r2, #3
 8002bf0:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002bf2:	4b26      	ldr	r3, [pc, #152]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002bf4:	f240 120d 	movw	r2, #269	; 0x10d
 8002bf8:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002bfa:	4b24      	ldr	r3, [pc, #144]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002bfc:	f240 1243 	movw	r2, #323	; 0x143
 8002c00:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002c02:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c04:	f240 1217 	movw	r2, #279	; 0x117
 8002c08:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8002c0a:	4b20      	ldr	r3, [pc, #128]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c0c:	f240 1247 	movw	r2, #327	; 0x147
 8002c10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002c12:	4b1e      	ldr	r3, [pc, #120]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8002c1a:	4b1c      	ldr	r3, [pc, #112]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002c22:	4b1a      	ldr	r3, [pc, #104]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002c2a:	4b1a      	ldr	r3, [pc, #104]	; (8002c94 <BSP_LCD_Init+0xc4>)
 8002c2c:	2208      	movs	r2, #8
 8002c2e:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002c30:	4b18      	ldr	r3, [pc, #96]	; (8002c94 <BSP_LCD_Init+0xc4>)
 8002c32:	22c0      	movs	r2, #192	; 0xc0
 8002c34:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002c36:	4b17      	ldr	r3, [pc, #92]	; (8002c94 <BSP_LCD_Init+0xc4>)
 8002c38:	2204      	movs	r2, #4
 8002c3a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002c3c:	4b15      	ldr	r3, [pc, #84]	; (8002c94 <BSP_LCD_Init+0xc4>)
 8002c3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c42:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002c44:	4813      	ldr	r0, [pc, #76]	; (8002c94 <BSP_LCD_Init+0xc4>)
 8002c46:	f003 ffcb 	bl	8006be0 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002c4a:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002c50:	4b0e      	ldr	r3, [pc, #56]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002c56:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002c62:	f000 fb7d 	bl	8003360 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002c66:	4809      	ldr	r0, [pc, #36]	; (8002c8c <BSP_LCD_Init+0xbc>)
 8002c68:	f003 f866 	bl	8005d38 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <BSP_LCD_Init+0xc8>)
 8002c6e:	4a0b      	ldr	r2, [pc, #44]	; (8002c9c <BSP_LCD_Init+0xcc>)
 8002c70:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <BSP_LCD_Init+0xc8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002c7a:	f000 fd85 	bl	8003788 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002c7e:	4808      	ldr	r0, [pc, #32]	; (8002ca0 <BSP_LCD_Init+0xd0>)
 8002c80:	f000 f8ce 	bl	8002e20 <BSP_LCD_SetFont>

  return LCD_OK;
 8002c84:	2300      	movs	r3, #0
}  
 8002c86:	4618      	mov	r0, r3
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	200008a8 	.word	0x200008a8
 8002c90:	40016800 	.word	0x40016800
 8002c94:	20000990 	.word	0x20000990
 8002c98:	200009dc 	.word	0x200009dc
 8002c9c:	200002dc 	.word	0x200002dc
 8002ca0:	2000034c 	.word	0x2000034c

08002ca4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <BSP_LCD_GetXSize+0x14>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cae:	4798      	blx	r3
 8002cb0:	4603      	mov	r3, r0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200009dc 	.word	0x200009dc

08002cbc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <BSP_LCD_GetYSize+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc6:	4798      	blx	r3
 8002cc8:	4603      	mov	r3, r0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	200009dc 	.word	0x200009dc

08002cd4 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b090      	sub	sp, #64	; 0x40
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	4603      	mov	r3, r0
 8002cdc:	6039      	str	r1, [r7, #0]
 8002cde:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002ce4:	f7ff ffde 	bl	8002ca4 <BSP_LCD_GetXSize>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002cf0:	f7ff ffe4 	bl	8002cbc <BSP_LCD_GetYSize>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002d00:	23ff      	movs	r3, #255	; 0xff
 8002d02:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002d04:	2300      	movs	r3, #0
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002d1a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d1e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002d20:	2307      	movs	r3, #7
 8002d22:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002d24:	f7ff ffbe 	bl	8002ca4 <BSP_LCD_GetXSize>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002d2c:	f7ff ffc6 	bl	8002cbc <BSP_LCD_GetYSize>
 8002d30:	4603      	mov	r3, r0
 8002d32:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002d34:	88fa      	ldrh	r2, [r7, #6]
 8002d36:	f107 030c 	add.w	r3, r7, #12
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4814      	ldr	r0, [pc, #80]	; (8002d90 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002d3e:	f003 f8d5 	bl	8005eec <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002d42:	88fa      	ldrh	r2, [r7, #6]
 8002d44:	4913      	ldr	r1, [pc, #76]	; (8002d94 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002d46:	4613      	mov	r3, r2
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	3304      	adds	r3, #4
 8002d52:	f04f 32ff 	mov.w	r2, #4294967295
 8002d56:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002d58:	88fa      	ldrh	r2, [r7, #6]
 8002d5a:	490e      	ldr	r1, [pc, #56]	; (8002d94 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4413      	add	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	440b      	add	r3, r1
 8002d66:	3308      	adds	r3, #8
 8002d68:	4a0b      	ldr	r2, [pc, #44]	; (8002d98 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002d6a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002d6c:	88fa      	ldrh	r2, [r7, #6]
 8002d6e:	4909      	ldr	r1, [pc, #36]	; (8002d94 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002d70:	4613      	mov	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002d7e:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002d80:	4803      	ldr	r0, [pc, #12]	; (8002d90 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002d82:	f003 f8f1 	bl	8005f68 <HAL_LTDC_EnableDither>
}
 8002d86:	bf00      	nop
 8002d88:	3740      	adds	r7, #64	; 0x40
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200008a8 	.word	0x200008a8
 8002d94:	200009c4 	.word	0x200009c4
 8002d98:	2000034c 	.word	0x2000034c

08002d9c <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002da4:	4a04      	ldr	r2, [pc, #16]	; (8002db8 <BSP_LCD_SelectLayer+0x1c>)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6013      	str	r3, [r2, #0]
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	200009c0 	.word	0x200009c0

08002dbc <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002dc4:	4b07      	ldr	r3, [pc, #28]	; (8002de4 <BSP_LCD_SetTextColor+0x28>)
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	4907      	ldr	r1, [pc, #28]	; (8002de8 <BSP_LCD_SetTextColor+0x2c>)
 8002dca:	4613      	mov	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	601a      	str	r2, [r3, #0]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	200009c0 	.word	0x200009c0
 8002de8:	200009c4 	.word	0x200009c4

08002dec <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002df4:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <BSP_LCD_SetBackColor+0x2c>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	4908      	ldr	r1, [pc, #32]	; (8002e1c <BSP_LCD_SetBackColor+0x30>)
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	4413      	add	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	440b      	add	r3, r1
 8002e04:	3304      	adds	r3, #4
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	601a      	str	r2, [r3, #0]
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	200009c0 	.word	0x200009c0
 8002e1c:	200009c4 	.word	0x200009c4

08002e20 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002e28:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <BSP_LCD_SetFont+0x2c>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4908      	ldr	r1, [pc, #32]	; (8002e50 <BSP_LCD_SetFont+0x30>)
 8002e2e:	4613      	mov	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	4413      	add	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	440b      	add	r3, r1
 8002e38:	3308      	adds	r3, #8
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	200009c0 	.word	0x200009c0
 8002e50:	200009c4 	.word	0x200009c4

08002e54 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002e5c:	4b0f      	ldr	r3, [pc, #60]	; (8002e9c <BSP_LCD_Clear+0x48>)
 8002e5e:	681c      	ldr	r4, [r3, #0]
 8002e60:	4b0e      	ldr	r3, [pc, #56]	; (8002e9c <BSP_LCD_Clear+0x48>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a0e      	ldr	r2, [pc, #56]	; (8002ea0 <BSP_LCD_Clear+0x4c>)
 8002e66:	2134      	movs	r1, #52	; 0x34
 8002e68:	fb01 f303 	mul.w	r3, r1, r3
 8002e6c:	4413      	add	r3, r2
 8002e6e:	335c      	adds	r3, #92	; 0x5c
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	461e      	mov	r6, r3
 8002e74:	f7ff ff16 	bl	8002ca4 <BSP_LCD_GetXSize>
 8002e78:	4605      	mov	r5, r0
 8002e7a:	f7ff ff1f 	bl	8002cbc <BSP_LCD_GetYSize>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	9301      	str	r3, [sp, #4]
 8002e84:	2300      	movs	r3, #0
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	462a      	mov	r2, r5
 8002e8c:	4631      	mov	r1, r6
 8002e8e:	4620      	mov	r0, r4
 8002e90:	f000 fc42 	bl	8003718 <FillBuffer>
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9c:	200009c0 	.word	0x200009c0
 8002ea0:	200008a8 	.word	0x200008a8

08002ea4 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002ea4:	b590      	push	{r4, r7, lr}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	80fb      	strh	r3, [r7, #6]
 8002eae:	460b      	mov	r3, r1
 8002eb0:	80bb      	strh	r3, [r7, #4]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002eb6:	4b1b      	ldr	r3, [pc, #108]	; (8002f24 <BSP_LCD_DisplayChar+0x80>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	491b      	ldr	r1, [pc, #108]	; (8002f28 <BSP_LCD_DisplayChar+0x84>)
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4413      	add	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	3308      	adds	r3, #8
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6819      	ldr	r1, [r3, #0]
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002ed2:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <BSP_LCD_DisplayChar+0x80>)
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	4c14      	ldr	r4, [pc, #80]	; (8002f28 <BSP_LCD_DisplayChar+0x84>)
 8002ed8:	4613      	mov	r3, r2
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	4413      	add	r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4423      	add	r3, r4
 8002ee2:	3308      	adds	r3, #8
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002ee8:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002eec:	4b0d      	ldr	r3, [pc, #52]	; (8002f24 <BSP_LCD_DisplayChar+0x80>)
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	4c0d      	ldr	r4, [pc, #52]	; (8002f28 <BSP_LCD_DisplayChar+0x84>)
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4423      	add	r3, r4
 8002efc:	3308      	adds	r3, #8
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	889b      	ldrh	r3, [r3, #4]
 8002f02:	3307      	adds	r3, #7
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	da00      	bge.n	8002f0a <BSP_LCD_DisplayChar+0x66>
 8002f08:	3307      	adds	r3, #7
 8002f0a:	10db      	asrs	r3, r3, #3
 8002f0c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002f10:	18ca      	adds	r2, r1, r3
 8002f12:	88b9      	ldrh	r1, [r7, #4]
 8002f14:	88fb      	ldrh	r3, [r7, #6]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 fb44 	bl	80035a4 <DrawChar>
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd90      	pop	{r4, r7, pc}
 8002f24:	200009c0 	.word	0x200009c0
 8002f28:	200009c4 	.word	0x200009c4

08002f2c <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002f2c:	b5b0      	push	{r4, r5, r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60ba      	str	r2, [r7, #8]
 8002f34:	461a      	mov	r2, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	81fb      	strh	r3, [r7, #14]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	81bb      	strh	r3, [r7, #12]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002f42:	2301      	movs	r3, #1
 8002f44:	83fb      	strh	r3, [r7, #30]
 8002f46:	2300      	movs	r3, #0
 8002f48:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61bb      	str	r3, [r7, #24]
 8002f4e:	2300      	movs	r3, #0
 8002f50:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002f56:	e002      	b.n	8002f5e <BSP_LCD_DisplayStringAt+0x32>
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	61bb      	str	r3, [r7, #24]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	617a      	str	r2, [r7, #20]
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f6      	bne.n	8002f58 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002f6a:	f7ff fe9b 	bl	8002ca4 <BSP_LCD_GetXSize>
 8002f6e:	4601      	mov	r1, r0
 8002f70:	4b4b      	ldr	r3, [pc, #300]	; (80030a0 <BSP_LCD_DisplayStringAt+0x174>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	484b      	ldr	r0, [pc, #300]	; (80030a4 <BSP_LCD_DisplayStringAt+0x178>)
 8002f76:	4613      	mov	r3, r2
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	4413      	add	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4403      	add	r3, r0
 8002f80:	3308      	adds	r3, #8
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	889b      	ldrh	r3, [r3, #4]
 8002f86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f8a:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	d01c      	beq.n	8002fcc <BSP_LCD_DisplayStringAt+0xa0>
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	dc33      	bgt.n	8002ffe <BSP_LCD_DisplayStringAt+0xd2>
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d002      	beq.n	8002fa0 <BSP_LCD_DisplayStringAt+0x74>
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d019      	beq.n	8002fd2 <BSP_LCD_DisplayStringAt+0xa6>
 8002f9e:	e02e      	b.n	8002ffe <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	1ad1      	subs	r1, r2, r3
 8002fa6:	4b3e      	ldr	r3, [pc, #248]	; (80030a0 <BSP_LCD_DisplayStringAt+0x174>)
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	483e      	ldr	r0, [pc, #248]	; (80030a4 <BSP_LCD_DisplayStringAt+0x178>)
 8002fac:	4613      	mov	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4403      	add	r3, r0
 8002fb6:	3308      	adds	r3, #8
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	889b      	ldrh	r3, [r3, #4]
 8002fbc:	fb01 f303 	mul.w	r3, r1, r3
 8002fc0:	085b      	lsrs	r3, r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	89fb      	ldrh	r3, [r7, #14]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	83fb      	strh	r3, [r7, #30]
      break;
 8002fca:	e01b      	b.n	8003004 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8002fcc:	89fb      	ldrh	r3, [r7, #14]
 8002fce:	83fb      	strh	r3, [r7, #30]
      break;
 8002fd0:	e018      	b.n	8003004 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	b299      	uxth	r1, r3
 8002fda:	4b31      	ldr	r3, [pc, #196]	; (80030a0 <BSP_LCD_DisplayStringAt+0x174>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	4831      	ldr	r0, [pc, #196]	; (80030a4 <BSP_LCD_DisplayStringAt+0x178>)
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4403      	add	r3, r0
 8002fea:	3308      	adds	r3, #8
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	889b      	ldrh	r3, [r3, #4]
 8002ff0:	fb11 f303 	smulbb	r3, r1, r3
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	89fb      	ldrh	r3, [r7, #14]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	83fb      	strh	r3, [r7, #30]
      break;
 8002ffc:	e002      	b.n	8003004 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8002ffe:	89fb      	ldrh	r3, [r7, #14]
 8003000:	83fb      	strh	r3, [r7, #30]
      break;
 8003002:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003004:	e01a      	b.n	800303c <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	781a      	ldrb	r2, [r3, #0]
 800300a:	89b9      	ldrh	r1, [r7, #12]
 800300c:	8bfb      	ldrh	r3, [r7, #30]
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff ff48 	bl	8002ea4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003014:	4b22      	ldr	r3, [pc, #136]	; (80030a0 <BSP_LCD_DisplayStringAt+0x174>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	4922      	ldr	r1, [pc, #136]	; (80030a4 <BSP_LCD_DisplayStringAt+0x178>)
 800301a:	4613      	mov	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4413      	add	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	440b      	add	r3, r1
 8003024:	3308      	adds	r3, #8
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	889a      	ldrh	r2, [r3, #4]
 800302a:	8bfb      	ldrh	r3, [r7, #30]
 800302c:	4413      	add	r3, r2
 800302e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	3301      	adds	r3, #1
 8003034:	60bb      	str	r3, [r7, #8]
    i++;
 8003036:	8bbb      	ldrh	r3, [r7, #28]
 8003038:	3301      	adds	r3, #1
 800303a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	bf14      	ite	ne
 8003044:	2301      	movne	r3, #1
 8003046:	2300      	moveq	r3, #0
 8003048:	b2dc      	uxtb	r4, r3
 800304a:	f7ff fe2b 	bl	8002ca4 <BSP_LCD_GetXSize>
 800304e:	8bb9      	ldrh	r1, [r7, #28]
 8003050:	4b13      	ldr	r3, [pc, #76]	; (80030a0 <BSP_LCD_DisplayStringAt+0x174>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4d13      	ldr	r5, [pc, #76]	; (80030a4 <BSP_LCD_DisplayStringAt+0x178>)
 8003056:	4613      	mov	r3, r2
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	4413      	add	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	442b      	add	r3, r5
 8003060:	3308      	adds	r3, #8
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	889b      	ldrh	r3, [r3, #4]
 8003066:	fb01 f303 	mul.w	r3, r1, r3
 800306a:	1ac3      	subs	r3, r0, r3
 800306c:	b299      	uxth	r1, r3
 800306e:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <BSP_LCD_DisplayStringAt+0x174>)
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	480c      	ldr	r0, [pc, #48]	; (80030a4 <BSP_LCD_DisplayStringAt+0x178>)
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4403      	add	r3, r0
 800307e:	3308      	adds	r3, #8
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	889b      	ldrh	r3, [r3, #4]
 8003084:	4299      	cmp	r1, r3
 8003086:	bf2c      	ite	cs
 8003088:	2301      	movcs	r3, #1
 800308a:	2300      	movcc	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	4023      	ands	r3, r4
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1b7      	bne.n	8003006 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8003096:	bf00      	nop
 8003098:	bf00      	nop
 800309a:	3720      	adds	r7, #32
 800309c:	46bd      	mov	sp, r7
 800309e:	bdb0      	pop	{r4, r5, r7, pc}
 80030a0:	200009c0 	.word	0x200009c0
 80030a4:	200009c4 	.word	0x200009c4

080030a8 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80030a8:	b590      	push	{r4, r7, lr}
 80030aa:	b08b      	sub	sp, #44	; 0x2c
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4604      	mov	r4, r0
 80030b0:	4608      	mov	r0, r1
 80030b2:	4611      	mov	r1, r2
 80030b4:	461a      	mov	r2, r3
 80030b6:	4623      	mov	r3, r4
 80030b8:	80fb      	strh	r3, [r7, #6]
 80030ba:	4603      	mov	r3, r0
 80030bc:	80bb      	strh	r3, [r7, #4]
 80030be:	460b      	mov	r3, r1
 80030c0:	807b      	strh	r3, [r7, #2]
 80030c2:	4613      	mov	r3, r2
 80030c4:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80030c6:	2300      	movs	r3, #0
 80030c8:	823b      	strh	r3, [r7, #16]
 80030ca:	2300      	movs	r3, #0
 80030cc:	81fb      	strh	r3, [r7, #14]
 80030ce:	2300      	movs	r3, #0
 80030d0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80030d2:	2300      	movs	r3, #0
 80030d4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80030d6:	2300      	movs	r3, #0
 80030d8:	847b      	strh	r3, [r7, #34]	; 0x22
 80030da:	2300      	movs	r3, #0
 80030dc:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 80030de:	2300      	movs	r3, #0
 80030e0:	83fb      	strh	r3, [r7, #30]
 80030e2:	2300      	movs	r3, #0
 80030e4:	83bb      	strh	r3, [r7, #28]
 80030e6:	2300      	movs	r3, #0
 80030e8:	837b      	strh	r3, [r7, #26]
 80030ea:	2300      	movs	r3, #0
 80030ec:	833b      	strh	r3, [r7, #24]
 80030ee:	2300      	movs	r3, #0
 80030f0:	82fb      	strh	r3, [r7, #22]
 80030f2:	2300      	movs	r3, #0
 80030f4:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 80030f6:	2300      	movs	r3, #0
 80030f8:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 80030fa:	887a      	ldrh	r2, [r7, #2]
 80030fc:	88fb      	ldrh	r3, [r7, #6]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	bfb8      	it	lt
 8003104:	425b      	neglt	r3, r3
 8003106:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8003108:	883a      	ldrh	r2, [r7, #0]
 800310a:	88bb      	ldrh	r3, [r7, #4]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	bfb8      	it	lt
 8003112:	425b      	neglt	r3, r3
 8003114:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8003116:	88fb      	ldrh	r3, [r7, #6]
 8003118:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 800311a:	88bb      	ldrh	r3, [r7, #4]
 800311c:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 800311e:	887a      	ldrh	r2, [r7, #2]
 8003120:	88fb      	ldrh	r3, [r7, #6]
 8003122:	429a      	cmp	r2, r3
 8003124:	d304      	bcc.n	8003130 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8003126:	2301      	movs	r3, #1
 8003128:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 800312a:	2301      	movs	r3, #1
 800312c:	843b      	strh	r3, [r7, #32]
 800312e:	e005      	b.n	800313c <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8003130:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003134:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8003136:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800313a:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 800313c:	883a      	ldrh	r2, [r7, #0]
 800313e:	88bb      	ldrh	r3, [r7, #4]
 8003140:	429a      	cmp	r2, r3
 8003142:	d304      	bcc.n	800314e <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8003144:	2301      	movs	r3, #1
 8003146:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8003148:	2301      	movs	r3, #1
 800314a:	83bb      	strh	r3, [r7, #28]
 800314c:	e005      	b.n	800315a <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 800314e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003152:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003154:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003158:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800315a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800315e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003162:	429a      	cmp	r2, r3
 8003164:	db10      	blt.n	8003188 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8003166:	2300      	movs	r3, #0
 8003168:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800316a:	2300      	movs	r3, #0
 800316c:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 800316e:	8a3b      	ldrh	r3, [r7, #16]
 8003170:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8003172:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003176:	0fda      	lsrs	r2, r3, #31
 8003178:	4413      	add	r3, r2
 800317a:	105b      	asrs	r3, r3, #1
 800317c:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 800317e:	89fb      	ldrh	r3, [r7, #14]
 8003180:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8003182:	8a3b      	ldrh	r3, [r7, #16]
 8003184:	82bb      	strh	r3, [r7, #20]
 8003186:	e00f      	b.n	80031a8 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8003188:	2300      	movs	r3, #0
 800318a:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 800318c:	2300      	movs	r3, #0
 800318e:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8003190:	89fb      	ldrh	r3, [r7, #14]
 8003192:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8003194:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003198:	0fda      	lsrs	r2, r3, #31
 800319a:	4413      	add	r3, r2
 800319c:	105b      	asrs	r3, r3, #1
 800319e:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 80031a0:	8a3b      	ldrh	r3, [r7, #16]
 80031a2:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 80031a4:	89fb      	ldrh	r3, [r7, #14]
 80031a6:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80031a8:	2300      	movs	r3, #0
 80031aa:	827b      	strh	r3, [r7, #18]
 80031ac:	e037      	b.n	800321e <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80031ae:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80031b0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80031b2:	4b20      	ldr	r3, [pc, #128]	; (8003234 <BSP_LCD_DrawLine+0x18c>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4c20      	ldr	r4, [pc, #128]	; (8003238 <BSP_LCD_DrawLine+0x190>)
 80031b8:	4613      	mov	r3, r2
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	4413      	add	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4423      	add	r3, r4
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	f000 f9a1 	bl	800350c <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 80031ca:	8b3a      	ldrh	r2, [r7, #24]
 80031cc:	8afb      	ldrh	r3, [r7, #22]
 80031ce:	4413      	add	r3, r2
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 80031d4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80031d8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80031dc:	429a      	cmp	r2, r3
 80031de:	db0e      	blt.n	80031fe <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 80031e0:	8b3a      	ldrh	r2, [r7, #24]
 80031e2:	8b7b      	ldrh	r3, [r7, #26]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 80031ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80031ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80031ee:	4413      	add	r3, r2
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 80031f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80031f6:	8bfb      	ldrh	r3, [r7, #30]
 80031f8:	4413      	add	r3, r2
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 80031fe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003200:	8c3b      	ldrh	r3, [r7, #32]
 8003202:	4413      	add	r3, r2
 8003204:	b29b      	uxth	r3, r3
 8003206:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8003208:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800320a:	8bbb      	ldrh	r3, [r7, #28]
 800320c:	4413      	add	r3, r2
 800320e:	b29b      	uxth	r3, r3
 8003210:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003212:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003216:	b29b      	uxth	r3, r3
 8003218:	3301      	adds	r3, #1
 800321a:	b29b      	uxth	r3, r3
 800321c:	827b      	strh	r3, [r7, #18]
 800321e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003222:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003226:	429a      	cmp	r2, r3
 8003228:	ddc1      	ble.n	80031ae <BSP_LCD_DrawLine+0x106>
  }
}
 800322a:	bf00      	nop
 800322c:	bf00      	nop
 800322e:	372c      	adds	r7, #44	; 0x2c
 8003230:	46bd      	mov	sp, r7
 8003232:	bd90      	pop	{r4, r7, pc}
 8003234:	200009c0 	.word	0x200009c0
 8003238:	200009c4 	.word	0x200009c4

0800323c <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800323c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003240:	b086      	sub	sp, #24
 8003242:	af02      	add	r7, sp, #8
 8003244:	4604      	mov	r4, r0
 8003246:	4608      	mov	r0, r1
 8003248:	4611      	mov	r1, r2
 800324a:	461a      	mov	r2, r3
 800324c:	4623      	mov	r3, r4
 800324e:	80fb      	strh	r3, [r7, #6]
 8003250:	4603      	mov	r3, r0
 8003252:	80bb      	strh	r3, [r7, #4]
 8003254:	460b      	mov	r3, r1
 8003256:	807b      	strh	r3, [r7, #2]
 8003258:	4613      	mov	r3, r2
 800325a:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 800325c:	2300      	movs	r3, #0
 800325e:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003260:	4b33      	ldr	r3, [pc, #204]	; (8003330 <BSP_LCD_FillRect+0xf4>)
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4933      	ldr	r1, [pc, #204]	; (8003334 <BSP_LCD_FillRect+0xf8>)
 8003266:	4613      	mov	r3, r2
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	4413      	add	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4618      	mov	r0, r3
 8003274:	f7ff fda2 	bl	8002dbc <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8003278:	4b2f      	ldr	r3, [pc, #188]	; (8003338 <BSP_LCD_FillRect+0xfc>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d022      	beq.n	80032c6 <BSP_LCD_FillRect+0x8a>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +BSP_LCD_GetXSize()*BSP_LCD_GetYSize()); //Rotate by 180°
 8003280:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <BSP_LCD_FillRect+0xf4>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a2d      	ldr	r2, [pc, #180]	; (800333c <BSP_LCD_FillRect+0x100>)
 8003286:	2134      	movs	r1, #52	; 0x34
 8003288:	fb01 f303 	mul.w	r3, r1, r3
 800328c:	4413      	add	r3, r2
 800328e:	335c      	adds	r3, #92	; 0x5c
 8003290:	681c      	ldr	r4, [r3, #0]
 8003292:	f7ff fd07 	bl	8002ca4 <BSP_LCD_GetXSize>
 8003296:	4603      	mov	r3, r0
 8003298:	425b      	negs	r3, r3
 800329a:	88b9      	ldrh	r1, [r7, #4]
 800329c:	883a      	ldrh	r2, [r7, #0]
 800329e:	440a      	add	r2, r1
 80032a0:	fb02 f503 	mul.w	r5, r2, r3
 80032a4:	f7ff fcfe 	bl	8002ca4 <BSP_LCD_GetXSize>
 80032a8:	4606      	mov	r6, r0
 80032aa:	f7ff fd07 	bl	8002cbc <BSP_LCD_GetYSize>
 80032ae:	4603      	mov	r3, r0
 80032b0:	fb06 f303 	mul.w	r3, r6, r3
 80032b4:	442b      	add	r3, r5
 80032b6:	88f9      	ldrh	r1, [r7, #6]
 80032b8:	887a      	ldrh	r2, [r7, #2]
 80032ba:	440a      	add	r2, r1
 80032bc:	1a9b      	subs	r3, r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4423      	add	r3, r4
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	e013      	b.n	80032ee <BSP_LCD_FillRect+0xb2>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80032c6:	4b1a      	ldr	r3, [pc, #104]	; (8003330 <BSP_LCD_FillRect+0xf4>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a1c      	ldr	r2, [pc, #112]	; (800333c <BSP_LCD_FillRect+0x100>)
 80032cc:	2134      	movs	r1, #52	; 0x34
 80032ce:	fb01 f303 	mul.w	r3, r1, r3
 80032d2:	4413      	add	r3, r2
 80032d4:	335c      	adds	r3, #92	; 0x5c
 80032d6:	681c      	ldr	r4, [r3, #0]
 80032d8:	f7ff fce4 	bl	8002ca4 <BSP_LCD_GetXSize>
 80032dc:	4602      	mov	r2, r0
 80032de:	88bb      	ldrh	r3, [r7, #4]
 80032e0:	fb03 f202 	mul.w	r2, r3, r2
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	4413      	add	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4423      	add	r3, r4
 80032ec:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80032ee:	4b10      	ldr	r3, [pc, #64]	; (8003330 <BSP_LCD_FillRect+0xf4>)
 80032f0:	681c      	ldr	r4, [r3, #0]
 80032f2:	68fd      	ldr	r5, [r7, #12]
 80032f4:	887e      	ldrh	r6, [r7, #2]
 80032f6:	f8b7 8000 	ldrh.w	r8, [r7]
 80032fa:	f7ff fcd3 	bl	8002ca4 <BSP_LCD_GetXSize>
 80032fe:	4602      	mov	r2, r0
 8003300:	887b      	ldrh	r3, [r7, #2]
 8003302:	1ad1      	subs	r1, r2, r3
 8003304:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <BSP_LCD_FillRect+0xf4>)
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	480a      	ldr	r0, [pc, #40]	; (8003334 <BSP_LCD_FillRect+0xf8>)
 800330a:	4613      	mov	r3, r2
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4403      	add	r3, r0
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	9301      	str	r3, [sp, #4]
 8003318:	9100      	str	r1, [sp, #0]
 800331a:	4643      	mov	r3, r8
 800331c:	4632      	mov	r2, r6
 800331e:	4629      	mov	r1, r5
 8003320:	4620      	mov	r0, r4
 8003322:	f000 f9f9 	bl	8003718 <FillBuffer>
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003330:	200009c0 	.word	0x200009c0
 8003334:	200009c4 	.word	0x200009c4
 8003338:	200009e0 	.word	0x200009e0
 800333c:	200008a8 	.word	0x200008a8

08003340 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003344:	4b05      	ldr	r3, [pc, #20]	; (800335c <BSP_LCD_DisplayOn+0x1c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800334e:	4b03      	ldr	r3, [pc, #12]	; (800335c <BSP_LCD_DisplayOn+0x1c>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	4798      	blx	r3
  }
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200009dc 	.word	0x200009dc

08003360 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08e      	sub	sp, #56	; 0x38
 8003364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	623b      	str	r3, [r7, #32]
 800336a:	4b61      	ldr	r3, [pc, #388]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 800336c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336e:	4a60      	ldr	r2, [pc, #384]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003370:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003374:	6453      	str	r3, [r2, #68]	; 0x44
 8003376:	4b5e      	ldr	r3, [pc, #376]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800337e:	623b      	str	r3, [r7, #32]
 8003380:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003382:	2300      	movs	r3, #0
 8003384:	61fb      	str	r3, [r7, #28]
 8003386:	4b5a      	ldr	r3, [pc, #360]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338a:	4a59      	ldr	r2, [pc, #356]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 800338c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003390:	6313      	str	r3, [r2, #48]	; 0x30
 8003392:	4b57      	ldr	r3, [pc, #348]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003396:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800339a:	61fb      	str	r3, [r7, #28]
 800339c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800339e:	2300      	movs	r3, #0
 80033a0:	61bb      	str	r3, [r7, #24]
 80033a2:	4b53      	ldr	r3, [pc, #332]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	4a52      	ldr	r2, [pc, #328]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	6313      	str	r3, [r2, #48]	; 0x30
 80033ae:	4b50      	ldr	r3, [pc, #320]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	61bb      	str	r3, [r7, #24]
 80033b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
 80033be:	4b4c      	ldr	r3, [pc, #304]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c2:	4a4b      	ldr	r2, [pc, #300]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033c4:	f043 0302 	orr.w	r3, r3, #2
 80033c8:	6313      	str	r3, [r2, #48]	; 0x30
 80033ca:	4b49      	ldr	r3, [pc, #292]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	617b      	str	r3, [r7, #20]
 80033d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	4b45      	ldr	r3, [pc, #276]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033de:	4a44      	ldr	r2, [pc, #272]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033e0:	f043 0304 	orr.w	r3, r3, #4
 80033e4:	6313      	str	r3, [r2, #48]	; 0x30
 80033e6:	4b42      	ldr	r3, [pc, #264]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4b3e      	ldr	r3, [pc, #248]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	4a3d      	ldr	r2, [pc, #244]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 80033fc:	f043 0308 	orr.w	r3, r3, #8
 8003400:	6313      	str	r3, [r2, #48]	; 0x30
 8003402:	4b3b      	ldr	r3, [pc, #236]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	4b37      	ldr	r3, [pc, #220]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	4a36      	ldr	r2, [pc, #216]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003418:	f043 0320 	orr.w	r3, r3, #32
 800341c:	6313      	str	r3, [r2, #48]	; 0x30
 800341e:	4b34      	ldr	r3, [pc, #208]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	f003 0320 	and.w	r3, r3, #32
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	607b      	str	r3, [r7, #4]
 800342e:	4b30      	ldr	r3, [pc, #192]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	4a2f      	ldr	r2, [pc, #188]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 8003434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003438:	6313      	str	r3, [r2, #48]	; 0x30
 800343a:	4b2d      	ldr	r3, [pc, #180]	; (80034f0 <BSP_LCD_MspInit+0x190>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003442:	607b      	str	r3, [r7, #4]
 8003444:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003446:	f641 0358 	movw	r3, #6232	; 0x1858
 800344a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800344c:	2302      	movs	r3, #2
 800344e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003454:	2302      	movs	r3, #2
 8003456:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003458:	230e      	movs	r3, #14
 800345a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800345c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003460:	4619      	mov	r1, r3
 8003462:	4824      	ldr	r0, [pc, #144]	; (80034f4 <BSP_LCD_MspInit+0x194>)
 8003464:	f001 fa62 	bl	800492c <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003468:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800346c:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800346e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003472:	4619      	mov	r1, r3
 8003474:	4820      	ldr	r0, [pc, #128]	; (80034f8 <BSP_LCD_MspInit+0x198>)
 8003476:	f001 fa59 	bl	800492c <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800347a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003480:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003484:	4619      	mov	r1, r3
 8003486:	481d      	ldr	r0, [pc, #116]	; (80034fc <BSP_LCD_MspInit+0x19c>)
 8003488:	f001 fa50 	bl	800492c <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800348c:	2348      	movs	r3, #72	; 0x48
 800348e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003490:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003494:	4619      	mov	r1, r3
 8003496:	481a      	ldr	r0, [pc, #104]	; (8003500 <BSP_LCD_MspInit+0x1a0>)
 8003498:	f001 fa48 	bl	800492c <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800349c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80034a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034a6:	4619      	mov	r1, r3
 80034a8:	4816      	ldr	r0, [pc, #88]	; (8003504 <BSP_LCD_MspInit+0x1a4>)
 80034aa:	f001 fa3f 	bl	800492c <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80034ae:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80034b2:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80034b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034b8:	4619      	mov	r1, r3
 80034ba:	4813      	ldr	r0, [pc, #76]	; (8003508 <BSP_LCD_MspInit+0x1a8>)
 80034bc:	f001 fa36 	bl	800492c <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80034c0:	2303      	movs	r3, #3
 80034c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80034c4:	2309      	movs	r3, #9
 80034c6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034cc:	4619      	mov	r1, r3
 80034ce:	480a      	ldr	r0, [pc, #40]	; (80034f8 <BSP_LCD_MspInit+0x198>)
 80034d0:	f001 fa2c 	bl	800492c <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80034d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80034da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034de:	4619      	mov	r1, r3
 80034e0:	4809      	ldr	r0, [pc, #36]	; (8003508 <BSP_LCD_MspInit+0x1a8>)
 80034e2:	f001 fa23 	bl	800492c <HAL_GPIO_Init>
}
 80034e6:	bf00      	nop
 80034e8:	3738      	adds	r7, #56	; 0x38
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40020000 	.word	0x40020000
 80034f8:	40020400 	.word	0x40020400
 80034fc:	40020800 	.word	0x40020800
 8003500:	40020c00 	.word	0x40020c00
 8003504:	40021400 	.word	0x40021400
 8003508:	40021800 	.word	0x40021800

0800350c <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800350c:	b5b0      	push	{r4, r5, r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	603a      	str	r2, [r7, #0]
 8003516:	80fb      	strh	r3, [r7, #6]
 8003518:	460b      	mov	r3, r1
 800351a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 800351c:	4b1e      	ldr	r3, [pc, #120]	; (8003598 <BSP_LCD_DrawPixel+0x8c>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01f      	beq.n	8003564 <BSP_LCD_DrawPixel+0x58>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (BSP_LCD_GetXSize()*BSP_LCD_GetYSize() - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180°
 8003524:	4b1d      	ldr	r3, [pc, #116]	; (800359c <BSP_LCD_DrawPixel+0x90>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a1d      	ldr	r2, [pc, #116]	; (80035a0 <BSP_LCD_DrawPixel+0x94>)
 800352a:	2134      	movs	r1, #52	; 0x34
 800352c:	fb01 f303 	mul.w	r3, r1, r3
 8003530:	4413      	add	r3, r2
 8003532:	335c      	adds	r3, #92	; 0x5c
 8003534:	681c      	ldr	r4, [r3, #0]
 8003536:	f7ff fbb5 	bl	8002ca4 <BSP_LCD_GetXSize>
 800353a:	4605      	mov	r5, r0
 800353c:	f7ff fbbe 	bl	8002cbc <BSP_LCD_GetYSize>
 8003540:	4603      	mov	r3, r0
 8003542:	fb03 f205 	mul.w	r2, r3, r5
 8003546:	88fb      	ldrh	r3, [r7, #6]
 8003548:	1ad5      	subs	r5, r2, r3
 800354a:	f7ff fbab 	bl	8002ca4 <BSP_LCD_GetXSize>
 800354e:	4602      	mov	r2, r0
 8003550:	88bb      	ldrh	r3, [r7, #4]
 8003552:	fb02 f303 	mul.w	r3, r2, r3
 8003556:	1aeb      	subs	r3, r5, r3
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4423      	add	r3, r4
 800355c:	461a      	mov	r2, r3
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003562:	e015      	b.n	8003590 <BSP_LCD_DrawPixel+0x84>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003564:	4b0d      	ldr	r3, [pc, #52]	; (800359c <BSP_LCD_DrawPixel+0x90>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a0d      	ldr	r2, [pc, #52]	; (80035a0 <BSP_LCD_DrawPixel+0x94>)
 800356a:	2134      	movs	r1, #52	; 0x34
 800356c:	fb01 f303 	mul.w	r3, r1, r3
 8003570:	4413      	add	r3, r2
 8003572:	335c      	adds	r3, #92	; 0x5c
 8003574:	681c      	ldr	r4, [r3, #0]
 8003576:	88bd      	ldrh	r5, [r7, #4]
 8003578:	f7ff fb94 	bl	8002ca4 <BSP_LCD_GetXSize>
 800357c:	4603      	mov	r3, r0
 800357e:	fb03 f205 	mul.w	r2, r3, r5
 8003582:	88fb      	ldrh	r3, [r7, #6]
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4423      	add	r3, r4
 800358a:	461a      	mov	r2, r3
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	6013      	str	r3, [r2, #0]
}
 8003590:	bf00      	nop
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bdb0      	pop	{r4, r5, r7, pc}
 8003598:	200009e0 	.word	0x200009e0
 800359c:	200009c0 	.word	0x200009c0
 80035a0:	200008a8 	.word	0x200008a8

080035a4 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	603a      	str	r2, [r7, #0]
 80035ae:	80fb      	strh	r3, [r7, #6]
 80035b0:	460b      	mov	r3, r1
 80035b2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	61fb      	str	r3, [r7, #28]
 80035b8:	2300      	movs	r3, #0
 80035ba:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 80035bc:	2300      	movs	r3, #0
 80035be:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80035c0:	4b53      	ldr	r3, [pc, #332]	; (8003710 <DrawChar+0x16c>)
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	4953      	ldr	r1, [pc, #332]	; (8003714 <DrawChar+0x170>)
 80035c6:	4613      	mov	r3, r2
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	4413      	add	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	3308      	adds	r3, #8
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	88db      	ldrh	r3, [r3, #6]
 80035d6:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80035d8:	4b4d      	ldr	r3, [pc, #308]	; (8003710 <DrawChar+0x16c>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	494d      	ldr	r1, [pc, #308]	; (8003714 <DrawChar+0x170>)
 80035de:	4613      	mov	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	4413      	add	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	440b      	add	r3, r1
 80035e8:	3308      	adds	r3, #8
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	889b      	ldrh	r3, [r3, #4]
 80035ee:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 80035f0:	8a3b      	ldrh	r3, [r7, #16]
 80035f2:	3307      	adds	r3, #7
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	da00      	bge.n	80035fa <DrawChar+0x56>
 80035f8:	3307      	adds	r3, #7
 80035fa:	10db      	asrs	r3, r3, #3
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	b2da      	uxtb	r2, r3
 8003602:	8a3b      	ldrh	r3, [r7, #16]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
 800360e:	e076      	b.n	80036fe <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003610:	8a3b      	ldrh	r3, [r7, #16]
 8003612:	3307      	adds	r3, #7
 8003614:	2b00      	cmp	r3, #0
 8003616:	da00      	bge.n	800361a <DrawChar+0x76>
 8003618:	3307      	adds	r3, #7
 800361a:	10db      	asrs	r3, r3, #3
 800361c:	461a      	mov	r2, r3
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	fb02 f303 	mul.w	r3, r2, r3
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	4413      	add	r3, r2
 8003628:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800362a:	8a3b      	ldrh	r3, [r7, #16]
 800362c:	3307      	adds	r3, #7
 800362e:	2b00      	cmp	r3, #0
 8003630:	da00      	bge.n	8003634 <DrawChar+0x90>
 8003632:	3307      	adds	r3, #7
 8003634:	10db      	asrs	r3, r3, #3
 8003636:	2b01      	cmp	r3, #1
 8003638:	d002      	beq.n	8003640 <DrawChar+0x9c>
 800363a:	2b02      	cmp	r3, #2
 800363c:	d004      	beq.n	8003648 <DrawChar+0xa4>
 800363e:	e00c      	b.n	800365a <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	617b      	str	r3, [r7, #20]
      break;
 8003646:	e016      	b.n	8003676 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	021b      	lsls	r3, r3, #8
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	3201      	adds	r2, #1
 8003652:	7812      	ldrb	r2, [r2, #0]
 8003654:	4313      	orrs	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
      break;
 8003658:	e00d      	b.n	8003676 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	041a      	lsls	r2, r3, #16
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	3301      	adds	r3, #1
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	021b      	lsls	r3, r3, #8
 8003668:	4313      	orrs	r3, r2
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	3202      	adds	r2, #2
 800366e:	7812      	ldrb	r2, [r2, #0]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]
      break;
 8003674:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003676:	2300      	movs	r3, #0
 8003678:	61bb      	str	r3, [r7, #24]
 800367a:	e036      	b.n	80036ea <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 800367c:	8a3a      	ldrh	r2, [r7, #16]
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	1ad2      	subs	r2, r2, r3
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	4413      	add	r3, r2
 8003686:	3b01      	subs	r3, #1
 8003688:	2201      	movs	r2, #1
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	461a      	mov	r2, r3
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d012      	beq.n	80036be <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	b29a      	uxth	r2, r3
 800369c:	88fb      	ldrh	r3, [r7, #6]
 800369e:	4413      	add	r3, r2
 80036a0:	b298      	uxth	r0, r3
 80036a2:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <DrawChar+0x16c>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	491b      	ldr	r1, [pc, #108]	; (8003714 <DrawChar+0x170>)
 80036a8:	4613      	mov	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	88bb      	ldrh	r3, [r7, #4]
 80036b6:	4619      	mov	r1, r3
 80036b8:	f7ff ff28 	bl	800350c <BSP_LCD_DrawPixel>
 80036bc:	e012      	b.n	80036e4 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	88fb      	ldrh	r3, [r7, #6]
 80036c4:	4413      	add	r3, r2
 80036c6:	b298      	uxth	r0, r3
 80036c8:	4b11      	ldr	r3, [pc, #68]	; (8003710 <DrawChar+0x16c>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	4911      	ldr	r1, [pc, #68]	; (8003714 <DrawChar+0x170>)
 80036ce:	4613      	mov	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	440b      	add	r3, r1
 80036d8:	3304      	adds	r3, #4
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	88bb      	ldrh	r3, [r7, #4]
 80036de:	4619      	mov	r1, r3
 80036e0:	f7ff ff14 	bl	800350c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	3301      	adds	r3, #1
 80036e8:	61bb      	str	r3, [r7, #24]
 80036ea:	8a3b      	ldrh	r3, [r7, #16]
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d3c4      	bcc.n	800367c <DrawChar+0xd8>
      } 
    }
    Ypos++;
 80036f2:	88bb      	ldrh	r3, [r7, #4]
 80036f4:	3301      	adds	r3, #1
 80036f6:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	3301      	adds	r3, #1
 80036fc:	61fb      	str	r3, [r7, #28]
 80036fe:	8a7b      	ldrh	r3, [r7, #18]
 8003700:	69fa      	ldr	r2, [r7, #28]
 8003702:	429a      	cmp	r2, r3
 8003704:	d384      	bcc.n	8003610 <DrawChar+0x6c>
  }
}
 8003706:	bf00      	nop
 8003708:	bf00      	nop
 800370a:	3720      	adds	r7, #32
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	200009c0 	.word	0x200009c0
 8003714:	200009c4 	.word	0x200009c4

08003718 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af02      	add	r7, sp, #8
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
 8003724:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003726:	4b16      	ldr	r3, [pc, #88]	; (8003780 <FillBuffer+0x68>)
 8003728:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800372c:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800372e:	4b14      	ldr	r3, [pc, #80]	; (8003780 <FillBuffer+0x68>)
 8003730:	2200      	movs	r2, #0
 8003732:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003734:	4a12      	ldr	r2, [pc, #72]	; (8003780 <FillBuffer+0x68>)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 800373a:	4b11      	ldr	r3, [pc, #68]	; (8003780 <FillBuffer+0x68>)
 800373c:	4a11      	ldr	r2, [pc, #68]	; (8003784 <FillBuffer+0x6c>)
 800373e:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003740:	480f      	ldr	r0, [pc, #60]	; (8003780 <FillBuffer+0x68>)
 8003742:	f000 fe5d 	bl	8004400 <HAL_DMA2D_Init>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d115      	bne.n	8003778 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 800374c:	68f9      	ldr	r1, [r7, #12]
 800374e:	480c      	ldr	r0, [pc, #48]	; (8003780 <FillBuffer+0x68>)
 8003750:	f000 ffbe 	bl	80046d0 <HAL_DMA2D_ConfigLayer>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10e      	bne.n	8003778 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69f9      	ldr	r1, [r7, #28]
 8003764:	4806      	ldr	r0, [pc, #24]	; (8003780 <FillBuffer+0x68>)
 8003766:	f000 fe9e 	bl	80044a6 <HAL_DMA2D_Start>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d103      	bne.n	8003778 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003770:	210a      	movs	r1, #10
 8003772:	4803      	ldr	r0, [pc, #12]	; (8003780 <FillBuffer+0x68>)
 8003774:	f000 fec2 	bl	80044fc <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003778:	bf00      	nop
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	20000950 	.word	0x20000950
 8003784:	4002b000 	.word	0x4002b000

08003788 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800378c:	4b29      	ldr	r3, [pc, #164]	; (8003834 <BSP_SDRAM_Init+0xac>)
 800378e:	4a2a      	ldr	r2, [pc, #168]	; (8003838 <BSP_SDRAM_Init+0xb0>)
 8003790:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003792:	4b2a      	ldr	r3, [pc, #168]	; (800383c <BSP_SDRAM_Init+0xb4>)
 8003794:	2202      	movs	r2, #2
 8003796:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003798:	4b28      	ldr	r3, [pc, #160]	; (800383c <BSP_SDRAM_Init+0xb4>)
 800379a:	2207      	movs	r2, #7
 800379c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800379e:	4b27      	ldr	r3, [pc, #156]	; (800383c <BSP_SDRAM_Init+0xb4>)
 80037a0:	2204      	movs	r2, #4
 80037a2:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80037a4:	4b25      	ldr	r3, [pc, #148]	; (800383c <BSP_SDRAM_Init+0xb4>)
 80037a6:	2207      	movs	r2, #7
 80037a8:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80037aa:	4b24      	ldr	r3, [pc, #144]	; (800383c <BSP_SDRAM_Init+0xb4>)
 80037ac:	2202      	movs	r2, #2
 80037ae:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80037b0:	4b22      	ldr	r3, [pc, #136]	; (800383c <BSP_SDRAM_Init+0xb4>)
 80037b2:	2202      	movs	r2, #2
 80037b4:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80037b6:	4b21      	ldr	r3, [pc, #132]	; (800383c <BSP_SDRAM_Init+0xb4>)
 80037b8:	2202      	movs	r2, #2
 80037ba:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80037bc:	4b1d      	ldr	r3, [pc, #116]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037be:	2201      	movs	r2, #1
 80037c0:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80037c2:	4b1c      	ldr	r3, [pc, #112]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80037c8:	4b1a      	ldr	r3, [pc, #104]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037ca:	2204      	movs	r2, #4
 80037cc:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80037ce:	4b19      	ldr	r3, [pc, #100]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037d0:	2210      	movs	r2, #16
 80037d2:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80037d4:	4b17      	ldr	r3, [pc, #92]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037d6:	2240      	movs	r2, #64	; 0x40
 80037d8:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80037da:	4b16      	ldr	r3, [pc, #88]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037dc:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80037e0:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80037e2:	4b14      	ldr	r3, [pc, #80]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80037e8:	4b12      	ldr	r3, [pc, #72]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037ee:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80037f0:	4b10      	ldr	r3, [pc, #64]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80037f6:	4b0f      	ldr	r3, [pc, #60]	; (8003834 <BSP_SDRAM_Init+0xac>)
 80037f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037fc:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80037fe:	2100      	movs	r1, #0
 8003800:	480c      	ldr	r0, [pc, #48]	; (8003834 <BSP_SDRAM_Init+0xac>)
 8003802:	f000 f87f 	bl	8003904 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003806:	490d      	ldr	r1, [pc, #52]	; (800383c <BSP_SDRAM_Init+0xb4>)
 8003808:	480a      	ldr	r0, [pc, #40]	; (8003834 <BSP_SDRAM_Init+0xac>)
 800380a:	f003 fba9 	bl	8006f60 <HAL_SDRAM_Init>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003814:	4b0a      	ldr	r3, [pc, #40]	; (8003840 <BSP_SDRAM_Init+0xb8>)
 8003816:	2201      	movs	r2, #1
 8003818:	701a      	strb	r2, [r3, #0]
 800381a:	e002      	b.n	8003822 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800381c:	4b08      	ldr	r3, [pc, #32]	; (8003840 <BSP_SDRAM_Init+0xb8>)
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003822:	f240 506a 	movw	r0, #1386	; 0x56a
 8003826:	f000 f80d 	bl	8003844 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800382a:	4b05      	ldr	r3, [pc, #20]	; (8003840 <BSP_SDRAM_Init+0xb8>)
 800382c:	781b      	ldrb	r3, [r3, #0]
}
 800382e:	4618      	mov	r0, r3
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	200009e4 	.word	0x200009e4
 8003838:	a0000140 	.word	0xa0000140
 800383c:	20000a18 	.word	0x20000a18
 8003840:	2000036c 	.word	0x2000036c

08003844 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003850:	4b2a      	ldr	r3, [pc, #168]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003852:	2201      	movs	r2, #1
 8003854:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003856:	4b29      	ldr	r3, [pc, #164]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003858:	2208      	movs	r2, #8
 800385a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800385c:	4b27      	ldr	r3, [pc, #156]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800385e:	2201      	movs	r2, #1
 8003860:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003862:	4b26      	ldr	r3, [pc, #152]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003864:	2200      	movs	r2, #0
 8003866:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003868:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800386c:	4923      	ldr	r1, [pc, #140]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800386e:	4824      	ldr	r0, [pc, #144]	; (8003900 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003870:	f003 fbb4 	bl	8006fdc <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003874:	2001      	movs	r0, #1
 8003876:	f000 facf 	bl	8003e18 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800387a:	4b20      	ldr	r3, [pc, #128]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800387c:	2202      	movs	r2, #2
 800387e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003880:	4b1e      	ldr	r3, [pc, #120]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003882:	2208      	movs	r2, #8
 8003884:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003886:	4b1d      	ldr	r3, [pc, #116]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003888:	2201      	movs	r2, #1
 800388a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800388c:	4b1b      	ldr	r3, [pc, #108]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800388e:	2200      	movs	r2, #0
 8003890:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003892:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003896:	4919      	ldr	r1, [pc, #100]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003898:	4819      	ldr	r0, [pc, #100]	; (8003900 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800389a:	f003 fb9f 	bl	8006fdc <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800389e:	4b17      	ldr	r3, [pc, #92]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038a0:	2203      	movs	r2, #3
 80038a2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80038a4:	4b15      	ldr	r3, [pc, #84]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038a6:	2208      	movs	r2, #8
 80038a8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80038aa:	4b14      	ldr	r3, [pc, #80]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038ac:	2204      	movs	r2, #4
 80038ae:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80038b0:	4b12      	ldr	r3, [pc, #72]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80038b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038ba:	4910      	ldr	r1, [pc, #64]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038bc:	4810      	ldr	r0, [pc, #64]	; (8003900 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80038be:	f003 fb8d 	bl	8006fdc <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80038c2:	f44f 730c 	mov.w	r3, #560	; 0x230
 80038c6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 80038c8:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038ca:	2204      	movs	r2, #4
 80038cc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80038ce:	4b0b      	ldr	r3, [pc, #44]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038d0:	2208      	movs	r2, #8
 80038d2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80038d4:	4b09      	ldr	r3, [pc, #36]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038d6:	2201      	movs	r2, #1
 80038d8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a07      	ldr	r2, [pc, #28]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038de:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80038e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038e4:	4905      	ldr	r1, [pc, #20]	; (80038fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038e6:	4806      	ldr	r0, [pc, #24]	; (8003900 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80038e8:	f003 fb78 	bl	8006fdc <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	4804      	ldr	r0, [pc, #16]	; (8003900 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80038f0:	f003 fb9f 	bl	8007032 <HAL_SDRAM_ProgramRefreshRate>
}
 80038f4:	bf00      	nop
 80038f6:	3710      	adds	r7, #16
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	20000a34 	.word	0x20000a34
 8003900:	200009e4 	.word	0x200009e4

08003904 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b090      	sub	sp, #64	; 0x40
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 80ec 	beq.w	8003aee <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	62bb      	str	r3, [r7, #40]	; 0x28
 800391a:	4b77      	ldr	r3, [pc, #476]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 800391c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391e:	4a76      	ldr	r2, [pc, #472]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	6393      	str	r3, [r2, #56]	; 0x38
 8003926:	4b74      	ldr	r3, [pc, #464]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003930:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003932:	2300      	movs	r3, #0
 8003934:	627b      	str	r3, [r7, #36]	; 0x24
 8003936:	4b70      	ldr	r3, [pc, #448]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	4a6f      	ldr	r2, [pc, #444]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 800393c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003940:	6313      	str	r3, [r2, #48]	; 0x30
 8003942:	4b6d      	ldr	r3, [pc, #436]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800394a:	627b      	str	r3, [r7, #36]	; 0x24
 800394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	4b69      	ldr	r3, [pc, #420]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	4a68      	ldr	r2, [pc, #416]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003958:	f043 0302 	orr.w	r3, r3, #2
 800395c:	6313      	str	r3, [r2, #48]	; 0x30
 800395e:	4b66      	ldr	r3, [pc, #408]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	623b      	str	r3, [r7, #32]
 8003968:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	61fb      	str	r3, [r7, #28]
 800396e:	4b62      	ldr	r3, [pc, #392]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	4a61      	ldr	r2, [pc, #388]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003974:	f043 0304 	orr.w	r3, r3, #4
 8003978:	6313      	str	r3, [r2, #48]	; 0x30
 800397a:	4b5f      	ldr	r3, [pc, #380]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	61fb      	str	r3, [r7, #28]
 8003984:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	4b5b      	ldr	r3, [pc, #364]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 800398c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398e:	4a5a      	ldr	r2, [pc, #360]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003990:	f043 0308 	orr.w	r3, r3, #8
 8003994:	6313      	str	r3, [r2, #48]	; 0x30
 8003996:	4b58      	ldr	r3, [pc, #352]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	f003 0308 	and.w	r3, r3, #8
 800399e:	61bb      	str	r3, [r7, #24]
 80039a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80039a2:	2300      	movs	r3, #0
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	4b54      	ldr	r3, [pc, #336]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	4a53      	ldr	r2, [pc, #332]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039ac:	f043 0310 	orr.w	r3, r3, #16
 80039b0:	6313      	str	r3, [r2, #48]	; 0x30
 80039b2:	4b51      	ldr	r3, [pc, #324]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	f003 0310 	and.w	r3, r3, #16
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	4b4d      	ldr	r3, [pc, #308]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	4a4c      	ldr	r2, [pc, #304]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039c8:	f043 0320 	orr.w	r3, r3, #32
 80039cc:	6313      	str	r3, [r2, #48]	; 0x30
 80039ce:	4b4a      	ldr	r3, [pc, #296]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	f003 0320 	and.w	r3, r3, #32
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	4b46      	ldr	r3, [pc, #280]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e2:	4a45      	ldr	r2, [pc, #276]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039e8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ea:	4b43      	ldr	r3, [pc, #268]	; (8003af8 <BSP_SDRAM_MspInit+0x1f4>)
 80039ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80039f6:	2302      	movs	r3, #2
 80039f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80039fa:	2302      	movs	r3, #2
 80039fc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80039fe:	2300      	movs	r3, #0
 8003a00:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003a02:	230c      	movs	r3, #12
 8003a04:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003a06:	2360      	movs	r3, #96	; 0x60
 8003a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003a0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a0e:	4619      	mov	r1, r3
 8003a10:	483a      	ldr	r0, [pc, #232]	; (8003afc <BSP_SDRAM_MspInit+0x1f8>)
 8003a12:	f000 ff8b 	bl	800492c <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003a16:	2301      	movs	r3, #1
 8003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003a1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4837      	ldr	r0, [pc, #220]	; (8003b00 <BSP_SDRAM_MspInit+0x1fc>)
 8003a22:	f000 ff83 	bl	800492c <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003a26:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003a2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a30:	4619      	mov	r1, r3
 8003a32:	4834      	ldr	r0, [pc, #208]	; (8003b04 <BSP_SDRAM_MspInit+0x200>)
 8003a34:	f000 ff7a 	bl	800492c <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003a38:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003a3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a42:	4619      	mov	r1, r3
 8003a44:	4830      	ldr	r0, [pc, #192]	; (8003b08 <BSP_SDRAM_MspInit+0x204>)
 8003a46:	f000 ff71 	bl	800492c <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003a4a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003a50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a54:	4619      	mov	r1, r3
 8003a56:	482d      	ldr	r0, [pc, #180]	; (8003b0c <BSP_SDRAM_MspInit+0x208>)
 8003a58:	f000 ff68 	bl	800492c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003a5c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003a60:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003a62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a66:	4619      	mov	r1, r3
 8003a68:	4829      	ldr	r0, [pc, #164]	; (8003b10 <BSP_SDRAM_MspInit+0x20c>)
 8003a6a:	f000 ff5f 	bl	800492c <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003a6e:	4b29      	ldr	r3, [pc, #164]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003a74:	4b27      	ldr	r3, [pc, #156]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a76:	2280      	movs	r2, #128	; 0x80
 8003a78:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003a7a:	4b26      	ldr	r3, [pc, #152]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a80:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003a82:	4b24      	ldr	r3, [pc, #144]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a88:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a8a:	4b22      	ldr	r3, [pc, #136]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a90:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003a92:	4b20      	ldr	r3, [pc, #128]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a94:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a98:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003a9a:	4b1e      	ldr	r3, [pc, #120]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003aa0:	4b1c      	ldr	r3, [pc, #112]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003aa2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003aa6:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003aa8:	4b1a      	ldr	r3, [pc, #104]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003aae:	4b19      	ldr	r3, [pc, #100]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003ab4:	4b17      	ldr	r3, [pc, #92]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003aba:	4b16      	ldr	r3, [pc, #88]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003ac0:	4b14      	ldr	r3, [pc, #80]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003ac2:	4a15      	ldr	r2, [pc, #84]	; (8003b18 <BSP_SDRAM_MspInit+0x214>)
 8003ac4:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003aca:	631a      	str	r2, [r3, #48]	; 0x30
 8003acc:	4a11      	ldr	r2, [pc, #68]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003ad2:	4810      	ldr	r0, [pc, #64]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003ad4:	f000 fb84 	bl	80041e0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003ad8:	480e      	ldr	r0, [pc, #56]	; (8003b14 <BSP_SDRAM_MspInit+0x210>)
 8003ada:	f000 fad3 	bl	8004084 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	210f      	movs	r1, #15
 8003ae2:	2038      	movs	r0, #56	; 0x38
 8003ae4:	f000 fa97 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003ae8:	2038      	movs	r0, #56	; 0x38
 8003aea:	f000 fab0 	bl	800404e <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003aee:	bf00      	nop
 8003af0:	3740      	adds	r7, #64	; 0x40
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	40023800 	.word	0x40023800
 8003afc:	40020400 	.word	0x40020400
 8003b00:	40020800 	.word	0x40020800
 8003b04:	40020c00 	.word	0x40020c00
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	40021400 	.word	0x40021400
 8003b10:	40021800 	.word	0x40021800
 8003b14:	20000a44 	.word	0x20000a44
 8003b18:	40026410 	.word	0x40026410

08003b1c <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	460a      	mov	r2, r1
 8003b26:	80fb      	strh	r3, [r7, #6]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003b30:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <BSP_TS_Init+0x64>)
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8003b36:	4a13      	ldr	r2, [pc, #76]	; (8003b84 <BSP_TS_Init+0x68>)
 8003b38:	88bb      	ldrh	r3, [r7, #4]
 8003b3a:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003b3c:	4b12      	ldr	r3, [pc, #72]	; (8003b88 <BSP_TS_Init+0x6c>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2082      	movs	r0, #130	; 0x82
 8003b42:	4798      	blx	r3
 8003b44:	4603      	mov	r3, r0
 8003b46:	461a      	mov	r2, r3
 8003b48:	f640 0311 	movw	r3, #2065	; 0x811
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d104      	bne.n	8003b5a <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003b50:	4b0e      	ldr	r3, [pc, #56]	; (8003b8c <BSP_TS_Init+0x70>)
 8003b52:	4a0d      	ldr	r2, [pc, #52]	; (8003b88 <BSP_TS_Init+0x6c>)
 8003b54:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003b56:	2300      	movs	r3, #0
 8003b58:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8003b5a:	7bfb      	ldrb	r3, [r7, #15]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d109      	bne.n	8003b74 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003b60:	4b0a      	ldr	r3, [pc, #40]	; (8003b8c <BSP_TS_Init+0x70>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2082      	movs	r0, #130	; 0x82
 8003b68:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003b6a:	4b08      	ldr	r3, [pc, #32]	; (8003b8c <BSP_TS_Init+0x70>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	2082      	movs	r0, #130	; 0x82
 8003b72:	4798      	blx	r3
  }

  return ret;
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	20000aa8 	.word	0x20000aa8
 8003b84:	20000aaa 	.word	0x20000aaa
 8003b88:	20000314 	.word	0x20000314
 8003b8c:	20000aa4 	.word	0x20000aa4

08003b90 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <BSP_TS_ITGetStatus+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	2082      	movs	r0, #130	; 0x82
 8003b9c:	4798      	blx	r3
 8003b9e:	4603      	mov	r3, r0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20000aa4 	.word	0x20000aa4

08003ba8 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003bb0:	4b4f      	ldr	r3, [pc, #316]	; (8003cf0 <BSP_TS_GetState+0x148>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	2082      	movs	r0, #130	; 0x82
 8003bb8:	4798      	blx	r3
 8003bba:	4603      	mov	r3, r0
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	881b      	ldrh	r3, [r3, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 808d 	beq.w	8003ce6 <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003bcc:	4b48      	ldr	r3, [pc, #288]	; (8003cf0 <BSP_TS_GetState+0x148>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	f107 020c 	add.w	r2, r7, #12
 8003bd6:	f107 010e 	add.w	r1, r7, #14
 8003bda:	2082      	movs	r0, #130	; 0x82
 8003bdc:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8003bde:	89bb      	ldrh	r3, [r7, #12]
 8003be0:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003be8:	89bb      	ldrh	r3, [r7, #12]
 8003bea:	4a42      	ldr	r2, [pc, #264]	; (8003cf4 <BSP_TS_GetState+0x14c>)
 8003bec:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf0:	08db      	lsrs	r3, r3, #3
 8003bf2:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 8003bf4:	8abb      	ldrh	r3, [r7, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d102      	bne.n	8003c00 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	82bb      	strh	r3, [r7, #20]
 8003bfe:	e008      	b.n	8003c12 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8003c00:	4b3d      	ldr	r3, [pc, #244]	; (8003cf8 <BSP_TS_GetState+0x150>)
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	8aba      	ldrh	r2, [r7, #20]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d903      	bls.n	8003c12 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8003c0a:	4b3b      	ldr	r3, [pc, #236]	; (8003cf8 <BSP_TS_GetState+0x150>)
 8003c0c:	881b      	ldrh	r3, [r3, #0]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 8003c12:	8abb      	ldrh	r3, [r7, #20]
 8003c14:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 8003c16:	89fb      	ldrh	r3, [r7, #14]
 8003c18:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d806      	bhi.n	8003c2e <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8003c20:	89fb      	ldrh	r3, [r7, #14]
 8003c22:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 8003c26:	330e      	adds	r3, #14
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	81fb      	strh	r3, [r7, #14]
 8003c2c:	e005      	b.n	8003c3a <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8003c2e:	89fb      	ldrh	r3, [r7, #14]
 8003c30:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 8003c34:	3308      	adds	r3, #8
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 8003c3a:	89fb      	ldrh	r3, [r7, #14]
 8003c3c:	4a2f      	ldr	r2, [pc, #188]	; (8003cfc <BSP_TS_GetState+0x154>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	08db      	lsrs	r3, r3, #3
 8003c44:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 8003c46:	8afb      	ldrh	r3, [r7, #22]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d102      	bne.n	8003c52 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	82fb      	strh	r3, [r7, #22]
 8003c50:	e008      	b.n	8003c64 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 8003c52:	4b2b      	ldr	r3, [pc, #172]	; (8003d00 <BSP_TS_GetState+0x158>)
 8003c54:	881b      	ldrh	r3, [r3, #0]
 8003c56:	8afa      	ldrh	r2, [r7, #22]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d903      	bls.n	8003c64 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8003c5c:	4b28      	ldr	r3, [pc, #160]	; (8003d00 <BSP_TS_GetState+0x158>)
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	3b01      	subs	r3, #1
 8003c62:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8003c64:	8afb      	ldrh	r3, [r7, #22]
 8003c66:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003c68:	89fb      	ldrh	r3, [r7, #14]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <BSP_TS_GetState+0x15c>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d906      	bls.n	8003c82 <BSP_TS_GetState+0xda>
 8003c74:	89fa      	ldrh	r2, [r7, #14]
 8003c76:	4b23      	ldr	r3, [pc, #140]	; (8003d04 <BSP_TS_GetState+0x15c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	e005      	b.n	8003c8e <BSP_TS_GetState+0xe6>
 8003c82:	4b20      	ldr	r3, [pc, #128]	; (8003d04 <BSP_TS_GetState+0x15c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	89fb      	ldrh	r3, [r7, #14]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8003c90:	89bb      	ldrh	r3, [r7, #12]
 8003c92:	461a      	mov	r2, r3
 8003c94:	4b1c      	ldr	r3, [pc, #112]	; (8003d08 <BSP_TS_GetState+0x160>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d906      	bls.n	8003caa <BSP_TS_GetState+0x102>
 8003c9c:	89ba      	ldrh	r2, [r7, #12]
 8003c9e:	4b1a      	ldr	r3, [pc, #104]	; (8003d08 <BSP_TS_GetState+0x160>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	e005      	b.n	8003cb6 <BSP_TS_GetState+0x10e>
 8003caa:	4b17      	ldr	r3, [pc, #92]	; (8003d08 <BSP_TS_GetState+0x160>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	b29a      	uxth	r2, r3
 8003cb0:	89bb      	ldrh	r3, [r7, #12]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003cb8:	8a7a      	ldrh	r2, [r7, #18]
 8003cba:	8a3b      	ldrh	r3, [r7, #16]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	2b05      	cmp	r3, #5
 8003cc0:	dd07      	ble.n	8003cd2 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8003cc2:	89fb      	ldrh	r3, [r7, #14]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4b0f      	ldr	r3, [pc, #60]	; (8003d04 <BSP_TS_GetState+0x15c>)
 8003cc8:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003cca:	89bb      	ldrh	r3, [r7, #12]
 8003ccc:	461a      	mov	r2, r3
 8003cce:	4b0e      	ldr	r3, [pc, #56]	; (8003d08 <BSP_TS_GetState+0x160>)
 8003cd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	; (8003d04 <BSP_TS_GetState+0x15c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003cdc:	4b0a      	ldr	r3, [pc, #40]	; (8003d08 <BSP_TS_GetState+0x160>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	809a      	strh	r2, [r3, #4]
  }
}
 8003ce6:	bf00      	nop
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000aa4 	.word	0x20000aa4
 8003cf4:	ba2e8ba3 	.word	0xba2e8ba3
 8003cf8:	20000aaa 	.word	0x20000aaa
 8003cfc:	88888889 	.word	0x88888889
 8003d00:	20000aa8 	.word	0x20000aa8
 8003d04:	20000aac 	.word	0x20000aac
 8003d08:	20000ab0 	.word	0x20000ab0

08003d0c <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 8003d10:	4b03      	ldr	r3, [pc, #12]	; (8003d20 <BSP_TS_ITClear+0x14>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	2082      	movs	r0, #130	; 0x82
 8003d18:	4798      	blx	r3
}
 8003d1a:	bf00      	nop
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000aa4 	.word	0x20000aa4

08003d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003d28:	4b0e      	ldr	r3, [pc, #56]	; (8003d64 <HAL_Init+0x40>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a0d      	ldr	r2, [pc, #52]	; (8003d64 <HAL_Init+0x40>)
 8003d2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d34:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <HAL_Init+0x40>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a0a      	ldr	r2, [pc, #40]	; (8003d64 <HAL_Init+0x40>)
 8003d3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d40:	4b08      	ldr	r3, [pc, #32]	; (8003d64 <HAL_Init+0x40>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a07      	ldr	r2, [pc, #28]	; (8003d64 <HAL_Init+0x40>)
 8003d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d4c:	2003      	movs	r0, #3
 8003d4e:	f000 f957 	bl	8004000 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d52:	200f      	movs	r0, #15
 8003d54:	f000 f810 	bl	8003d78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d58:	f000 f806 	bl	8003d68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40023c00 	.word	0x40023c00

08003d68 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
	...

08003d78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d80:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_InitTick+0x54>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	4b12      	ldr	r3, [pc, #72]	; (8003dd0 <HAL_InitTick+0x58>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 f967 	bl	800406a <HAL_SYSTICK_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e00e      	b.n	8003dc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b0f      	cmp	r3, #15
 8003daa:	d80a      	bhi.n	8003dc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003dac:	2200      	movs	r2, #0
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	f04f 30ff 	mov.w	r0, #4294967295
 8003db4:	f000 f92f 	bl	8004016 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003db8:	4a06      	ldr	r2, [pc, #24]	; (8003dd4 <HAL_InitTick+0x5c>)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e000      	b.n	8003dc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	200002d8 	.word	0x200002d8
 8003dd0:	20000374 	.word	0x20000374
 8003dd4:	20000370 	.word	0x20000370

08003dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ddc:	4b06      	ldr	r3, [pc, #24]	; (8003df8 <HAL_IncTick+0x20>)
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	461a      	mov	r2, r3
 8003de2:	4b06      	ldr	r3, [pc, #24]	; (8003dfc <HAL_IncTick+0x24>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4413      	add	r3, r2
 8003de8:	4a04      	ldr	r2, [pc, #16]	; (8003dfc <HAL_IncTick+0x24>)
 8003dea:	6013      	str	r3, [r2, #0]
}
 8003dec:	bf00      	nop
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000374 	.word	0x20000374
 8003dfc:	20000ab4 	.word	0x20000ab4

08003e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  return uwTick;
 8003e04:	4b03      	ldr	r3, [pc, #12]	; (8003e14 <HAL_GetTick+0x14>)
 8003e06:	681b      	ldr	r3, [r3, #0]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	20000ab4 	.word	0x20000ab4

08003e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e20:	f7ff ffee 	bl	8003e00 <HAL_GetTick>
 8003e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e30:	d005      	beq.n	8003e3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e32:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <HAL_Delay+0x44>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	461a      	mov	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e3e:	bf00      	nop
 8003e40:	f7ff ffde 	bl	8003e00 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d8f7      	bhi.n	8003e40 <HAL_Delay+0x28>
  {
  }
}
 8003e50:	bf00      	nop
 8003e52:	bf00      	nop
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000374 	.word	0x20000374

08003e60 <__NVIC_SetPriorityGrouping>:
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e70:	4b0c      	ldr	r3, [pc, #48]	; (8003ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e92:	4a04      	ldr	r2, [pc, #16]	; (8003ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	60d3      	str	r3, [r2, #12]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	e000ed00 	.word	0xe000ed00

08003ea8 <__NVIC_GetPriorityGrouping>:
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eac:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	0a1b      	lsrs	r3, r3, #8
 8003eb2:	f003 0307 	and.w	r3, r3, #7
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	e000ed00 	.word	0xe000ed00

08003ec4 <__NVIC_EnableIRQ>:
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	db0b      	blt.n	8003eee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	f003 021f 	and.w	r2, r3, #31
 8003edc:	4907      	ldr	r1, [pc, #28]	; (8003efc <__NVIC_EnableIRQ+0x38>)
 8003ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	2001      	movs	r0, #1
 8003ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	e000e100 	.word	0xe000e100

08003f00 <__NVIC_SetPriority>:
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	6039      	str	r1, [r7, #0]
 8003f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	db0a      	blt.n	8003f2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	490c      	ldr	r1, [pc, #48]	; (8003f4c <__NVIC_SetPriority+0x4c>)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	0112      	lsls	r2, r2, #4
 8003f20:	b2d2      	uxtb	r2, r2
 8003f22:	440b      	add	r3, r1
 8003f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f28:	e00a      	b.n	8003f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	4908      	ldr	r1, [pc, #32]	; (8003f50 <__NVIC_SetPriority+0x50>)
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	f003 030f 	and.w	r3, r3, #15
 8003f36:	3b04      	subs	r3, #4
 8003f38:	0112      	lsls	r2, r2, #4
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	761a      	strb	r2, [r3, #24]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	e000e100 	.word	0xe000e100
 8003f50:	e000ed00 	.word	0xe000ed00

08003f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b089      	sub	sp, #36	; 0x24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f1c3 0307 	rsb	r3, r3, #7
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	bf28      	it	cs
 8003f72:	2304      	movcs	r3, #4
 8003f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3304      	adds	r3, #4
 8003f7a:	2b06      	cmp	r3, #6
 8003f7c:	d902      	bls.n	8003f84 <NVIC_EncodePriority+0x30>
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	3b03      	subs	r3, #3
 8003f82:	e000      	b.n	8003f86 <NVIC_EncodePriority+0x32>
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f88:	f04f 32ff 	mov.w	r2, #4294967295
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43da      	mvns	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	401a      	ands	r2, r3
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa6:	43d9      	mvns	r1, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fac:	4313      	orrs	r3, r2
         );
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3724      	adds	r7, #36	; 0x24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
	...

08003fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fcc:	d301      	bcc.n	8003fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e00f      	b.n	8003ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fd2:	4a0a      	ldr	r2, [pc, #40]	; (8003ffc <SysTick_Config+0x40>)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fda:	210f      	movs	r1, #15
 8003fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe0:	f7ff ff8e 	bl	8003f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fe4:	4b05      	ldr	r3, [pc, #20]	; (8003ffc <SysTick_Config+0x40>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fea:	4b04      	ldr	r3, [pc, #16]	; (8003ffc <SysTick_Config+0x40>)
 8003fec:	2207      	movs	r2, #7
 8003fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	e000e010 	.word	0xe000e010

08004000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff ff29 	bl	8003e60 <__NVIC_SetPriorityGrouping>
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004016:	b580      	push	{r7, lr}
 8004018:	b086      	sub	sp, #24
 800401a:	af00      	add	r7, sp, #0
 800401c:	4603      	mov	r3, r0
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004024:	2300      	movs	r3, #0
 8004026:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004028:	f7ff ff3e 	bl	8003ea8 <__NVIC_GetPriorityGrouping>
 800402c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	6978      	ldr	r0, [r7, #20]
 8004034:	f7ff ff8e 	bl	8003f54 <NVIC_EncodePriority>
 8004038:	4602      	mov	r2, r0
 800403a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800403e:	4611      	mov	r1, r2
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff ff5d 	bl	8003f00 <__NVIC_SetPriority>
}
 8004046:	bf00      	nop
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b082      	sub	sp, #8
 8004052:	af00      	add	r7, sp, #0
 8004054:	4603      	mov	r3, r0
 8004056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff ff31 	bl	8003ec4 <__NVIC_EnableIRQ>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7ff ffa2 	bl	8003fbc <SysTick_Config>
 8004078:	4603      	mov	r3, r0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004090:	f7ff feb6 	bl	8003e00 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e099      	b.n	80041d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2202      	movs	r2, #2
 80040ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040c0:	e00f      	b.n	80040e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040c2:	f7ff fe9d 	bl	8003e00 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b05      	cmp	r3, #5
 80040ce:	d908      	bls.n	80040e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2220      	movs	r2, #32
 80040d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2203      	movs	r2, #3
 80040da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e078      	b.n	80041d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1e8      	bne.n	80040c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	4b38      	ldr	r3, [pc, #224]	; (80041dc <HAL_DMA_Init+0x158>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800410e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800411a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004126:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	2b04      	cmp	r3, #4
 800413a:	d107      	bne.n	800414c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004144:	4313      	orrs	r3, r2
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f023 0307 	bic.w	r3, r3, #7
 8004162:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4313      	orrs	r3, r2
 800416c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	2b04      	cmp	r3, #4
 8004174:	d117      	bne.n	80041a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00e      	beq.n	80041a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 f8bd 	bl	8004308 <DMA_CheckFifoParam>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d008      	beq.n	80041a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2240      	movs	r2, #64	; 0x40
 8004198:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80041a2:	2301      	movs	r3, #1
 80041a4:	e016      	b.n	80041d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f874 	bl	800429c <DMA_CalcBaseAndBitshift>
 80041b4:	4603      	mov	r3, r0
 80041b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041bc:	223f      	movs	r2, #63	; 0x3f
 80041be:	409a      	lsls	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3718      	adds	r7, #24
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	f010803f 	.word	0xf010803f

080041e0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e050      	b.n	8004294 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d101      	bne.n	8004202 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80041fe:	2302      	movs	r3, #2
 8004200:	e048      	b.n	8004294 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0201 	bic.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2200      	movs	r2, #0
 8004220:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2200      	movs	r2, #0
 8004230:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2200      	movs	r2, #0
 8004238:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2221      	movs	r2, #33	; 0x21
 8004240:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f82a 	bl	800429c <DMA_CalcBaseAndBitshift>
 8004248:	4603      	mov	r3, r0
 800424a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004274:	223f      	movs	r2, #63	; 0x3f
 8004276:	409a      	lsls	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	3b10      	subs	r3, #16
 80042ac:	4a14      	ldr	r2, [pc, #80]	; (8004300 <DMA_CalcBaseAndBitshift+0x64>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	091b      	lsrs	r3, r3, #4
 80042b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042b6:	4a13      	ldr	r2, [pc, #76]	; (8004304 <DMA_CalcBaseAndBitshift+0x68>)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	d909      	bls.n	80042de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	1d1a      	adds	r2, r3, #4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	659a      	str	r2, [r3, #88]	; 0x58
 80042dc:	e007      	b.n	80042ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042e6:	f023 0303 	bic.w	r3, r3, #3
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	aaaaaaab 	.word	0xaaaaaaab
 8004304:	0800d8c4 	.word	0x0800d8c4

08004308 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d11f      	bne.n	8004362 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d856      	bhi.n	80043d6 <DMA_CheckFifoParam+0xce>
 8004328:	a201      	add	r2, pc, #4	; (adr r2, 8004330 <DMA_CheckFifoParam+0x28>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	08004341 	.word	0x08004341
 8004334:	08004353 	.word	0x08004353
 8004338:	08004341 	.word	0x08004341
 800433c:	080043d7 	.word	0x080043d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d046      	beq.n	80043da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004350:	e043      	b.n	80043da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004356:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800435a:	d140      	bne.n	80043de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004360:	e03d      	b.n	80043de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436a:	d121      	bne.n	80043b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b03      	cmp	r3, #3
 8004370:	d837      	bhi.n	80043e2 <DMA_CheckFifoParam+0xda>
 8004372:	a201      	add	r2, pc, #4	; (adr r2, 8004378 <DMA_CheckFifoParam+0x70>)
 8004374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004378:	08004389 	.word	0x08004389
 800437c:	0800438f 	.word	0x0800438f
 8004380:	08004389 	.word	0x08004389
 8004384:	080043a1 	.word	0x080043a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
      break;
 800438c:	e030      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d025      	beq.n	80043e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800439e:	e022      	b.n	80043e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043a8:	d11f      	bne.n	80043ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043ae:	e01c      	b.n	80043ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d903      	bls.n	80043be <DMA_CheckFifoParam+0xb6>
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d003      	beq.n	80043c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043bc:	e018      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
      break;
 80043c2:	e015      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00e      	beq.n	80043ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
      break;
 80043d4:	e00b      	b.n	80043ee <DMA_CheckFifoParam+0xe6>
      break;
 80043d6:	bf00      	nop
 80043d8:	e00a      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e008      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e006      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
 80043e4:	e004      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e002      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043ee:	bf00      	nop
    }
  } 
  
  return status; 
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop

08004400 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e03b      	b.n	800448a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d106      	bne.n	800442c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 f833 	bl	8004492 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2202      	movs	r2, #2
 8004430:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004450:	f023 0107 	bic.w	r1, r3, #7
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689a      	ldr	r2, [r3, #8]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004466:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800446a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	68d1      	ldr	r1, [r2, #12]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6812      	ldr	r2, [r2, #0]
 8004476:	430b      	orrs	r3, r1
 8004478:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800449a:	bf00      	nop
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr

080044a6 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b086      	sub	sp, #24
 80044aa:	af02      	add	r7, sp, #8
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	607a      	str	r2, [r7, #4]
 80044b2:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_DMA2D_Start+0x1c>
 80044be:	2302      	movs	r3, #2
 80044c0:	e018      	b.n	80044f4 <HAL_DMA2D_Start+0x4e>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2202      	movs	r2, #2
 80044ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 f989 	bl	80047f4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0201 	orr.w	r2, r2, #1
 80044f0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b086      	sub	sp, #24
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004506:	2300      	movs	r3, #0
 8004508:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d056      	beq.n	80045c6 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8004518:	f7ff fc72 	bl	8003e00 <HAL_GetTick>
 800451c:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800451e:	e04b      	b.n	80045b8 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800452e:	2b00      	cmp	r3, #0
 8004530:	d023      	beq.n	800457a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b00      	cmp	r3, #0
 800453a:	d005      	beq.n	8004548 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004540:	f043 0202 	orr.w	r2, r3, #2
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d005      	beq.n	800455e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004556:	f043 0201 	orr.w	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2221      	movs	r2, #33	; 0x21
 8004564:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2204      	movs	r2, #4
 800456a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e0a5      	b.n	80046c6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004580:	d01a      	beq.n	80045b8 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004582:	f7ff fc3d 	bl	8003e00 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d302      	bcc.n	8004598 <HAL_DMA2D_PollForTransfer+0x9c>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d10f      	bne.n	80045b8 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459c:	f043 0220 	orr.w	r2, r3, #32
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2203      	movs	r2, #3
 80045a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e086      	b.n	80046c6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0ac      	beq.n	8004520 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4313      	orrs	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d061      	beq.n	80046ac <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80045e8:	f7ff fc0a 	bl	8003e00 <HAL_GetTick>
 80045ec:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80045ee:	e056      	b.n	800469e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d02e      	beq.n	8004660 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f003 0308 	and.w	r3, r3, #8
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004610:	f043 0204 	orr.w	r2, r3, #4
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f003 0320 	and.w	r3, r3, #32
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004626:	f043 0202 	orr.w	r2, r3, #2
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d005      	beq.n	8004644 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800463c:	f043 0201 	orr.w	r2, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2229      	movs	r2, #41	; 0x29
 800464a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2204      	movs	r2, #4
 8004650:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e032      	b.n	80046c6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d01a      	beq.n	800469e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004668:	f7ff fbca 	bl	8003e00 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	429a      	cmp	r2, r3
 8004676:	d302      	bcc.n	800467e <HAL_DMA2D_PollForTransfer+0x182>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10f      	bne.n	800469e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004682:	f043 0220 	orr.w	r2, r3, #32
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2203      	movs	r2, #3
 800468e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e013      	b.n	80046c6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0a1      	beq.n	80045f0 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2212      	movs	r2, #18
 80046b2:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
	...

080046d0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b087      	sub	sp, #28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d101      	bne.n	80046f0 <HAL_DMA2D_ConfigLayer+0x20>
 80046ec:	2302      	movs	r3, #2
 80046ee:	e079      	b.n	80047e4 <HAL_DMA2D_ConfigLayer+0x114>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	3318      	adds	r3, #24
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	4413      	add	r3, r2
 800470a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	041b      	lsls	r3, r3, #16
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800471a:	4b35      	ldr	r3, [pc, #212]	; (80047f0 <HAL_DMA2D_ConfigLayer+0x120>)
 800471c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b0a      	cmp	r3, #10
 8004724:	d003      	beq.n	800472e <HAL_DMA2D_ConfigLayer+0x5e>
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b09      	cmp	r3, #9
 800472c:	d107      	bne.n	800473e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	e005      	b.n	800474a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	061b      	lsls	r3, r3, #24
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d120      	bne.n	8004792 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	43db      	mvns	r3, r3
 800475a:	ea02 0103 	and.w	r1, r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	430a      	orrs	r2, r1
 8004766:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	6812      	ldr	r2, [r2, #0]
 8004770:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2b0a      	cmp	r3, #10
 8004778:	d003      	beq.n	8004782 <HAL_DMA2D_ConfigLayer+0xb2>
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b09      	cmp	r3, #9
 8004780:	d127      	bne.n	80047d2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800478e:	629a      	str	r2, [r3, #40]	; 0x28
 8004790:	e01f      	b.n	80047d2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	69da      	ldr	r2, [r3, #28]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	43db      	mvns	r3, r3
 800479c:	ea02 0103 	and.w	r1, r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	6812      	ldr	r2, [r2, #0]
 80047b2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b0a      	cmp	r3, #10
 80047ba:	d003      	beq.n	80047c4 <HAL_DMA2D_ConfigLayer+0xf4>
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b09      	cmp	r3, #9
 80047c2:	d106      	bne.n	80047d2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80047d0:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	371c      	adds	r7, #28
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	ff03000f 	.word	0xff03000f

080047f4 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b08b      	sub	sp, #44	; 0x2c
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
 8004800:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004808:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	041a      	lsls	r2, r3, #16
 8004810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004812:	431a      	orrs	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800482c:	d174      	bne.n	8004918 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004834:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800483c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004844:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d108      	bne.n	8004866 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	431a      	orrs	r2, r3
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	4313      	orrs	r3, r2
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	627b      	str	r3, [r7, #36]	; 0x24
 8004864:	e053      	b.n	800490e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d106      	bne.n	800487c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	4313      	orrs	r3, r2
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
 800487a:	e048      	b.n	800490e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	2b02      	cmp	r3, #2
 8004882:	d111      	bne.n	80048a8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	0cdb      	lsrs	r3, r3, #19
 8004888:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	0a9b      	lsrs	r3, r3, #10
 800488e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	08db      	lsrs	r3, r3, #3
 8004894:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	015a      	lsls	r2, r3, #5
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	02db      	lsls	r3, r3, #11
 800489e:	4313      	orrs	r3, r2
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	627b      	str	r3, [r7, #36]	; 0x24
 80048a6:	e032      	b.n	800490e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2b03      	cmp	r3, #3
 80048ae:	d117      	bne.n	80048e0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80048b0:	6a3b      	ldr	r3, [r7, #32]
 80048b2:	0fdb      	lsrs	r3, r3, #31
 80048b4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	0cdb      	lsrs	r3, r3, #19
 80048ba:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	0adb      	lsrs	r3, r3, #11
 80048c0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	08db      	lsrs	r3, r3, #3
 80048c6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	029b      	lsls	r3, r3, #10
 80048d0:	431a      	orrs	r2, r3
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	03db      	lsls	r3, r3, #15
 80048d6:	4313      	orrs	r3, r2
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
 80048de:	e016      	b.n	800490e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80048e0:	6a3b      	ldr	r3, [r7, #32]
 80048e2:	0f1b      	lsrs	r3, r3, #28
 80048e4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	0d1b      	lsrs	r3, r3, #20
 80048ea:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	0b1b      	lsrs	r3, r3, #12
 80048f0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	091b      	lsrs	r3, r3, #4
 80048f6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	011a      	lsls	r2, r3, #4
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	021b      	lsls	r3, r3, #8
 8004900:	431a      	orrs	r2, r3
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	031b      	lsls	r3, r3, #12
 8004906:	4313      	orrs	r3, r2
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004914:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004916:	e003      	b.n	8004920 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	60da      	str	r2, [r3, #12]
}
 8004920:	bf00      	nop
 8004922:	372c      	adds	r7, #44	; 0x2c
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800492c:	b480      	push	{r7}
 800492e:	b089      	sub	sp, #36	; 0x24
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004936:	2300      	movs	r3, #0
 8004938:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800493a:	2300      	movs	r3, #0
 800493c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800493e:	2300      	movs	r3, #0
 8004940:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004942:	2300      	movs	r3, #0
 8004944:	61fb      	str	r3, [r7, #28]
 8004946:	e177      	b.n	8004c38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004948:	2201      	movs	r2, #1
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	fa02 f303 	lsl.w	r3, r2, r3
 8004950:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4013      	ands	r3, r2
 800495a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	429a      	cmp	r2, r3
 8004962:	f040 8166 	bne.w	8004c32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d00b      	beq.n	8004986 <HAL_GPIO_Init+0x5a>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d007      	beq.n	8004986 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800497a:	2b11      	cmp	r3, #17
 800497c:	d003      	beq.n	8004986 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2b12      	cmp	r3, #18
 8004984:	d130      	bne.n	80049e8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	2203      	movs	r2, #3
 8004992:	fa02 f303 	lsl.w	r3, r2, r3
 8004996:	43db      	mvns	r3, r3
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	4013      	ands	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	69ba      	ldr	r2, [r7, #24]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049bc:	2201      	movs	r2, #1
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	43db      	mvns	r3, r3
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4013      	ands	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	091b      	lsrs	r3, r3, #4
 80049d2:	f003 0201 	and.w	r2, r3, #1
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	4313      	orrs	r3, r2
 80049e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	2203      	movs	r2, #3
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	43db      	mvns	r3, r3
 80049fa:	69ba      	ldr	r2, [r7, #24]
 80049fc:	4013      	ands	r3, r2
 80049fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0c:	69ba      	ldr	r2, [r7, #24]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0xfc>
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b12      	cmp	r3, #18
 8004a26:	d123      	bne.n	8004a70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	08da      	lsrs	r2, r3, #3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3208      	adds	r2, #8
 8004a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	f003 0307 	and.w	r3, r3, #7
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	220f      	movs	r2, #15
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	43db      	mvns	r3, r3
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	f003 0307 	and.w	r3, r3, #7
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	08da      	lsrs	r2, r3, #3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	3208      	adds	r2, #8
 8004a6a:	69b9      	ldr	r1, [r7, #24]
 8004a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	43db      	mvns	r3, r3
 8004a82:	69ba      	ldr	r2, [r7, #24]
 8004a84:	4013      	ands	r3, r2
 8004a86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 0203 	and.w	r2, r3, #3
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	005b      	lsls	r3, r3, #1
 8004a94:	fa02 f303 	lsl.w	r3, r2, r3
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 80c0 	beq.w	8004c32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60fb      	str	r3, [r7, #12]
 8004ab6:	4b66      	ldr	r3, [pc, #408]	; (8004c50 <HAL_GPIO_Init+0x324>)
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aba:	4a65      	ldr	r2, [pc, #404]	; (8004c50 <HAL_GPIO_Init+0x324>)
 8004abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ac2:	4b63      	ldr	r3, [pc, #396]	; (8004c50 <HAL_GPIO_Init+0x324>)
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ace:	4a61      	ldr	r2, [pc, #388]	; (8004c54 <HAL_GPIO_Init+0x328>)
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	089b      	lsrs	r3, r3, #2
 8004ad4:	3302      	adds	r3, #2
 8004ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	220f      	movs	r2, #15
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	43db      	mvns	r3, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	4013      	ands	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a58      	ldr	r2, [pc, #352]	; (8004c58 <HAL_GPIO_Init+0x32c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d037      	beq.n	8004b6a <HAL_GPIO_Init+0x23e>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a57      	ldr	r2, [pc, #348]	; (8004c5c <HAL_GPIO_Init+0x330>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d031      	beq.n	8004b66 <HAL_GPIO_Init+0x23a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a56      	ldr	r2, [pc, #344]	; (8004c60 <HAL_GPIO_Init+0x334>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d02b      	beq.n	8004b62 <HAL_GPIO_Init+0x236>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a55      	ldr	r2, [pc, #340]	; (8004c64 <HAL_GPIO_Init+0x338>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d025      	beq.n	8004b5e <HAL_GPIO_Init+0x232>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a54      	ldr	r2, [pc, #336]	; (8004c68 <HAL_GPIO_Init+0x33c>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d01f      	beq.n	8004b5a <HAL_GPIO_Init+0x22e>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a53      	ldr	r2, [pc, #332]	; (8004c6c <HAL_GPIO_Init+0x340>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d019      	beq.n	8004b56 <HAL_GPIO_Init+0x22a>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a52      	ldr	r2, [pc, #328]	; (8004c70 <HAL_GPIO_Init+0x344>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <HAL_GPIO_Init+0x226>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a51      	ldr	r2, [pc, #324]	; (8004c74 <HAL_GPIO_Init+0x348>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d00d      	beq.n	8004b4e <HAL_GPIO_Init+0x222>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a50      	ldr	r2, [pc, #320]	; (8004c78 <HAL_GPIO_Init+0x34c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d007      	beq.n	8004b4a <HAL_GPIO_Init+0x21e>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a4f      	ldr	r2, [pc, #316]	; (8004c7c <HAL_GPIO_Init+0x350>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d101      	bne.n	8004b46 <HAL_GPIO_Init+0x21a>
 8004b42:	2309      	movs	r3, #9
 8004b44:	e012      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b46:	230a      	movs	r3, #10
 8004b48:	e010      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b4a:	2308      	movs	r3, #8
 8004b4c:	e00e      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b4e:	2307      	movs	r3, #7
 8004b50:	e00c      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b52:	2306      	movs	r3, #6
 8004b54:	e00a      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b56:	2305      	movs	r3, #5
 8004b58:	e008      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b5a:	2304      	movs	r3, #4
 8004b5c:	e006      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e004      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b62:	2302      	movs	r3, #2
 8004b64:	e002      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e000      	b.n	8004b6c <HAL_GPIO_Init+0x240>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	f002 0203 	and.w	r2, r2, #3
 8004b72:	0092      	lsls	r2, r2, #2
 8004b74:	4093      	lsls	r3, r2
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b7c:	4935      	ldr	r1, [pc, #212]	; (8004c54 <HAL_GPIO_Init+0x328>)
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	089b      	lsrs	r3, r3, #2
 8004b82:	3302      	adds	r3, #2
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b8a:	4b3d      	ldr	r3, [pc, #244]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	43db      	mvns	r3, r3
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	4013      	ands	r3, r2
 8004b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bae:	4a34      	ldr	r2, [pc, #208]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004bb4:	4b32      	ldr	r3, [pc, #200]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	43db      	mvns	r3, r3
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004bd8:	4a29      	ldr	r2, [pc, #164]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bde:	4b28      	ldr	r3, [pc, #160]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	43db      	mvns	r3, r3
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4013      	ands	r3, r2
 8004bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c02:	4a1f      	ldr	r2, [pc, #124]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c08:	4b1d      	ldr	r3, [pc, #116]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	43db      	mvns	r3, r3
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	4013      	ands	r3, r2
 8004c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c2c:	4a14      	ldr	r2, [pc, #80]	; (8004c80 <HAL_GPIO_Init+0x354>)
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	3301      	adds	r3, #1
 8004c36:	61fb      	str	r3, [r7, #28]
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	2b0f      	cmp	r3, #15
 8004c3c:	f67f ae84 	bls.w	8004948 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c40:	bf00      	nop
 8004c42:	bf00      	nop
 8004c44:	3724      	adds	r7, #36	; 0x24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	40023800 	.word	0x40023800
 8004c54:	40013800 	.word	0x40013800
 8004c58:	40020000 	.word	0x40020000
 8004c5c:	40020400 	.word	0x40020400
 8004c60:	40020800 	.word	0x40020800
 8004c64:	40020c00 	.word	0x40020c00
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	40021400 	.word	0x40021400
 8004c70:	40021800 	.word	0x40021800
 8004c74:	40021c00 	.word	0x40021c00
 8004c78:	40022000 	.word	0x40022000
 8004c7c:	40022400 	.word	0x40022400
 8004c80:	40013c00 	.word	0x40013c00

08004c84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	887b      	ldrh	r3, [r7, #2]
 8004c96:	4013      	ands	r3, r2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	73fb      	strb	r3, [r7, #15]
 8004ca0:	e001      	b.n	8004ca6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	807b      	strh	r3, [r7, #2]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cc4:	787b      	ldrb	r3, [r7, #1]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cca:	887a      	ldrh	r2, [r7, #2]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cd0:	e003      	b.n	8004cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cd2:	887b      	ldrh	r3, [r7, #2]
 8004cd4:	041a      	lsls	r2, r3, #16
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	619a      	str	r2, [r3, #24]
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
 8004cee:	460b      	mov	r3, r1
 8004cf0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	695a      	ldr	r2, [r3, #20]
 8004cf6:	887b      	ldrh	r3, [r7, #2]
 8004cf8:	401a      	ands	r2, r3
 8004cfa:	887b      	ldrh	r3, [r7, #2]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d104      	bne.n	8004d0a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004d00:	887b      	ldrh	r3, [r7, #2]
 8004d02:	041a      	lsls	r2, r3, #16
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004d08:	e002      	b.n	8004d10 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004d0a:	887a      	ldrh	r2, [r7, #2]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	619a      	str	r2, [r3, #24]
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e12b      	b.n	8004f86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f95d 	bl	8005002 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2224      	movs	r2, #36	; 0x24
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0201 	bic.w	r2, r2, #1
 8004d5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d80:	f001 ff1a 	bl	8006bb8 <HAL_RCC_GetPCLK1Freq>
 8004d84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	4a81      	ldr	r2, [pc, #516]	; (8004f90 <HAL_I2C_Init+0x274>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d807      	bhi.n	8004da0 <HAL_I2C_Init+0x84>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4a80      	ldr	r2, [pc, #512]	; (8004f94 <HAL_I2C_Init+0x278>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	bf94      	ite	ls
 8004d98:	2301      	movls	r3, #1
 8004d9a:	2300      	movhi	r3, #0
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	e006      	b.n	8004dae <HAL_I2C_Init+0x92>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4a7d      	ldr	r2, [pc, #500]	; (8004f98 <HAL_I2C_Init+0x27c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	bf94      	ite	ls
 8004da8:	2301      	movls	r3, #1
 8004daa:	2300      	movhi	r3, #0
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e0e7      	b.n	8004f86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4a78      	ldr	r2, [pc, #480]	; (8004f9c <HAL_I2C_Init+0x280>)
 8004dba:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbe:	0c9b      	lsrs	r3, r3, #18
 8004dc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	4a6a      	ldr	r2, [pc, #424]	; (8004f90 <HAL_I2C_Init+0x274>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d802      	bhi.n	8004df0 <HAL_I2C_Init+0xd4>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	3301      	adds	r3, #1
 8004dee:	e009      	b.n	8004e04 <HAL_I2C_Init+0xe8>
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004df6:	fb02 f303 	mul.w	r3, r2, r3
 8004dfa:	4a69      	ldr	r2, [pc, #420]	; (8004fa0 <HAL_I2C_Init+0x284>)
 8004dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004e00:	099b      	lsrs	r3, r3, #6
 8004e02:	3301      	adds	r3, #1
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	6812      	ldr	r2, [r2, #0]
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	495c      	ldr	r1, [pc, #368]	; (8004f90 <HAL_I2C_Init+0x274>)
 8004e20:	428b      	cmp	r3, r1
 8004e22:	d819      	bhi.n	8004e58 <HAL_I2C_Init+0x13c>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	1e59      	subs	r1, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e32:	1c59      	adds	r1, r3, #1
 8004e34:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004e38:	400b      	ands	r3, r1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <HAL_I2C_Init+0x138>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	1e59      	subs	r1, r3, #1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e52:	e051      	b.n	8004ef8 <HAL_I2C_Init+0x1dc>
 8004e54:	2304      	movs	r3, #4
 8004e56:	e04f      	b.n	8004ef8 <HAL_I2C_Init+0x1dc>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d111      	bne.n	8004e84 <HAL_I2C_Init+0x168>
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	1e58      	subs	r0, r3, #1
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6859      	ldr	r1, [r3, #4]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	440b      	add	r3, r1
 8004e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e72:	3301      	adds	r3, #1
 8004e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	bf0c      	ite	eq
 8004e7c:	2301      	moveq	r3, #1
 8004e7e:	2300      	movne	r3, #0
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	e012      	b.n	8004eaa <HAL_I2C_Init+0x18e>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	1e58      	subs	r0, r3, #1
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6859      	ldr	r1, [r3, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	0099      	lsls	r1, r3, #2
 8004e94:	440b      	add	r3, r1
 8004e96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bf0c      	ite	eq
 8004ea4:	2301      	moveq	r3, #1
 8004ea6:	2300      	movne	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <HAL_I2C_Init+0x196>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e022      	b.n	8004ef8 <HAL_I2C_Init+0x1dc>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10e      	bne.n	8004ed8 <HAL_I2C_Init+0x1bc>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	1e58      	subs	r0, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6859      	ldr	r1, [r3, #4]
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	440b      	add	r3, r1
 8004ec8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ed2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ed6:	e00f      	b.n	8004ef8 <HAL_I2C_Init+0x1dc>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	1e58      	subs	r0, r3, #1
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6859      	ldr	r1, [r3, #4]
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	0099      	lsls	r1, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8004eee:	3301      	adds	r3, #1
 8004ef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ef4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	6809      	ldr	r1, [r1, #0]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69da      	ldr	r2, [r3, #28]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004f26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6911      	ldr	r1, [r2, #16]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	68d2      	ldr	r2, [r2, #12]
 8004f32:	4311      	orrs	r1, r2
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	430b      	orrs	r3, r1
 8004f3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	695a      	ldr	r2, [r3, #20]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	430a      	orrs	r2, r1
 8004f56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0201 	orr.w	r2, r2, #1
 8004f66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2220      	movs	r2, #32
 8004f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	000186a0 	.word	0x000186a0
 8004f94:	001e847f 	.word	0x001e847f
 8004f98:	003d08ff 	.word	0x003d08ff
 8004f9c:	431bde83 	.word	0x431bde83
 8004fa0:	10624dd3 	.word	0x10624dd3

08004fa4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e021      	b.n	8004ffa <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2224      	movs	r2, #36	; 0x24
 8004fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0201 	bic.w	r2, r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f821 	bl	8005016 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3708      	adds	r7, #8
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005016:	b480      	push	{r7}
 8005018:	b083      	sub	sp, #12
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
	...

0800502c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b088      	sub	sp, #32
 8005030:	af02      	add	r7, sp, #8
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	4608      	mov	r0, r1
 8005036:	4611      	mov	r1, r2
 8005038:	461a      	mov	r2, r3
 800503a:	4603      	mov	r3, r0
 800503c:	817b      	strh	r3, [r7, #10]
 800503e:	460b      	mov	r3, r1
 8005040:	813b      	strh	r3, [r7, #8]
 8005042:	4613      	mov	r3, r2
 8005044:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005046:	f7fe fedb 	bl	8003e00 <HAL_GetTick>
 800504a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b20      	cmp	r3, #32
 8005056:	f040 80d9 	bne.w	800520c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	2319      	movs	r3, #25
 8005060:	2201      	movs	r2, #1
 8005062:	496d      	ldr	r1, [pc, #436]	; (8005218 <HAL_I2C_Mem_Write+0x1ec>)
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 fc89 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005070:	2302      	movs	r3, #2
 8005072:	e0cc      	b.n	800520e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_I2C_Mem_Write+0x56>
 800507e:	2302      	movs	r3, #2
 8005080:	e0c5      	b.n	800520e <HAL_I2C_Mem_Write+0x1e2>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b01      	cmp	r3, #1
 8005096:	d007      	beq.n	80050a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0201 	orr.w	r2, r2, #1
 80050a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2221      	movs	r2, #33	; 0x21
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2240      	movs	r2, #64	; 0x40
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a3a      	ldr	r2, [r7, #32]
 80050d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80050d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4a4d      	ldr	r2, [pc, #308]	; (800521c <HAL_I2C_Mem_Write+0x1f0>)
 80050e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050ea:	88f8      	ldrh	r0, [r7, #6]
 80050ec:	893a      	ldrh	r2, [r7, #8]
 80050ee:	8979      	ldrh	r1, [r7, #10]
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	9301      	str	r3, [sp, #4]
 80050f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f6:	9300      	str	r3, [sp, #0]
 80050f8:	4603      	mov	r3, r0
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f000 fac4 	bl	8005688 <I2C_RequestMemoryWrite>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d052      	beq.n	80051ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e081      	b.n	800520e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 fd0a 	bl	8005b28 <I2C_WaitOnTXEFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00d      	beq.n	8005136 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	2b04      	cmp	r3, #4
 8005120:	d107      	bne.n	8005132 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005130:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e06b      	b.n	800520e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	781a      	ldrb	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f003 0304 	and.w	r3, r3, #4
 8005170:	2b04      	cmp	r3, #4
 8005172:	d11b      	bne.n	80051ac <HAL_I2C_Mem_Write+0x180>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005178:	2b00      	cmp	r3, #0
 800517a:	d017      	beq.n	80051ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	781a      	ldrb	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005196:	3b01      	subs	r3, #1
 8005198:	b29a      	uxth	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1aa      	bne.n	800510a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051b4:	697a      	ldr	r2, [r7, #20]
 80051b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 fcf6 	bl	8005baa <I2C_WaitOnBTFFlagUntilTimeout>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00d      	beq.n	80051e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d107      	bne.n	80051dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e016      	b.n	800520e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005208:	2300      	movs	r3, #0
 800520a:	e000      	b.n	800520e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
  }
}
 800520e:	4618      	mov	r0, r3
 8005210:	3718      	adds	r7, #24
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	00100002 	.word	0x00100002
 800521c:	ffff0000 	.word	0xffff0000

08005220 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b08c      	sub	sp, #48	; 0x30
 8005224:	af02      	add	r7, sp, #8
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	4608      	mov	r0, r1
 800522a:	4611      	mov	r1, r2
 800522c:	461a      	mov	r2, r3
 800522e:	4603      	mov	r3, r0
 8005230:	817b      	strh	r3, [r7, #10]
 8005232:	460b      	mov	r3, r1
 8005234:	813b      	strh	r3, [r7, #8]
 8005236:	4613      	mov	r3, r2
 8005238:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800523a:	f7fe fde1 	bl	8003e00 <HAL_GetTick>
 800523e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b20      	cmp	r3, #32
 800524a:	f040 8208 	bne.w	800565e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800524e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	2319      	movs	r3, #25
 8005254:	2201      	movs	r2, #1
 8005256:	497b      	ldr	r1, [pc, #492]	; (8005444 <HAL_I2C_Mem_Read+0x224>)
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 fb8f 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005264:	2302      	movs	r3, #2
 8005266:	e1fb      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_I2C_Mem_Read+0x56>
 8005272:	2302      	movs	r3, #2
 8005274:	e1f4      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b01      	cmp	r3, #1
 800528a:	d007      	beq.n	800529c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2222      	movs	r2, #34	; 0x22
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2240      	movs	r2, #64	; 0x40
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80052cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4a5b      	ldr	r2, [pc, #364]	; (8005448 <HAL_I2C_Mem_Read+0x228>)
 80052dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052de:	88f8      	ldrh	r0, [r7, #6]
 80052e0:	893a      	ldrh	r2, [r7, #8]
 80052e2:	8979      	ldrh	r1, [r7, #10]
 80052e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e6:	9301      	str	r3, [sp, #4]
 80052e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	4603      	mov	r3, r0
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fa5e 	bl	80057b0 <I2C_RequestMemoryRead>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e1b0      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005302:	2b00      	cmp	r3, #0
 8005304:	d113      	bne.n	800532e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005306:	2300      	movs	r3, #0
 8005308:	623b      	str	r3, [r7, #32]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	623b      	str	r3, [r7, #32]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	623b      	str	r3, [r7, #32]
 800531a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	e184      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005332:	2b01      	cmp	r3, #1
 8005334:	d11b      	bne.n	800536e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005344:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005346:	2300      	movs	r3, #0
 8005348:	61fb      	str	r3, [r7, #28]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	61fb      	str	r3, [r7, #28]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	61fb      	str	r3, [r7, #28]
 800535a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800536a:	601a      	str	r2, [r3, #0]
 800536c:	e164      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005372:	2b02      	cmp	r3, #2
 8005374:	d11b      	bne.n	80053ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005384:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005394:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005396:	2300      	movs	r3, #0
 8005398:	61bb      	str	r3, [r7, #24]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	61bb      	str	r3, [r7, #24]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	61bb      	str	r3, [r7, #24]
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	e144      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ae:	2300      	movs	r3, #0
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	617b      	str	r3, [r7, #20]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	617b      	str	r3, [r7, #20]
 80053c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80053c4:	e138      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	f200 80f1 	bhi.w	80055b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d123      	bne.n	8005420 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 fc25 	bl	8005c2c <I2C_WaitOnRXNEFlagUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e139      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691a      	ldr	r2, [r3, #16]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fe:	1c5a      	adds	r2, r3, #1
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005408:	3b01      	subs	r3, #1
 800540a:	b29a      	uxth	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005414:	b29b      	uxth	r3, r3
 8005416:	3b01      	subs	r3, #1
 8005418:	b29a      	uxth	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800541e:	e10b      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005424:	2b02      	cmp	r3, #2
 8005426:	d14e      	bne.n	80054c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800542e:	2200      	movs	r2, #0
 8005430:	4906      	ldr	r1, [pc, #24]	; (800544c <HAL_I2C_Mem_Read+0x22c>)
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 faa2 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d008      	beq.n	8005450 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e10e      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
 8005442:	bf00      	nop
 8005444:	00100002 	.word	0x00100002
 8005448:	ffff0000 	.word	0xffff0000
 800544c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800545e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	691a      	ldr	r2, [r3, #16]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546a:	b2d2      	uxtb	r2, r2
 800546c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	1c5a      	adds	r2, r3, #1
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800547c:	3b01      	subs	r3, #1
 800547e:	b29a      	uxth	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054c4:	e0b8      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054cc:	2200      	movs	r2, #0
 80054ce:	4966      	ldr	r1, [pc, #408]	; (8005668 <HAL_I2C_Mem_Read+0x448>)
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 fa53 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e0bf      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	691a      	ldr	r2, [r3, #16]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005502:	1c5a      	adds	r2, r3, #1
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800550c:	3b01      	subs	r3, #1
 800550e:	b29a      	uxth	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005528:	2200      	movs	r2, #0
 800552a:	494f      	ldr	r1, [pc, #316]	; (8005668 <HAL_I2C_Mem_Read+0x448>)
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 fa25 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e091      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800554a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	691a      	ldr	r2, [r3, #16]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005568:	3b01      	subs	r3, #1
 800556a:	b29a      	uxth	r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005574:	b29b      	uxth	r3, r3
 8005576:	3b01      	subs	r3, #1
 8005578:	b29a      	uxth	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	691a      	ldr	r2, [r3, #16]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005588:	b2d2      	uxtb	r2, r2
 800558a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005590:	1c5a      	adds	r2, r3, #1
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055b0:	e042      	b.n	8005638 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 fb38 	bl	8005c2c <I2C_WaitOnRXNEFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e04c      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	691a      	ldr	r2, [r3, #16]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d0:	b2d2      	uxtb	r2, r2
 80055d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	1c5a      	adds	r2, r3, #1
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	f003 0304 	and.w	r3, r3, #4
 8005602:	2b04      	cmp	r3, #4
 8005604:	d118      	bne.n	8005638 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	b2d2      	uxtb	r2, r2
 8005612:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	1c5a      	adds	r2, r3, #1
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800562e:	b29b      	uxth	r3, r3
 8005630:	3b01      	subs	r3, #1
 8005632:	b29a      	uxth	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563c:	2b00      	cmp	r3, #0
 800563e:	f47f aec2 	bne.w	80053c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2220      	movs	r2, #32
 8005646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	e000      	b.n	8005660 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800565e:	2302      	movs	r3, #2
  }
}
 8005660:	4618      	mov	r0, r3
 8005662:	3728      	adds	r7, #40	; 0x28
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	00010004 	.word	0x00010004

0800566c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800567a:	b2db      	uxtb	r3, r3
}
 800567c:	4618      	mov	r0, r3
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af02      	add	r7, sp, #8
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	4608      	mov	r0, r1
 8005692:	4611      	mov	r1, r2
 8005694:	461a      	mov	r2, r3
 8005696:	4603      	mov	r3, r0
 8005698:	817b      	strh	r3, [r7, #10]
 800569a:	460b      	mov	r3, r1
 800569c:	813b      	strh	r3, [r7, #8]
 800569e:	4613      	mov	r3, r2
 80056a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 f95c 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00c      	beq.n	80056e4 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e05f      	b.n	80057a4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056e4:	897b      	ldrh	r3, [r7, #10]
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	461a      	mov	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f6:	6a3a      	ldr	r2, [r7, #32]
 80056f8:	492c      	ldr	r1, [pc, #176]	; (80057ac <I2C_RequestMemoryWrite+0x124>)
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f995 	bl	8005a2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e04c      	b.n	80057a4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800570a:	2300      	movs	r3, #0
 800570c:	617b      	str	r3, [r7, #20]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005722:	6a39      	ldr	r1, [r7, #32]
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f000 f9ff 	bl	8005b28 <I2C_WaitOnTXEFlagUntilTimeout>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00d      	beq.n	800574c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005734:	2b04      	cmp	r3, #4
 8005736:	d107      	bne.n	8005748 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005746:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e02b      	b.n	80057a4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800574c:	88fb      	ldrh	r3, [r7, #6]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d105      	bne.n	800575e <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005752:	893b      	ldrh	r3, [r7, #8]
 8005754:	b2da      	uxtb	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	611a      	str	r2, [r3, #16]
 800575c:	e021      	b.n	80057a2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800575e:	893b      	ldrh	r3, [r7, #8]
 8005760:	0a1b      	lsrs	r3, r3, #8
 8005762:	b29b      	uxth	r3, r3
 8005764:	b2da      	uxtb	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800576c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800576e:	6a39      	ldr	r1, [r7, #32]
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 f9d9 	bl	8005b28 <I2C_WaitOnTXEFlagUntilTimeout>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00d      	beq.n	8005798 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005780:	2b04      	cmp	r3, #4
 8005782:	d107      	bne.n	8005794 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005792:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e005      	b.n	80057a4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005798:	893b      	ldrh	r3, [r7, #8]
 800579a:	b2da      	uxtb	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	00010002 	.word	0x00010002

080057b0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b088      	sub	sp, #32
 80057b4:	af02      	add	r7, sp, #8
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	4608      	mov	r0, r1
 80057ba:	4611      	mov	r1, r2
 80057bc:	461a      	mov	r2, r3
 80057be:	4603      	mov	r3, r0
 80057c0:	817b      	strh	r3, [r7, #10]
 80057c2:	460b      	mov	r3, r1
 80057c4:	813b      	strh	r3, [r7, #8]
 80057c6:	4613      	mov	r3, r2
 80057c8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80057d8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 f8c0 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00c      	beq.n	800581c <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800580c:	2b00      	cmp	r3, #0
 800580e:	d003      	beq.n	8005818 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005816:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e0a9      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800581c:	897b      	ldrh	r3, [r7, #10]
 800581e:	b2db      	uxtb	r3, r3
 8005820:	461a      	mov	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800582a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800582c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582e:	6a3a      	ldr	r2, [r7, #32]
 8005830:	4951      	ldr	r1, [pc, #324]	; (8005978 <I2C_RequestMemoryRead+0x1c8>)
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 f8f9 	bl	8005a2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e096      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005842:	2300      	movs	r3, #0
 8005844:	617b      	str	r3, [r7, #20]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	617b      	str	r3, [r7, #20]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	617b      	str	r3, [r7, #20]
 8005856:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800585a:	6a39      	ldr	r1, [r7, #32]
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 f963 	bl	8005b28 <I2C_WaitOnTXEFlagUntilTimeout>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00d      	beq.n	8005884 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	2b04      	cmp	r3, #4
 800586e:	d107      	bne.n	8005880 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800587e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e075      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d105      	bne.n	8005896 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800588a:	893b      	ldrh	r3, [r7, #8]
 800588c:	b2da      	uxtb	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	611a      	str	r2, [r3, #16]
 8005894:	e021      	b.n	80058da <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005896:	893b      	ldrh	r3, [r7, #8]
 8005898:	0a1b      	lsrs	r3, r3, #8
 800589a:	b29b      	uxth	r3, r3
 800589c:	b2da      	uxtb	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a6:	6a39      	ldr	r1, [r7, #32]
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 f93d 	bl	8005b28 <I2C_WaitOnTXEFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00d      	beq.n	80058d0 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d107      	bne.n	80058cc <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e04f      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058d0:	893b      	ldrh	r3, [r7, #8]
 80058d2:	b2da      	uxtb	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058dc:	6a39      	ldr	r1, [r7, #32]
 80058de:	68f8      	ldr	r0, [r7, #12]
 80058e0:	f000 f922 	bl	8005b28 <I2C_WaitOnTXEFlagUntilTimeout>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00d      	beq.n	8005906 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ee:	2b04      	cmp	r3, #4
 80058f0:	d107      	bne.n	8005902 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005900:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e034      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005914:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	2200      	movs	r2, #0
 800591e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 f82a 	bl	800597c <I2C_WaitOnFlagUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00c      	beq.n	8005948 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005942:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e013      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005948:	897b      	ldrh	r3, [r7, #10]
 800594a:	b2db      	uxtb	r3, r3
 800594c:	f043 0301 	orr.w	r3, r3, #1
 8005950:	b2da      	uxtb	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595a:	6a3a      	ldr	r2, [r7, #32]
 800595c:	4906      	ldr	r1, [pc, #24]	; (8005978 <I2C_RequestMemoryRead+0x1c8>)
 800595e:	68f8      	ldr	r0, [r7, #12]
 8005960:	f000 f863 	bl	8005a2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d001      	beq.n	800596e <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3718      	adds	r7, #24
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	00010002 	.word	0x00010002

0800597c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	603b      	str	r3, [r7, #0]
 8005988:	4613      	mov	r3, r2
 800598a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800598c:	e025      	b.n	80059da <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005994:	d021      	beq.n	80059da <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005996:	f7fe fa33 	bl	8003e00 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d302      	bcc.n	80059ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d116      	bne.n	80059da <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c6:	f043 0220 	orr.w	r2, r3, #32
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e023      	b.n	8005a22 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	0c1b      	lsrs	r3, r3, #16
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d10d      	bne.n	8005a00 <I2C_WaitOnFlagUntilTimeout+0x84>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	43da      	mvns	r2, r3
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	4013      	ands	r3, r2
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	bf0c      	ite	eq
 80059f6:	2301      	moveq	r3, #1
 80059f8:	2300      	movne	r3, #0
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	461a      	mov	r2, r3
 80059fe:	e00c      	b.n	8005a1a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	43da      	mvns	r2, r3
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	bf0c      	ite	eq
 8005a12:	2301      	moveq	r3, #1
 8005a14:	2300      	movne	r3, #0
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	461a      	mov	r2, r3
 8005a1a:	79fb      	ldrb	r3, [r7, #7]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d0b6      	beq.n	800598e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	607a      	str	r2, [r7, #4]
 8005a36:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a38:	e051      	b.n	8005ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a48:	d123      	bne.n	8005a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a58:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a62:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2220      	movs	r2, #32
 8005a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7e:	f043 0204 	orr.w	r2, r3, #4
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e046      	b.n	8005b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a98:	d021      	beq.n	8005ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a9a:	f7fe f9b1 	bl	8003e00 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d302      	bcc.n	8005ab0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d116      	bne.n	8005ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	f043 0220 	orr.w	r2, r3, #32
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e020      	b.n	8005b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	0c1b      	lsrs	r3, r3, #16
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d10c      	bne.n	8005b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	43da      	mvns	r2, r3
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	4013      	ands	r3, r2
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	bf14      	ite	ne
 8005afa:	2301      	movne	r3, #1
 8005afc:	2300      	moveq	r3, #0
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	e00b      	b.n	8005b1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	43da      	mvns	r2, r3
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	bf14      	ite	ne
 8005b14:	2301      	movne	r3, #1
 8005b16:	2300      	moveq	r3, #0
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d18d      	bne.n	8005a3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b34:	e02d      	b.n	8005b92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 f8ce 	bl	8005cd8 <I2C_IsAcknowledgeFailed>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d001      	beq.n	8005b46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e02d      	b.n	8005ba2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4c:	d021      	beq.n	8005b92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b4e:	f7fe f957 	bl	8003e00 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d302      	bcc.n	8005b64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d116      	bne.n	8005b92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2220      	movs	r2, #32
 8005b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7e:	f043 0220 	orr.w	r2, r3, #32
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e007      	b.n	8005ba2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b9c:	2b80      	cmp	r3, #128	; 0x80
 8005b9e:	d1ca      	bne.n	8005b36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b084      	sub	sp, #16
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	60f8      	str	r0, [r7, #12]
 8005bb2:	60b9      	str	r1, [r7, #8]
 8005bb4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bb6:	e02d      	b.n	8005c14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 f88d 	bl	8005cd8 <I2C_IsAcknowledgeFailed>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e02d      	b.n	8005c24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bce:	d021      	beq.n	8005c14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd0:	f7fe f916 	bl	8003e00 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d302      	bcc.n	8005be6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d116      	bne.n	8005c14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c00:	f043 0220 	orr.w	r2, r3, #32
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e007      	b.n	8005c24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f003 0304 	and.w	r3, r3, #4
 8005c1e:	2b04      	cmp	r3, #4
 8005c20:	d1ca      	bne.n	8005bb8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c38:	e042      	b.n	8005cc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	f003 0310 	and.w	r3, r3, #16
 8005c44:	2b10      	cmp	r3, #16
 8005c46:	d119      	bne.n	8005c7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f06f 0210 	mvn.w	r2, #16
 8005c50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e029      	b.n	8005cd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7c:	f7fe f8c0 	bl	8003e00 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d302      	bcc.n	8005c92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d116      	bne.n	8005cc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cac:	f043 0220 	orr.w	r2, r3, #32
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e007      	b.n	8005cd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cca:	2b40      	cmp	r3, #64	; 0x40
 8005ccc:	d1b5      	bne.n	8005c3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cee:	d11b      	bne.n	8005d28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cf8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2220      	movs	r2, #32
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d14:	f043 0204 	orr.w	r2, r3, #4
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e000      	b.n	8005d2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
	...

08005d38 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e0bf      	b.n	8005eca <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d106      	bne.n	8005d64 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f8ba 	bl	8005ed8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	699a      	ldr	r2, [r3, #24]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005d7a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6999      	ldr	r1, [r3, #24]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d90:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6899      	ldr	r1, [r3, #8]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	4b4a      	ldr	r3, [pc, #296]	; (8005ed4 <HAL_LTDC_Init+0x19c>)
 8005dac:	400b      	ands	r3, r1
 8005dae:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	041b      	lsls	r3, r3, #16
 8005db6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6899      	ldr	r1, [r3, #8]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	699a      	ldr	r2, [r3, #24]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	431a      	orrs	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68d9      	ldr	r1, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	4b3e      	ldr	r3, [pc, #248]	; (8005ed4 <HAL_LTDC_Init+0x19c>)
 8005dda:	400b      	ands	r3, r1
 8005ddc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	041b      	lsls	r3, r3, #16
 8005de4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68d9      	ldr	r1, [r3, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a1a      	ldr	r2, [r3, #32]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	431a      	orrs	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	6919      	ldr	r1, [r3, #16]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	4b33      	ldr	r3, [pc, #204]	; (8005ed4 <HAL_LTDC_Init+0x19c>)
 8005e08:	400b      	ands	r3, r1
 8005e0a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e10:	041b      	lsls	r3, r3, #16
 8005e12:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6919      	ldr	r1, [r3, #16]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6959      	ldr	r1, [r3, #20]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	4b27      	ldr	r3, [pc, #156]	; (8005ed4 <HAL_LTDC_Init+0x19c>)
 8005e36:	400b      	ands	r3, r1
 8005e38:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3e:	041b      	lsls	r3, r3, #16
 8005e40:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6959      	ldr	r1, [r3, #20]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	430a      	orrs	r2, r1
 8005e56:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e5e:	021b      	lsls	r3, r3, #8
 8005e60:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005e68:	041b      	lsls	r3, r3, #16
 8005e6a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005e7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	430a      	orrs	r2, r1
 8005e96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0206 	orr.w	r2, r2, #6
 8005ea6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0201 	orr.w	r2, r2, #1
 8005eb6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	f000f800 	.word	0xf000f800

08005ed8 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8005ee0:	bf00      	nop
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr

08005eec <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005eec:	b5b0      	push	{r4, r5, r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d101      	bne.n	8005f06 <HAL_LTDC_ConfigLayer+0x1a>
 8005f02:	2302      	movs	r3, #2
 8005f04:	e02c      	b.n	8005f60 <HAL_LTDC_ConfigLayer+0x74>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2202      	movs	r2, #2
 8005f12:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2134      	movs	r1, #52	; 0x34
 8005f1c:	fb01 f303 	mul.w	r3, r1, r3
 8005f20:	4413      	add	r3, r2
 8005f22:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	4614      	mov	r4, r2
 8005f2a:	461d      	mov	r5, r3
 8005f2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f38:	682b      	ldr	r3, [r5, #0]
 8005f3a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	68b9      	ldr	r1, [r7, #8]
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 f83b 	bl	8005fbc <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bdb0      	pop	{r4, r5, r7, pc}

08005f68 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d101      	bne.n	8005f7e <HAL_LTDC_EnableDither+0x16>
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	e016      	b.n	8005fac <HAL_LTDC_EnableDither+0x44>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2202      	movs	r2, #2
 8005f8a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005f8e:	4b0a      	ldr	r3, [pc, #40]	; (8005fb8 <HAL_LTDC_EnableDither+0x50>)
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	4a09      	ldr	r2, [pc, #36]	; (8005fb8 <HAL_LTDC_EnableDither+0x50>)
 8005f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f98:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	40016800 	.word	0x40016800

08005fbc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b089      	sub	sp, #36	; 0x24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	0c1b      	lsrs	r3, r3, #16
 8005fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fd8:	4413      	add	r3, r2
 8005fda:	041b      	lsls	r3, r3, #16
 8005fdc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	01db      	lsls	r3, r3, #7
 8005fe8:	4413      	add	r3, r2
 8005fea:	3384      	adds	r3, #132	; 0x84
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	01d2      	lsls	r2, r2, #7
 8005ff8:	440a      	add	r2, r1
 8005ffa:	3284      	adds	r2, #132	; 0x84
 8005ffc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006000:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	0c1b      	lsrs	r3, r3, #16
 800600e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006012:	4413      	add	r3, r2
 8006014:	1c5a      	adds	r2, r3, #1
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4619      	mov	r1, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	01db      	lsls	r3, r3, #7
 8006020:	440b      	add	r3, r1
 8006022:	3384      	adds	r3, #132	; 0x84
 8006024:	4619      	mov	r1, r3
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	4313      	orrs	r3, r2
 800602a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	68da      	ldr	r2, [r3, #12]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800603a:	4413      	add	r3, r2
 800603c:	041b      	lsls	r3, r3, #16
 800603e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	461a      	mov	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	01db      	lsls	r3, r3, #7
 800604a:	4413      	add	r3, r2
 800604c:	3384      	adds	r3, #132	; 0x84
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	6812      	ldr	r2, [r2, #0]
 8006054:	4611      	mov	r1, r2
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	01d2      	lsls	r2, r2, #7
 800605a:	440a      	add	r2, r1
 800605c:	3284      	adds	r2, #132	; 0x84
 800605e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006062:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006072:	4413      	add	r3, r2
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4619      	mov	r1, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	01db      	lsls	r3, r3, #7
 8006080:	440b      	add	r3, r1
 8006082:	3384      	adds	r3, #132	; 0x84
 8006084:	4619      	mov	r1, r3
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	4313      	orrs	r3, r2
 800608a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	461a      	mov	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	01db      	lsls	r3, r3, #7
 8006096:	4413      	add	r3, r2
 8006098:	3384      	adds	r3, #132	; 0x84
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	4611      	mov	r1, r2
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	01d2      	lsls	r2, r2, #7
 80060a6:	440a      	add	r2, r1
 80060a8:	3284      	adds	r2, #132	; 0x84
 80060aa:	f023 0307 	bic.w	r3, r3, #7
 80060ae:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	461a      	mov	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	01db      	lsls	r3, r3, #7
 80060ba:	4413      	add	r3, r2
 80060bc:	3384      	adds	r3, #132	; 0x84
 80060be:	461a      	mov	r2, r3
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80060cc:	021b      	lsls	r3, r3, #8
 80060ce:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80060d6:	041b      	lsls	r3, r3, #16
 80060d8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	061b      	lsls	r3, r3, #24
 80060e0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	01db      	lsls	r3, r3, #7
 80060ec:	4413      	add	r3, r2
 80060ee:	3384      	adds	r3, #132	; 0x84
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	461a      	mov	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	01db      	lsls	r3, r3, #7
 80060fc:	4413      	add	r3, r2
 80060fe:	3384      	adds	r3, #132	; 0x84
 8006100:	461a      	mov	r2, r3
 8006102:	2300      	movs	r3, #0
 8006104:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800610c:	461a      	mov	r2, r3
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	431a      	orrs	r2, r3
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	431a      	orrs	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4619      	mov	r1, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	01db      	lsls	r3, r3, #7
 8006120:	440b      	add	r3, r1
 8006122:	3384      	adds	r3, #132	; 0x84
 8006124:	4619      	mov	r1, r3
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	4313      	orrs	r3, r2
 800612a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	461a      	mov	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	01db      	lsls	r3, r3, #7
 8006136:	4413      	add	r3, r2
 8006138:	3384      	adds	r3, #132	; 0x84
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	6812      	ldr	r2, [r2, #0]
 8006140:	4611      	mov	r1, r2
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	01d2      	lsls	r2, r2, #7
 8006146:	440a      	add	r2, r1
 8006148:	3284      	adds	r2, #132	; 0x84
 800614a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800614e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	461a      	mov	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	01db      	lsls	r3, r3, #7
 800615a:	4413      	add	r3, r2
 800615c:	3384      	adds	r3, #132	; 0x84
 800615e:	461a      	mov	r2, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	695b      	ldr	r3, [r3, #20]
 8006164:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	01db      	lsls	r3, r3, #7
 8006170:	4413      	add	r3, r2
 8006172:	3384      	adds	r3, #132	; 0x84
 8006174:	69db      	ldr	r3, [r3, #28]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	6812      	ldr	r2, [r2, #0]
 800617a:	4611      	mov	r1, r2
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	01d2      	lsls	r2, r2, #7
 8006180:	440a      	add	r2, r1
 8006182:	3284      	adds	r2, #132	; 0x84
 8006184:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006188:	f023 0307 	bic.w	r3, r3, #7
 800618c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	69da      	ldr	r2, [r3, #28]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	68f9      	ldr	r1, [r7, #12]
 8006198:	6809      	ldr	r1, [r1, #0]
 800619a:	4608      	mov	r0, r1
 800619c:	6879      	ldr	r1, [r7, #4]
 800619e:	01c9      	lsls	r1, r1, #7
 80061a0:	4401      	add	r1, r0
 80061a2:	3184      	adds	r1, #132	; 0x84
 80061a4:	4313      	orrs	r3, r2
 80061a6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	461a      	mov	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	01db      	lsls	r3, r3, #7
 80061b2:	4413      	add	r3, r2
 80061b4:	3384      	adds	r3, #132	; 0x84
 80061b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	461a      	mov	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	01db      	lsls	r3, r3, #7
 80061c2:	4413      	add	r3, r2
 80061c4:	3384      	adds	r3, #132	; 0x84
 80061c6:	461a      	mov	r2, r3
 80061c8:	2300      	movs	r3, #0
 80061ca:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	461a      	mov	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	01db      	lsls	r3, r3, #7
 80061d6:	4413      	add	r3, r2
 80061d8:	3384      	adds	r3, #132	; 0x84
 80061da:	461a      	mov	r2, r3
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d102      	bne.n	80061f0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80061ea:	2304      	movs	r3, #4
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	e01b      	b.n	8006228 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d102      	bne.n	80061fe <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80061f8:	2303      	movs	r3, #3
 80061fa:	61fb      	str	r3, [r7, #28]
 80061fc:	e014      	b.n	8006228 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	2b04      	cmp	r3, #4
 8006204:	d00b      	beq.n	800621e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800620a:	2b02      	cmp	r3, #2
 800620c:	d007      	beq.n	800621e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006212:	2b03      	cmp	r3, #3
 8006214:	d003      	beq.n	800621e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800621a:	2b07      	cmp	r3, #7
 800621c:	d102      	bne.n	8006224 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800621e:	2302      	movs	r3, #2
 8006220:	61fb      	str	r3, [r7, #28]
 8006222:	e001      	b.n	8006228 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006224:	2301      	movs	r3, #1
 8006226:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	461a      	mov	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	01db      	lsls	r3, r3, #7
 8006232:	4413      	add	r3, r2
 8006234:	3384      	adds	r3, #132	; 0x84
 8006236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	6812      	ldr	r2, [r2, #0]
 800623c:	4611      	mov	r1, r2
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	01d2      	lsls	r2, r2, #7
 8006242:	440a      	add	r2, r1
 8006244:	3284      	adds	r2, #132	; 0x84
 8006246:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800624a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006250:	69fa      	ldr	r2, [r7, #28]
 8006252:	fb02 f303 	mul.w	r3, r2, r3
 8006256:	041a      	lsls	r2, r3, #16
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	6859      	ldr	r1, [r3, #4]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	1acb      	subs	r3, r1, r3
 8006262:	69f9      	ldr	r1, [r7, #28]
 8006264:	fb01 f303 	mul.w	r3, r1, r3
 8006268:	3303      	adds	r3, #3
 800626a:	68f9      	ldr	r1, [r7, #12]
 800626c:	6809      	ldr	r1, [r1, #0]
 800626e:	4608      	mov	r0, r1
 8006270:	6879      	ldr	r1, [r7, #4]
 8006272:	01c9      	lsls	r1, r1, #7
 8006274:	4401      	add	r1, r0
 8006276:	3184      	adds	r1, #132	; 0x84
 8006278:	4313      	orrs	r3, r2
 800627a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	461a      	mov	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	01db      	lsls	r3, r3, #7
 8006286:	4413      	add	r3, r2
 8006288:	3384      	adds	r3, #132	; 0x84
 800628a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	6812      	ldr	r2, [r2, #0]
 8006290:	4611      	mov	r1, r2
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	01d2      	lsls	r2, r2, #7
 8006296:	440a      	add	r2, r1
 8006298:	3284      	adds	r2, #132	; 0x84
 800629a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800629e:	f023 0307 	bic.w	r3, r3, #7
 80062a2:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	461a      	mov	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	01db      	lsls	r3, r3, #7
 80062ae:	4413      	add	r3, r2
 80062b0:	3384      	adds	r3, #132	; 0x84
 80062b2:	461a      	mov	r2, r3
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	01db      	lsls	r3, r3, #7
 80062c4:	4413      	add	r3, r2
 80062c6:	3384      	adds	r3, #132	; 0x84
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	6812      	ldr	r2, [r2, #0]
 80062ce:	4611      	mov	r1, r2
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	01d2      	lsls	r2, r2, #7
 80062d4:	440a      	add	r2, r1
 80062d6:	3284      	adds	r2, #132	; 0x84
 80062d8:	f043 0301 	orr.w	r3, r3, #1
 80062dc:	6013      	str	r3, [r2, #0]
}
 80062de:	bf00      	nop
 80062e0:	3724      	adds	r7, #36	; 0x24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
	...

080062ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e25e      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d075      	beq.n	80063f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800630a:	4b88      	ldr	r3, [pc, #544]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 030c 	and.w	r3, r3, #12
 8006312:	2b04      	cmp	r3, #4
 8006314:	d00c      	beq.n	8006330 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006316:	4b85      	ldr	r3, [pc, #532]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800631e:	2b08      	cmp	r3, #8
 8006320:	d112      	bne.n	8006348 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006322:	4b82      	ldr	r3, [pc, #520]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800632a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800632e:	d10b      	bne.n	8006348 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006330:	4b7e      	ldr	r3, [pc, #504]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d05b      	beq.n	80063f4 <HAL_RCC_OscConfig+0x108>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d157      	bne.n	80063f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e239      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006350:	d106      	bne.n	8006360 <HAL_RCC_OscConfig+0x74>
 8006352:	4b76      	ldr	r3, [pc, #472]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a75      	ldr	r2, [pc, #468]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	e01d      	b.n	800639c <HAL_RCC_OscConfig+0xb0>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006368:	d10c      	bne.n	8006384 <HAL_RCC_OscConfig+0x98>
 800636a:	4b70      	ldr	r3, [pc, #448]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a6f      	ldr	r2, [pc, #444]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006370:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	4b6d      	ldr	r3, [pc, #436]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a6c      	ldr	r2, [pc, #432]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800637c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006380:	6013      	str	r3, [r2, #0]
 8006382:	e00b      	b.n	800639c <HAL_RCC_OscConfig+0xb0>
 8006384:	4b69      	ldr	r3, [pc, #420]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a68      	ldr	r2, [pc, #416]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800638a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800638e:	6013      	str	r3, [r2, #0]
 8006390:	4b66      	ldr	r3, [pc, #408]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a65      	ldr	r2, [pc, #404]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800639a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d013      	beq.n	80063cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a4:	f7fd fd2c 	bl	8003e00 <HAL_GetTick>
 80063a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063aa:	e008      	b.n	80063be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063ac:	f7fd fd28 	bl	8003e00 <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	2b64      	cmp	r3, #100	; 0x64
 80063b8:	d901      	bls.n	80063be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e1fe      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063be:	4b5b      	ldr	r3, [pc, #364]	; (800652c <HAL_RCC_OscConfig+0x240>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d0f0      	beq.n	80063ac <HAL_RCC_OscConfig+0xc0>
 80063ca:	e014      	b.n	80063f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063cc:	f7fd fd18 	bl	8003e00 <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063d2:	e008      	b.n	80063e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063d4:	f7fd fd14 	bl	8003e00 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b64      	cmp	r3, #100	; 0x64
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e1ea      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063e6:	4b51      	ldr	r3, [pc, #324]	; (800652c <HAL_RCC_OscConfig+0x240>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1f0      	bne.n	80063d4 <HAL_RCC_OscConfig+0xe8>
 80063f2:	e000      	b.n	80063f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d063      	beq.n	80064ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006402:	4b4a      	ldr	r3, [pc, #296]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f003 030c 	and.w	r3, r3, #12
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00b      	beq.n	8006426 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800640e:	4b47      	ldr	r3, [pc, #284]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006416:	2b08      	cmp	r3, #8
 8006418:	d11c      	bne.n	8006454 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800641a:	4b44      	ldr	r3, [pc, #272]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d116      	bne.n	8006454 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006426:	4b41      	ldr	r3, [pc, #260]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0302 	and.w	r3, r3, #2
 800642e:	2b00      	cmp	r3, #0
 8006430:	d005      	beq.n	800643e <HAL_RCC_OscConfig+0x152>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	2b01      	cmp	r3, #1
 8006438:	d001      	beq.n	800643e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e1be      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800643e:	4b3b      	ldr	r3, [pc, #236]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	00db      	lsls	r3, r3, #3
 800644c:	4937      	ldr	r1, [pc, #220]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800644e:	4313      	orrs	r3, r2
 8006450:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006452:	e03a      	b.n	80064ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d020      	beq.n	800649e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800645c:	4b34      	ldr	r3, [pc, #208]	; (8006530 <HAL_RCC_OscConfig+0x244>)
 800645e:	2201      	movs	r2, #1
 8006460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006462:	f7fd fccd 	bl	8003e00 <HAL_GetTick>
 8006466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006468:	e008      	b.n	800647c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800646a:	f7fd fcc9 	bl	8003e00 <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	2b02      	cmp	r3, #2
 8006476:	d901      	bls.n	800647c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e19f      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800647c:	4b2b      	ldr	r3, [pc, #172]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d0f0      	beq.n	800646a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006488:	4b28      	ldr	r3, [pc, #160]	; (800652c <HAL_RCC_OscConfig+0x240>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	00db      	lsls	r3, r3, #3
 8006496:	4925      	ldr	r1, [pc, #148]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006498:	4313      	orrs	r3, r2
 800649a:	600b      	str	r3, [r1, #0]
 800649c:	e015      	b.n	80064ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800649e:	4b24      	ldr	r3, [pc, #144]	; (8006530 <HAL_RCC_OscConfig+0x244>)
 80064a0:	2200      	movs	r2, #0
 80064a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a4:	f7fd fcac 	bl	8003e00 <HAL_GetTick>
 80064a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064aa:	e008      	b.n	80064be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064ac:	f7fd fca8 	bl	8003e00 <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	d901      	bls.n	80064be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e17e      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064be:	4b1b      	ldr	r3, [pc, #108]	; (800652c <HAL_RCC_OscConfig+0x240>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0302 	and.w	r3, r3, #2
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1f0      	bne.n	80064ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d036      	beq.n	8006544 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d016      	beq.n	800650c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064de:	4b15      	ldr	r3, [pc, #84]	; (8006534 <HAL_RCC_OscConfig+0x248>)
 80064e0:	2201      	movs	r2, #1
 80064e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e4:	f7fd fc8c 	bl	8003e00 <HAL_GetTick>
 80064e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064ea:	e008      	b.n	80064fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064ec:	f7fd fc88 	bl	8003e00 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e15e      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064fe:	4b0b      	ldr	r3, [pc, #44]	; (800652c <HAL_RCC_OscConfig+0x240>)
 8006500:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d0f0      	beq.n	80064ec <HAL_RCC_OscConfig+0x200>
 800650a:	e01b      	b.n	8006544 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800650c:	4b09      	ldr	r3, [pc, #36]	; (8006534 <HAL_RCC_OscConfig+0x248>)
 800650e:	2200      	movs	r2, #0
 8006510:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006512:	f7fd fc75 	bl	8003e00 <HAL_GetTick>
 8006516:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006518:	e00e      	b.n	8006538 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800651a:	f7fd fc71 	bl	8003e00 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b02      	cmp	r3, #2
 8006526:	d907      	bls.n	8006538 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e147      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
 800652c:	40023800 	.word	0x40023800
 8006530:	42470000 	.word	0x42470000
 8006534:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006538:	4b88      	ldr	r3, [pc, #544]	; (800675c <HAL_RCC_OscConfig+0x470>)
 800653a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1ea      	bne.n	800651a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0304 	and.w	r3, r3, #4
 800654c:	2b00      	cmp	r3, #0
 800654e:	f000 8097 	beq.w	8006680 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006552:	2300      	movs	r3, #0
 8006554:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006556:	4b81      	ldr	r3, [pc, #516]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10f      	bne.n	8006582 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006562:	2300      	movs	r3, #0
 8006564:	60bb      	str	r3, [r7, #8]
 8006566:	4b7d      	ldr	r3, [pc, #500]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	4a7c      	ldr	r2, [pc, #496]	; (800675c <HAL_RCC_OscConfig+0x470>)
 800656c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006570:	6413      	str	r3, [r2, #64]	; 0x40
 8006572:	4b7a      	ldr	r3, [pc, #488]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800657a:	60bb      	str	r3, [r7, #8]
 800657c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800657e:	2301      	movs	r3, #1
 8006580:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006582:	4b77      	ldr	r3, [pc, #476]	; (8006760 <HAL_RCC_OscConfig+0x474>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800658a:	2b00      	cmp	r3, #0
 800658c:	d118      	bne.n	80065c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800658e:	4b74      	ldr	r3, [pc, #464]	; (8006760 <HAL_RCC_OscConfig+0x474>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a73      	ldr	r2, [pc, #460]	; (8006760 <HAL_RCC_OscConfig+0x474>)
 8006594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800659a:	f7fd fc31 	bl	8003e00 <HAL_GetTick>
 800659e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065a0:	e008      	b.n	80065b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065a2:	f7fd fc2d 	bl	8003e00 <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d901      	bls.n	80065b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e103      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065b4:	4b6a      	ldr	r3, [pc, #424]	; (8006760 <HAL_RCC_OscConfig+0x474>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d0f0      	beq.n	80065a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d106      	bne.n	80065d6 <HAL_RCC_OscConfig+0x2ea>
 80065c8:	4b64      	ldr	r3, [pc, #400]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065cc:	4a63      	ldr	r2, [pc, #396]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065ce:	f043 0301 	orr.w	r3, r3, #1
 80065d2:	6713      	str	r3, [r2, #112]	; 0x70
 80065d4:	e01c      	b.n	8006610 <HAL_RCC_OscConfig+0x324>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	2b05      	cmp	r3, #5
 80065dc:	d10c      	bne.n	80065f8 <HAL_RCC_OscConfig+0x30c>
 80065de:	4b5f      	ldr	r3, [pc, #380]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e2:	4a5e      	ldr	r2, [pc, #376]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065e4:	f043 0304 	orr.w	r3, r3, #4
 80065e8:	6713      	str	r3, [r2, #112]	; 0x70
 80065ea:	4b5c      	ldr	r3, [pc, #368]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ee:	4a5b      	ldr	r2, [pc, #364]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065f0:	f043 0301 	orr.w	r3, r3, #1
 80065f4:	6713      	str	r3, [r2, #112]	; 0x70
 80065f6:	e00b      	b.n	8006610 <HAL_RCC_OscConfig+0x324>
 80065f8:	4b58      	ldr	r3, [pc, #352]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065fc:	4a57      	ldr	r2, [pc, #348]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80065fe:	f023 0301 	bic.w	r3, r3, #1
 8006602:	6713      	str	r3, [r2, #112]	; 0x70
 8006604:	4b55      	ldr	r3, [pc, #340]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006608:	4a54      	ldr	r2, [pc, #336]	; (800675c <HAL_RCC_OscConfig+0x470>)
 800660a:	f023 0304 	bic.w	r3, r3, #4
 800660e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d015      	beq.n	8006644 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006618:	f7fd fbf2 	bl	8003e00 <HAL_GetTick>
 800661c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800661e:	e00a      	b.n	8006636 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006620:	f7fd fbee 	bl	8003e00 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	f241 3288 	movw	r2, #5000	; 0x1388
 800662e:	4293      	cmp	r3, r2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e0c2      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006636:	4b49      	ldr	r3, [pc, #292]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d0ee      	beq.n	8006620 <HAL_RCC_OscConfig+0x334>
 8006642:	e014      	b.n	800666e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006644:	f7fd fbdc 	bl	8003e00 <HAL_GetTick>
 8006648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800664a:	e00a      	b.n	8006662 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800664c:	f7fd fbd8 	bl	8003e00 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	f241 3288 	movw	r2, #5000	; 0x1388
 800665a:	4293      	cmp	r3, r2
 800665c:	d901      	bls.n	8006662 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e0ac      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006662:	4b3e      	ldr	r3, [pc, #248]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1ee      	bne.n	800664c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800666e:	7dfb      	ldrb	r3, [r7, #23]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d105      	bne.n	8006680 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006674:	4b39      	ldr	r3, [pc, #228]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	4a38      	ldr	r2, [pc, #224]	; (800675c <HAL_RCC_OscConfig+0x470>)
 800667a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800667e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 8098 	beq.w	80067ba <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800668a:	4b34      	ldr	r3, [pc, #208]	; (800675c <HAL_RCC_OscConfig+0x470>)
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f003 030c 	and.w	r3, r3, #12
 8006692:	2b08      	cmp	r3, #8
 8006694:	d05c      	beq.n	8006750 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	699b      	ldr	r3, [r3, #24]
 800669a:	2b02      	cmp	r3, #2
 800669c:	d141      	bne.n	8006722 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800669e:	4b31      	ldr	r3, [pc, #196]	; (8006764 <HAL_RCC_OscConfig+0x478>)
 80066a0:	2200      	movs	r2, #0
 80066a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066a4:	f7fd fbac 	bl	8003e00 <HAL_GetTick>
 80066a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066aa:	e008      	b.n	80066be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066ac:	f7fd fba8 	bl	8003e00 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d901      	bls.n	80066be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e07e      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066be:	4b27      	ldr	r3, [pc, #156]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1f0      	bne.n	80066ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	69da      	ldr	r2, [r3, #28]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	431a      	orrs	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	019b      	lsls	r3, r3, #6
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e0:	085b      	lsrs	r3, r3, #1
 80066e2:	3b01      	subs	r3, #1
 80066e4:	041b      	lsls	r3, r3, #16
 80066e6:	431a      	orrs	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ec:	061b      	lsls	r3, r3, #24
 80066ee:	491b      	ldr	r1, [pc, #108]	; (800675c <HAL_RCC_OscConfig+0x470>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066f4:	4b1b      	ldr	r3, [pc, #108]	; (8006764 <HAL_RCC_OscConfig+0x478>)
 80066f6:	2201      	movs	r2, #1
 80066f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066fa:	f7fd fb81 	bl	8003e00 <HAL_GetTick>
 80066fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006700:	e008      	b.n	8006714 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006702:	f7fd fb7d 	bl	8003e00 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d901      	bls.n	8006714 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e053      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006714:	4b11      	ldr	r3, [pc, #68]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d0f0      	beq.n	8006702 <HAL_RCC_OscConfig+0x416>
 8006720:	e04b      	b.n	80067ba <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006722:	4b10      	ldr	r3, [pc, #64]	; (8006764 <HAL_RCC_OscConfig+0x478>)
 8006724:	2200      	movs	r2, #0
 8006726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006728:	f7fd fb6a 	bl	8003e00 <HAL_GetTick>
 800672c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800672e:	e008      	b.n	8006742 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006730:	f7fd fb66 	bl	8003e00 <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	2b02      	cmp	r3, #2
 800673c:	d901      	bls.n	8006742 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e03c      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006742:	4b06      	ldr	r3, [pc, #24]	; (800675c <HAL_RCC_OscConfig+0x470>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1f0      	bne.n	8006730 <HAL_RCC_OscConfig+0x444>
 800674e:	e034      	b.n	80067ba <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d107      	bne.n	8006768 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e02f      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
 800675c:	40023800 	.word	0x40023800
 8006760:	40007000 	.word	0x40007000
 8006764:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006768:	4b16      	ldr	r3, [pc, #88]	; (80067c4 <HAL_RCC_OscConfig+0x4d8>)
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	69db      	ldr	r3, [r3, #28]
 8006778:	429a      	cmp	r2, r3
 800677a:	d11c      	bne.n	80067b6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006786:	429a      	cmp	r2, r3
 8006788:	d115      	bne.n	80067b6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800678a:	68fa      	ldr	r2, [r7, #12]
 800678c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006790:	4013      	ands	r3, r2
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006796:	4293      	cmp	r3, r2
 8006798:	d10d      	bne.n	80067b6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d106      	bne.n	80067b6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d001      	beq.n	80067ba <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e000      	b.n	80067bc <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3718      	adds	r7, #24
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	40023800 	.word	0x40023800

080067c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e0cc      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80067dc:	4b68      	ldr	r3, [pc, #416]	; (8006980 <HAL_RCC_ClockConfig+0x1b8>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 030f 	and.w	r3, r3, #15
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d90c      	bls.n	8006804 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ea:	4b65      	ldr	r3, [pc, #404]	; (8006980 <HAL_RCC_ClockConfig+0x1b8>)
 80067ec:	683a      	ldr	r2, [r7, #0]
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067f2:	4b63      	ldr	r3, [pc, #396]	; (8006980 <HAL_RCC_ClockConfig+0x1b8>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 030f 	and.w	r3, r3, #15
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d001      	beq.n	8006804 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e0b8      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d020      	beq.n	8006852 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b00      	cmp	r3, #0
 800681a:	d005      	beq.n	8006828 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800681c:	4b59      	ldr	r3, [pc, #356]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	4a58      	ldr	r2, [pc, #352]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006822:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006826:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0308 	and.w	r3, r3, #8
 8006830:	2b00      	cmp	r3, #0
 8006832:	d005      	beq.n	8006840 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006834:	4b53      	ldr	r3, [pc, #332]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	4a52      	ldr	r2, [pc, #328]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800683a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800683e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006840:	4b50      	ldr	r3, [pc, #320]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	494d      	ldr	r1, [pc, #308]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800684e:	4313      	orrs	r3, r2
 8006850:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d044      	beq.n	80068e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d107      	bne.n	8006876 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006866:	4b47      	ldr	r3, [pc, #284]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d119      	bne.n	80068a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e07f      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	2b02      	cmp	r3, #2
 800687c:	d003      	beq.n	8006886 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006882:	2b03      	cmp	r3, #3
 8006884:	d107      	bne.n	8006896 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006886:	4b3f      	ldr	r3, [pc, #252]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d109      	bne.n	80068a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e06f      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006896:	4b3b      	ldr	r3, [pc, #236]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e067      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068a6:	4b37      	ldr	r3, [pc, #220]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f023 0203 	bic.w	r2, r3, #3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	4934      	ldr	r1, [pc, #208]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068b8:	f7fd faa2 	bl	8003e00 <HAL_GetTick>
 80068bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068be:	e00a      	b.n	80068d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068c0:	f7fd fa9e 	bl	8003e00 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e04f      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068d6:	4b2b      	ldr	r3, [pc, #172]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f003 020c 	and.w	r2, r3, #12
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d1eb      	bne.n	80068c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80068e8:	4b25      	ldr	r3, [pc, #148]	; (8006980 <HAL_RCC_ClockConfig+0x1b8>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 030f 	and.w	r3, r3, #15
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d20c      	bcs.n	8006910 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068f6:	4b22      	ldr	r3, [pc, #136]	; (8006980 <HAL_RCC_ClockConfig+0x1b8>)
 80068f8:	683a      	ldr	r2, [r7, #0]
 80068fa:	b2d2      	uxtb	r2, r2
 80068fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068fe:	4b20      	ldr	r3, [pc, #128]	; (8006980 <HAL_RCC_ClockConfig+0x1b8>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 030f 	and.w	r3, r3, #15
 8006906:	683a      	ldr	r2, [r7, #0]
 8006908:	429a      	cmp	r2, r3
 800690a:	d001      	beq.n	8006910 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e032      	b.n	8006976 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0304 	and.w	r3, r3, #4
 8006918:	2b00      	cmp	r3, #0
 800691a:	d008      	beq.n	800692e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800691c:	4b19      	ldr	r3, [pc, #100]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	4916      	ldr	r1, [pc, #88]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800692a:	4313      	orrs	r3, r2
 800692c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0308 	and.w	r3, r3, #8
 8006936:	2b00      	cmp	r3, #0
 8006938:	d009      	beq.n	800694e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800693a:	4b12      	ldr	r3, [pc, #72]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	00db      	lsls	r3, r3, #3
 8006948:	490e      	ldr	r1, [pc, #56]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 800694a:	4313      	orrs	r3, r2
 800694c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800694e:	f000 f821 	bl	8006994 <HAL_RCC_GetSysClockFreq>
 8006952:	4602      	mov	r2, r0
 8006954:	4b0b      	ldr	r3, [pc, #44]	; (8006984 <HAL_RCC_ClockConfig+0x1bc>)
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	091b      	lsrs	r3, r3, #4
 800695a:	f003 030f 	and.w	r3, r3, #15
 800695e:	490a      	ldr	r1, [pc, #40]	; (8006988 <HAL_RCC_ClockConfig+0x1c0>)
 8006960:	5ccb      	ldrb	r3, [r1, r3]
 8006962:	fa22 f303 	lsr.w	r3, r2, r3
 8006966:	4a09      	ldr	r2, [pc, #36]	; (800698c <HAL_RCC_ClockConfig+0x1c4>)
 8006968:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800696a:	4b09      	ldr	r3, [pc, #36]	; (8006990 <HAL_RCC_ClockConfig+0x1c8>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4618      	mov	r0, r3
 8006970:	f7fd fa02 	bl	8003d78 <HAL_InitTick>

  return HAL_OK;
 8006974:	2300      	movs	r3, #0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	40023c00 	.word	0x40023c00
 8006984:	40023800 	.word	0x40023800
 8006988:	08009ec4 	.word	0x08009ec4
 800698c:	200002d8 	.word	0x200002d8
 8006990:	20000370 	.word	0x20000370

08006994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006998:	b094      	sub	sp, #80	; 0x50
 800699a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800699c:	2300      	movs	r3, #0
 800699e:	647b      	str	r3, [r7, #68]	; 0x44
 80069a0:	2300      	movs	r3, #0
 80069a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069a4:	2300      	movs	r3, #0
 80069a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80069a8:	2300      	movs	r3, #0
 80069aa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069ac:	4b79      	ldr	r3, [pc, #484]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	f003 030c 	and.w	r3, r3, #12
 80069b4:	2b08      	cmp	r3, #8
 80069b6:	d00d      	beq.n	80069d4 <HAL_RCC_GetSysClockFreq+0x40>
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	f200 80e1 	bhi.w	8006b80 <HAL_RCC_GetSysClockFreq+0x1ec>
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d002      	beq.n	80069c8 <HAL_RCC_GetSysClockFreq+0x34>
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d003      	beq.n	80069ce <HAL_RCC_GetSysClockFreq+0x3a>
 80069c6:	e0db      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80069c8:	4b73      	ldr	r3, [pc, #460]	; (8006b98 <HAL_RCC_GetSysClockFreq+0x204>)
 80069ca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80069cc:	e0db      	b.n	8006b86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80069ce:	4b73      	ldr	r3, [pc, #460]	; (8006b9c <HAL_RCC_GetSysClockFreq+0x208>)
 80069d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80069d2:	e0d8      	b.n	8006b86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80069d4:	4b6f      	ldr	r3, [pc, #444]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069dc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80069de:	4b6d      	ldr	r3, [pc, #436]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d063      	beq.n	8006ab2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069ea:	4b6a      	ldr	r3, [pc, #424]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	099b      	lsrs	r3, r3, #6
 80069f0:	2200      	movs	r2, #0
 80069f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80069f4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80069f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069fc:	633b      	str	r3, [r7, #48]	; 0x30
 80069fe:	2300      	movs	r3, #0
 8006a00:	637b      	str	r3, [r7, #52]	; 0x34
 8006a02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006a06:	4622      	mov	r2, r4
 8006a08:	462b      	mov	r3, r5
 8006a0a:	f04f 0000 	mov.w	r0, #0
 8006a0e:	f04f 0100 	mov.w	r1, #0
 8006a12:	0159      	lsls	r1, r3, #5
 8006a14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a18:	0150      	lsls	r0, r2, #5
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4621      	mov	r1, r4
 8006a20:	1a51      	subs	r1, r2, r1
 8006a22:	6139      	str	r1, [r7, #16]
 8006a24:	4629      	mov	r1, r5
 8006a26:	eb63 0301 	sbc.w	r3, r3, r1
 8006a2a:	617b      	str	r3, [r7, #20]
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a38:	4659      	mov	r1, fp
 8006a3a:	018b      	lsls	r3, r1, #6
 8006a3c:	4651      	mov	r1, sl
 8006a3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a42:	4651      	mov	r1, sl
 8006a44:	018a      	lsls	r2, r1, #6
 8006a46:	4651      	mov	r1, sl
 8006a48:	ebb2 0801 	subs.w	r8, r2, r1
 8006a4c:	4659      	mov	r1, fp
 8006a4e:	eb63 0901 	sbc.w	r9, r3, r1
 8006a52:	f04f 0200 	mov.w	r2, #0
 8006a56:	f04f 0300 	mov.w	r3, #0
 8006a5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a66:	4690      	mov	r8, r2
 8006a68:	4699      	mov	r9, r3
 8006a6a:	4623      	mov	r3, r4
 8006a6c:	eb18 0303 	adds.w	r3, r8, r3
 8006a70:	60bb      	str	r3, [r7, #8]
 8006a72:	462b      	mov	r3, r5
 8006a74:	eb49 0303 	adc.w	r3, r9, r3
 8006a78:	60fb      	str	r3, [r7, #12]
 8006a7a:	f04f 0200 	mov.w	r2, #0
 8006a7e:	f04f 0300 	mov.w	r3, #0
 8006a82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a86:	4629      	mov	r1, r5
 8006a88:	024b      	lsls	r3, r1, #9
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a90:	4621      	mov	r1, r4
 8006a92:	024a      	lsls	r2, r1, #9
 8006a94:	4610      	mov	r0, r2
 8006a96:	4619      	mov	r1, r3
 8006a98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006aa0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006aa4:	f7f9 fc54 	bl	8000350 <__aeabi_uldivmod>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	4613      	mov	r3, r2
 8006aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ab0:	e058      	b.n	8006b64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ab2:	4b38      	ldr	r3, [pc, #224]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	099b      	lsrs	r3, r3, #6
 8006ab8:	2200      	movs	r2, #0
 8006aba:	4618      	mov	r0, r3
 8006abc:	4611      	mov	r1, r2
 8006abe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ac2:	623b      	str	r3, [r7, #32]
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	627b      	str	r3, [r7, #36]	; 0x24
 8006ac8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006acc:	4642      	mov	r2, r8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	f04f 0000 	mov.w	r0, #0
 8006ad4:	f04f 0100 	mov.w	r1, #0
 8006ad8:	0159      	lsls	r1, r3, #5
 8006ada:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ade:	0150      	lsls	r0, r2, #5
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	4641      	mov	r1, r8
 8006ae6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006aea:	4649      	mov	r1, r9
 8006aec:	eb63 0b01 	sbc.w	fp, r3, r1
 8006af0:	f04f 0200 	mov.w	r2, #0
 8006af4:	f04f 0300 	mov.w	r3, #0
 8006af8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006afc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b04:	ebb2 040a 	subs.w	r4, r2, sl
 8006b08:	eb63 050b 	sbc.w	r5, r3, fp
 8006b0c:	f04f 0200 	mov.w	r2, #0
 8006b10:	f04f 0300 	mov.w	r3, #0
 8006b14:	00eb      	lsls	r3, r5, #3
 8006b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b1a:	00e2      	lsls	r2, r4, #3
 8006b1c:	4614      	mov	r4, r2
 8006b1e:	461d      	mov	r5, r3
 8006b20:	4643      	mov	r3, r8
 8006b22:	18e3      	adds	r3, r4, r3
 8006b24:	603b      	str	r3, [r7, #0]
 8006b26:	464b      	mov	r3, r9
 8006b28:	eb45 0303 	adc.w	r3, r5, r3
 8006b2c:	607b      	str	r3, [r7, #4]
 8006b2e:	f04f 0200 	mov.w	r2, #0
 8006b32:	f04f 0300 	mov.w	r3, #0
 8006b36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	028b      	lsls	r3, r1, #10
 8006b3e:	4621      	mov	r1, r4
 8006b40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b44:	4621      	mov	r1, r4
 8006b46:	028a      	lsls	r2, r1, #10
 8006b48:	4610      	mov	r0, r2
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b4e:	2200      	movs	r2, #0
 8006b50:	61bb      	str	r3, [r7, #24]
 8006b52:	61fa      	str	r2, [r7, #28]
 8006b54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b58:	f7f9 fbfa 	bl	8000350 <__aeabi_uldivmod>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4613      	mov	r3, r2
 8006b62:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b64:	4b0b      	ldr	r3, [pc, #44]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	0c1b      	lsrs	r3, r3, #16
 8006b6a:	f003 0303 	and.w	r3, r3, #3
 8006b6e:	3301      	adds	r3, #1
 8006b70:	005b      	lsls	r3, r3, #1
 8006b72:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006b74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b7e:	e002      	b.n	8006b86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b80:	4b05      	ldr	r3, [pc, #20]	; (8006b98 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b82:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3750      	adds	r7, #80	; 0x50
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b92:	bf00      	nop
 8006b94:	40023800 	.word	0x40023800
 8006b98:	00f42400 	.word	0x00f42400
 8006b9c:	007a1200 	.word	0x007a1200

08006ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ba4:	4b03      	ldr	r3, [pc, #12]	; (8006bb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	200002d8 	.word	0x200002d8

08006bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bbc:	f7ff fff0 	bl	8006ba0 <HAL_RCC_GetHCLKFreq>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	4b05      	ldr	r3, [pc, #20]	; (8006bd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	0a9b      	lsrs	r3, r3, #10
 8006bc8:	f003 0307 	and.w	r3, r3, #7
 8006bcc:	4903      	ldr	r1, [pc, #12]	; (8006bdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bce:	5ccb      	ldrb	r3, [r1, r3]
 8006bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	40023800 	.word	0x40023800
 8006bdc:	08009ed4 	.word	0x08009ed4

08006be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006bec:	2300      	movs	r3, #0
 8006bee:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10b      	bne.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d105      	bne.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d075      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c14:	4b91      	ldr	r3, [pc, #580]	; (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c1a:	f7fd f8f1 	bl	8003e00 <HAL_GetTick>
 8006c1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c20:	e008      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c22:	f7fd f8ed 	bl	8003e00 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e189      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c34:	4b8a      	ldr	r3, [pc, #552]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f0      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d009      	beq.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	019a      	lsls	r2, r3, #6
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	071b      	lsls	r3, r3, #28
 8006c58:	4981      	ldr	r1, [pc, #516]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0302 	and.w	r3, r3, #2
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01f      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c6c:	4b7c      	ldr	r3, [pc, #496]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c72:	0f1b      	lsrs	r3, r3, #28
 8006c74:	f003 0307 	and.w	r3, r3, #7
 8006c78:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	019a      	lsls	r2, r3, #6
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	061b      	lsls	r3, r3, #24
 8006c86:	431a      	orrs	r2, r3
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	071b      	lsls	r3, r3, #28
 8006c8c:	4974      	ldr	r1, [pc, #464]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c94:	4b72      	ldr	r3, [pc, #456]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c9a:	f023 021f 	bic.w	r2, r3, #31
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	496e      	ldr	r1, [pc, #440]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00d      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	019a      	lsls	r2, r3, #6
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	061b      	lsls	r3, r3, #24
 8006cc4:	431a      	orrs	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	071b      	lsls	r3, r3, #28
 8006ccc:	4964      	ldr	r1, [pc, #400]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cd4:	4b61      	ldr	r3, [pc, #388]	; (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cda:	f7fd f891 	bl	8003e00 <HAL_GetTick>
 8006cde:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006ce2:	f7fd f88d 	bl	8003e00 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e129      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cf4:	4b5a      	ldr	r3, [pc, #360]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0f0      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d105      	bne.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d079      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006d18:	4b52      	ldr	r3, [pc, #328]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d1e:	f7fd f86f 	bl	8003e00 <HAL_GetTick>
 8006d22:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d24:	e008      	b.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006d26:	f7fd f86b 	bl	8003e00 <HAL_GetTick>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	1ad3      	subs	r3, r2, r3
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	d901      	bls.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e107      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d38:	4b49      	ldr	r3, [pc, #292]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d44:	d0ef      	beq.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0304 	and.w	r3, r3, #4
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d020      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d52:	4b43      	ldr	r3, [pc, #268]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d58:	0f1b      	lsrs	r3, r3, #28
 8006d5a:	f003 0307 	and.w	r3, r3, #7
 8006d5e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	019a      	lsls	r2, r3, #6
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	061b      	lsls	r3, r3, #24
 8006d6c:	431a      	orrs	r2, r3
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	071b      	lsls	r3, r3, #28
 8006d72:	493b      	ldr	r1, [pc, #236]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006d7a:	4b39      	ldr	r3, [pc, #228]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d80:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a1b      	ldr	r3, [r3, #32]
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	021b      	lsls	r3, r3, #8
 8006d8c:	4934      	ldr	r1, [pc, #208]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0308 	and.w	r3, r3, #8
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d01e      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006da0:	4b2f      	ldr	r3, [pc, #188]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006da6:	0e1b      	lsrs	r3, r3, #24
 8006da8:	f003 030f 	and.w	r3, r3, #15
 8006dac:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	019a      	lsls	r2, r3, #6
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	061b      	lsls	r3, r3, #24
 8006db8:	431a      	orrs	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	071b      	lsls	r3, r3, #28
 8006dc0:	4927      	ldr	r1, [pc, #156]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006dc8:	4b25      	ldr	r3, [pc, #148]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd6:	4922      	ldr	r1, [pc, #136]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006dde:	4b21      	ldr	r3, [pc, #132]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006de0:	2201      	movs	r2, #1
 8006de2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006de4:	f7fd f80c 	bl	8003e00 <HAL_GetTick>
 8006de8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006dea:	e008      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006dec:	f7fd f808 	bl	8003e00 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d901      	bls.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e0a4      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006dfe:	4b18      	ldr	r3, [pc, #96]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e0a:	d1ef      	bne.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 0320 	and.w	r3, r3, #32
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 808b 	beq.w	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60fb      	str	r3, [r7, #12]
 8006e1e:	4b10      	ldr	r3, [pc, #64]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e22:	4a0f      	ldr	r2, [pc, #60]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e28:	6413      	str	r3, [r2, #64]	; 0x40
 8006e2a:	4b0d      	ldr	r3, [pc, #52]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e32:	60fb      	str	r3, [r7, #12]
 8006e34:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e36:	4b0c      	ldr	r3, [pc, #48]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a0b      	ldr	r2, [pc, #44]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e40:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e42:	f7fc ffdd 	bl	8003e00 <HAL_GetTick>
 8006e46:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e48:	e010      	b.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e4a:	f7fc ffd9 	bl	8003e00 <HAL_GetTick>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d909      	bls.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	e075      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006e5c:	42470068 	.word	0x42470068
 8006e60:	40023800 	.word	0x40023800
 8006e64:	42470070 	.word	0x42470070
 8006e68:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e6c:	4b38      	ldr	r3, [pc, #224]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0e8      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e78:	4b36      	ldr	r3, [pc, #216]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e80:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d02f      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d028      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e96:	4b2f      	ldr	r3, [pc, #188]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e9e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ea0:	4b2d      	ldr	r3, [pc, #180]	; (8006f58 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ea6:	4b2c      	ldr	r3, [pc, #176]	; (8006f58 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006eac:	4a29      	ldr	r2, [pc, #164]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006eb2:	4b28      	ldr	r3, [pc, #160]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d114      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ebe:	f7fc ff9f 	bl	8003e00 <HAL_GetTick>
 8006ec2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ec4:	e00a      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ec6:	f7fc ff9b 	bl	8003e00 <HAL_GetTick>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d901      	bls.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e035      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006edc:	4b1d      	ldr	r3, [pc, #116]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d0ee      	beq.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ef0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ef4:	d10d      	bne.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006ef6:	4b17      	ldr	r3, [pc, #92]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f02:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f0a:	4912      	ldr	r1, [pc, #72]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	608b      	str	r3, [r1, #8]
 8006f10:	e005      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006f12:	4b10      	ldr	r3, [pc, #64]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	4a0f      	ldr	r2, [pc, #60]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f18:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f1c:	6093      	str	r3, [r2, #8]
 8006f1e:	4b0d      	ldr	r3, [pc, #52]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f2a:	490a      	ldr	r1, [pc, #40]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0310 	and.w	r3, r3, #16
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d004      	beq.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006f42:	4b06      	ldr	r3, [pc, #24]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006f44:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3718      	adds	r7, #24
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	40007000 	.word	0x40007000
 8006f54:	40023800 	.word	0x40023800
 8006f58:	42470e40 	.word	0x42470e40
 8006f5c:	424711e0 	.word	0x424711e0

08006f60 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e025      	b.n	8006fc0 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d106      	bne.n	8006f8e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f81d 	bl	8006fc8 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2202      	movs	r2, #2
 8006f92:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	f000 ff0f 	bl	8007dc4 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6818      	ldr	r0, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	6839      	ldr	r1, [r7, #0]
 8006fb2:	f000 ff7a 	bl	8007eaa <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d101      	bne.n	8006ff8 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8006ff4:	2302      	movs	r3, #2
 8006ff6:	e018      	b.n	800702a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	68b9      	ldr	r1, [r7, #8]
 8007008:	4618      	mov	r0, r3
 800700a:	f000 ffcd 	bl	8007fa8 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2b02      	cmp	r3, #2
 8007014:	d104      	bne.n	8007020 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2205      	movs	r2, #5
 800701a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800701e:	e003      	b.n	8007028 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007028:	2300      	movs	r3, #0
}
 800702a:	4618      	mov	r0, r3
 800702c:	3710      	adds	r7, #16
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}

08007032 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007032:	b580      	push	{r7, lr}
 8007034:	b082      	sub	sp, #8
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
 800703a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007042:	b2db      	uxtb	r3, r3
 8007044:	2b02      	cmp	r3, #2
 8007046:	d101      	bne.n	800704c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007048:	2302      	movs	r3, #2
 800704a:	e00e      	b.n	800706a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2202      	movs	r2, #2
 8007050:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	6839      	ldr	r1, [r7, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f000 ffe0 	bl	8008020 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b082      	sub	sp, #8
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e05d      	b.n	8007140 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800708a:	b2db      	uxtb	r3, r3
 800708c:	2b00      	cmp	r3, #0
 800708e:	d106      	bne.n	800709e <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 f87d 	bl	8007198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2202      	movs	r2, #2
 80070a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	431a      	orrs	r2, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	431a      	orrs	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	431a      	orrs	r2, r3
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	431a      	orrs	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	69db      	ldr	r3, [r3, #28]
 80070e0:	431a      	orrs	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a1b      	ldr	r3, [r3, #32]
 80070e6:	ea42 0103 	orr.w	r1, r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	430a      	orrs	r2, r1
 80070f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	0c1b      	lsrs	r3, r3, #16
 80070fc:	f003 0104 	and.w	r1, r3, #4
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	430a      	orrs	r2, r1
 800710a:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007110:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007114:	d104      	bne.n	8007120 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800711e:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	69da      	ldr	r2, [r3, #28]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800712e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2201      	movs	r2, #1
 800713a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3708      	adds	r7, #8
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d101      	bne.n	800715a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e01a      	b.n	8007190 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2202      	movs	r2, #2
 800715e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007170:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f81a 	bl	80071ac <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3708      	adds	r7, #8
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b088      	sub	sp, #32
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	60b9      	str	r1, [r7, #8]
 80071ca:	603b      	str	r3, [r7, #0]
 80071cc:	4613      	mov	r3, r2
 80071ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d101      	bne.n	80071e2 <HAL_SPI_Transmit+0x22>
 80071de:	2302      	movs	r3, #2
 80071e0:	e140      	b.n	8007464 <HAL_SPI_Transmit+0x2a4>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071ea:	f7fc fe09 	bl	8003e00 <HAL_GetTick>
 80071ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80071f0:	88fb      	ldrh	r3, [r7, #6]
 80071f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d002      	beq.n	8007206 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007200:	2302      	movs	r3, #2
 8007202:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007204:	e125      	b.n	8007452 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d002      	beq.n	8007212 <HAL_SPI_Transmit+0x52>
 800720c:	88fb      	ldrh	r3, [r7, #6]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d102      	bne.n	8007218 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007216:	e11c      	b.n	8007452 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2203      	movs	r2, #3
 800721c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	88fa      	ldrh	r2, [r7, #6]
 8007230:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	88fa      	ldrh	r2, [r7, #6]
 8007236:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2200      	movs	r2, #0
 8007254:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800725e:	d107      	bne.n	8007270 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800726e:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007278:	d10f      	bne.n	800729a <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007288:	601a      	str	r2, [r3, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007298:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a4:	2b40      	cmp	r3, #64	; 0x40
 80072a6:	d007      	beq.n	80072b8 <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072c0:	d14b      	bne.n	800735a <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <HAL_SPI_Transmit+0x110>
 80072ca:	8afb      	ldrh	r3, [r7, #22]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d13e      	bne.n	800734e <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d4:	881a      	ldrh	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e0:	1c9a      	adds	r2, r3, #2
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	3b01      	subs	r3, #1
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80072f4:	e02b      	b.n	800734e <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b02      	cmp	r3, #2
 8007302:	d112      	bne.n	800732a <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007308:	881a      	ldrh	r2, [r3, #0]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007314:	1c9a      	adds	r2, r3, #2
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800731e:	b29b      	uxth	r3, r3
 8007320:	3b01      	subs	r3, #1
 8007322:	b29a      	uxth	r2, r3
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	86da      	strh	r2, [r3, #54]	; 0x36
 8007328:	e011      	b.n	800734e <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800732a:	f7fc fd69 	bl	8003e00 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	683a      	ldr	r2, [r7, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d803      	bhi.n	8007342 <HAL_SPI_Transmit+0x182>
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007340:	d102      	bne.n	8007348 <HAL_SPI_Transmit+0x188>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d102      	bne.n	800734e <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800734c:	e081      	b.n	8007452 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007352:	b29b      	uxth	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1ce      	bne.n	80072f6 <HAL_SPI_Transmit+0x136>
 8007358:	e04c      	b.n	80073f4 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d002      	beq.n	8007368 <HAL_SPI_Transmit+0x1a8>
 8007362:	8afb      	ldrh	r3, [r7, #22]
 8007364:	2b01      	cmp	r3, #1
 8007366:	d140      	bne.n	80073ea <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	330c      	adds	r3, #12
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737a:	1c5a      	adds	r2, r3, #1
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007384:	b29b      	uxth	r3, r3
 8007386:	3b01      	subs	r3, #1
 8007388:	b29a      	uxth	r2, r3
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800738e:	e02c      	b.n	80073ea <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b02      	cmp	r3, #2
 800739c:	d113      	bne.n	80073c6 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	330c      	adds	r3, #12
 80073a8:	7812      	ldrb	r2, [r2, #0]
 80073aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b0:	1c5a      	adds	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	3b01      	subs	r3, #1
 80073be:	b29a      	uxth	r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80073c4:	e011      	b.n	80073ea <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073c6:	f7fc fd1b 	bl	8003e00 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d803      	bhi.n	80073de <HAL_SPI_Transmit+0x21e>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073dc:	d102      	bne.n	80073e4 <HAL_SPI_Transmit+0x224>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d102      	bne.n	80073ea <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80073e8:	e033      	b.n	8007452 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1cd      	bne.n	8007390 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073fc:	d107      	bne.n	800740e <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800740c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	6839      	ldr	r1, [r7, #0]
 8007412:	68f8      	ldr	r0, [r7, #12]
 8007414:	f000 fc94 	bl	8007d40 <SPI_EndRxTxTransaction>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d002      	beq.n	8007424 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2220      	movs	r2, #32
 8007422:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d10a      	bne.n	8007442 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800742c:	2300      	movs	r3, #0
 800742e:	613b      	str	r3, [r7, #16]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	613b      	str	r3, [r7, #16]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	613b      	str	r3, [r7, #16]
 8007440:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	77fb      	strb	r3, [r7, #31]
 800744e:	e000      	b.n	8007452 <HAL_SPI_Transmit+0x292>
  }

error:
 8007450:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2201      	movs	r2, #1
 8007456:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007462:	7ffb      	ldrb	r3, [r7, #31]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3720      	adds	r7, #32
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b088      	sub	sp, #32
 8007470:	af02      	add	r7, sp, #8
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	603b      	str	r3, [r7, #0]
 8007478:	4613      	mov	r3, r2
 800747a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800747c:	2300      	movs	r3, #0
 800747e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007488:	d112      	bne.n	80074b0 <HAL_SPI_Receive+0x44>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d10e      	bne.n	80074b0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2204      	movs	r2, #4
 8007496:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800749a:	88fa      	ldrh	r2, [r7, #6]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	4613      	mov	r3, r2
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	68b9      	ldr	r1, [r7, #8]
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f000 f95f 	bl	800776a <HAL_SPI_TransmitReceive>
 80074ac:	4603      	mov	r3, r0
 80074ae:	e158      	b.n	8007762 <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d101      	bne.n	80074be <HAL_SPI_Receive+0x52>
 80074ba:	2302      	movs	r3, #2
 80074bc:	e151      	b.n	8007762 <HAL_SPI_Receive+0x2f6>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074c6:	f7fc fc9b 	bl	8003e00 <HAL_GetTick>
 80074ca:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d002      	beq.n	80074de <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80074d8:	2302      	movs	r3, #2
 80074da:	75fb      	strb	r3, [r7, #23]
    goto error;
 80074dc:	e138      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d002      	beq.n	80074ea <HAL_SPI_Receive+0x7e>
 80074e4:	88fb      	ldrh	r3, [r7, #6]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d102      	bne.n	80074f0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80074ee:	e12f      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2204      	movs	r2, #4
 80074f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2200      	movs	r2, #0
 80074fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	88fa      	ldrh	r2, [r7, #6]
 8007508:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	88fa      	ldrh	r2, [r7, #6]
 800750e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2200      	movs	r2, #0
 800751a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007532:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007536:	d116      	bne.n	8007566 <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007546:	601a      	str	r2, [r3, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007556:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800755c:	b29b      	uxth	r3, r3
 800755e:	3b01      	subs	r3, #1
 8007560:	b29a      	uxth	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800756e:	d107      	bne.n	8007580 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800757e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800758a:	2b40      	cmp	r3, #64	; 0x40
 800758c:	d007      	beq.n	800759e <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800759c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d162      	bne.n	800766c <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80075a6:	e02e      	b.n	8007606 <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d115      	bne.n	80075e2 <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f103 020c 	add.w	r2, r3, #12
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c2:	7812      	ldrb	r2, [r2, #0]
 80075c4:	b2d2      	uxtb	r2, r2
 80075c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075cc:	1c5a      	adds	r2, r3, #1
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	3b01      	subs	r3, #1
 80075da:	b29a      	uxth	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80075e0:	e011      	b.n	8007606 <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075e2:	f7fc fc0d 	bl	8003e00 <HAL_GetTick>
 80075e6:	4602      	mov	r2, r0
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	683a      	ldr	r2, [r7, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d803      	bhi.n	80075fa <HAL_SPI_Receive+0x18e>
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f8:	d102      	bne.n	8007600 <HAL_SPI_Receive+0x194>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d102      	bne.n	8007606 <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007604:	e0a4      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800760a:	b29b      	uxth	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	d1cb      	bne.n	80075a8 <HAL_SPI_Receive+0x13c>
 8007610:	e031      	b.n	8007676 <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f003 0301 	and.w	r3, r3, #1
 800761c:	2b01      	cmp	r3, #1
 800761e:	d113      	bne.n	8007648 <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762a:	b292      	uxth	r2, r2
 800762c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007632:	1c9a      	adds	r2, r3, #2
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800763c:	b29b      	uxth	r3, r3
 800763e:	3b01      	subs	r3, #1
 8007640:	b29a      	uxth	r2, r3
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007646:	e011      	b.n	800766c <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007648:	f7fc fbda 	bl	8003e00 <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	683a      	ldr	r2, [r7, #0]
 8007654:	429a      	cmp	r2, r3
 8007656:	d803      	bhi.n	8007660 <HAL_SPI_Receive+0x1f4>
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800765e:	d102      	bne.n	8007666 <HAL_SPI_Receive+0x1fa>
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d102      	bne.n	800766c <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	75fb      	strb	r3, [r7, #23]
          goto error;
 800766a:	e071      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007670:	b29b      	uxth	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1cd      	bne.n	8007612 <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800767e:	d142      	bne.n	8007706 <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800768e:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	9300      	str	r3, [sp, #0]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	2201      	movs	r2, #1
 8007698:	2101      	movs	r1, #1
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f000 fa81 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d002      	beq.n	80076ac <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	75fb      	strb	r3, [r7, #23]
      goto error;
 80076aa:	e051      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076b4:	d107      	bne.n	80076c6 <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68da      	ldr	r2, [r3, #12]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c0:	b292      	uxth	r2, r2
 80076c2:	801a      	strh	r2, [r3, #0]
 80076c4:	e008      	b.n	80076d8 <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f103 020c 	add.w	r2, r3, #12
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076d2:	7812      	ldrb	r2, [r2, #0]
 80076d4:	b2d2      	uxtb	r2, r2
 80076d6:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2201      	movs	r2, #1
 80076e0:	2101      	movs	r1, #1
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 fa5d 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d008      	beq.n	8007700 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f2:	f043 0202 	orr.w	r2, r3, #2
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	75fb      	strb	r3, [r7, #23]
      goto error;
 80076fe:	e027      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007706:	693a      	ldr	r2, [r7, #16]
 8007708:	6839      	ldr	r1, [r7, #0]
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f000 fab3 	bl	8007c76 <SPI_EndRxTransaction>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d002      	beq.n	800771c <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2220      	movs	r2, #32
 800771a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f003 0310 	and.w	r3, r3, #16
 8007726:	2b10      	cmp	r3, #16
 8007728:	d10a      	bne.n	8007740 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800772e:	f043 0202 	orr.w	r2, r3, #2
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800773e:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007744:	2b00      	cmp	r3, #0
 8007746:	d002      	beq.n	800774e <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	75fb      	strb	r3, [r7, #23]
 800774c:	e000      	b.n	8007750 <HAL_SPI_Receive+0x2e4>
  }

error :
 800774e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007760:	7dfb      	ldrb	r3, [r7, #23]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3718      	adds	r7, #24
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b08e      	sub	sp, #56	; 0x38
 800776e:	af02      	add	r7, sp, #8
 8007770:	60f8      	str	r0, [r7, #12]
 8007772:	60b9      	str	r1, [r7, #8]
 8007774:	607a      	str	r2, [r7, #4]
 8007776:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007778:	2301      	movs	r3, #1
 800777a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800777c:	2300      	movs	r3, #0
 800777e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007788:	2b01      	cmp	r3, #1
 800778a:	d101      	bne.n	8007790 <HAL_SPI_TransmitReceive+0x26>
 800778c:	2302      	movs	r3, #2
 800778e:	e1f6      	b.n	8007b7e <HAL_SPI_TransmitReceive+0x414>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007798:	f7fc fb32 	bl	8003e00 <HAL_GetTick>
 800779c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80077ae:	887b      	ldrh	r3, [r7, #2]
 80077b0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80077b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d00f      	beq.n	80077da <HAL_SPI_TransmitReceive+0x70>
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077c0:	d107      	bne.n	80077d2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d103      	bne.n	80077d2 <HAL_SPI_TransmitReceive+0x68>
 80077ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	d003      	beq.n	80077da <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80077d2:	2302      	movs	r3, #2
 80077d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80077d8:	e1c7      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d005      	beq.n	80077ec <HAL_SPI_TransmitReceive+0x82>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d002      	beq.n	80077ec <HAL_SPI_TransmitReceive+0x82>
 80077e6:	887b      	ldrh	r3, [r7, #2]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d103      	bne.n	80077f4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80077f2:	e1ba      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	2b04      	cmp	r3, #4
 80077fe:	d003      	beq.n	8007808 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2205      	movs	r2, #5
 8007804:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	887a      	ldrh	r2, [r7, #2]
 8007818:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	887a      	ldrh	r2, [r7, #2]
 800781e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	887a      	ldrh	r2, [r7, #2]
 800782a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	887a      	ldrh	r2, [r7, #2]
 8007830:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007846:	d10f      	bne.n	8007868 <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007856:	601a      	str	r2, [r3, #0]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007866:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007872:	2b40      	cmp	r3, #64	; 0x40
 8007874:	d007      	beq.n	8007886 <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007884:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800788e:	f040 808b 	bne.w	80079a8 <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d002      	beq.n	80078a0 <HAL_SPI_TransmitReceive+0x136>
 800789a:	8b7b      	ldrh	r3, [r7, #26]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d178      	bne.n	8007992 <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a4:	881a      	ldrh	r2, [r3, #0]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b0:	1c9a      	adds	r2, r3, #2
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078c4:	e065      	b.n	8007992 <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f003 0302 	and.w	r3, r3, #2
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d12d      	bne.n	8007930 <HAL_SPI_TransmitReceive+0x1c6>
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078d8:	b29b      	uxth	r3, r3
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d028      	beq.n	8007930 <HAL_SPI_TransmitReceive+0x1c6>
 80078de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d125      	bne.n	8007930 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078e8:	881a      	ldrh	r2, [r3, #0]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f4:	1c9a      	adds	r2, r3, #2
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078fe:	b29b      	uxth	r3, r3
 8007900:	3b01      	subs	r3, #1
 8007902:	b29a      	uxth	r2, r3
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007910:	b29b      	uxth	r3, r3
 8007912:	2b00      	cmp	r3, #0
 8007914:	d10c      	bne.n	8007930 <HAL_SPI_TransmitReceive+0x1c6>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800791e:	d107      	bne.n	8007930 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800792e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	2b01      	cmp	r3, #1
 800793c:	d119      	bne.n	8007972 <HAL_SPI_TransmitReceive+0x208>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007942:	b29b      	uxth	r3, r3
 8007944:	2b00      	cmp	r3, #0
 8007946:	d014      	beq.n	8007972 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68da      	ldr	r2, [r3, #12]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007952:	b292      	uxth	r2, r2
 8007954:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795a:	1c9a      	adds	r2, r3, #2
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007964:	b29b      	uxth	r3, r3
 8007966:	3b01      	subs	r3, #1
 8007968:	b29a      	uxth	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800796e:	2301      	movs	r3, #1
 8007970:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007972:	f7fc fa45 	bl	8003e00 <HAL_GetTick>
 8007976:	4602      	mov	r2, r0
 8007978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797a:	1ad3      	subs	r3, r2, r3
 800797c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800797e:	429a      	cmp	r2, r3
 8007980:	d807      	bhi.n	8007992 <HAL_SPI_TransmitReceive+0x228>
 8007982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007988:	d003      	beq.n	8007992 <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 800798a:	2303      	movs	r3, #3
 800798c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007990:	e0eb      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007996:	b29b      	uxth	r3, r3
 8007998:	2b00      	cmp	r3, #0
 800799a:	d194      	bne.n	80078c6 <HAL_SPI_TransmitReceive+0x15c>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d18f      	bne.n	80078c6 <HAL_SPI_TransmitReceive+0x15c>
 80079a6:	e08e      	b.n	8007ac6 <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <HAL_SPI_TransmitReceive+0x24c>
 80079b0:	8b7b      	ldrh	r3, [r7, #26]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d17d      	bne.n	8007ab2 <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	330c      	adds	r3, #12
 80079c0:	7812      	ldrb	r2, [r2, #0]
 80079c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079c8:	1c5a      	adds	r2, r3, #1
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	3b01      	subs	r3, #1
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079dc:	e069      	b.n	8007ab2 <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	d12e      	bne.n	8007a4a <HAL_SPI_TransmitReceive+0x2e0>
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d029      	beq.n	8007a4a <HAL_SPI_TransmitReceive+0x2e0>
 80079f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d126      	bne.n	8007a4a <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	330c      	adds	r3, #12
 8007a06:	7812      	ldrb	r2, [r2, #0]
 8007a08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a0e:	1c5a      	adds	r2, r3, #1
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	b29a      	uxth	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a22:	2300      	movs	r3, #0
 8007a24:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10c      	bne.n	8007a4a <HAL_SPI_TransmitReceive+0x2e0>
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a38:	d107      	bne.n	8007a4a <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a48:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d119      	bne.n	8007a8c <HAL_SPI_TransmitReceive+0x322>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d014      	beq.n	8007a8c <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68da      	ldr	r2, [r3, #12]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a6c:	b2d2      	uxtb	r2, r2
 8007a6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a74:	1c5a      	adds	r2, r3, #1
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	3b01      	subs	r3, #1
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007a8c:	f7fc f9b8 	bl	8003e00 <HAL_GetTick>
 8007a90:	4602      	mov	r2, r0
 8007a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a94:	1ad3      	subs	r3, r2, r3
 8007a96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d803      	bhi.n	8007aa4 <HAL_SPI_TransmitReceive+0x33a>
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa2:	d102      	bne.n	8007aaa <HAL_SPI_TransmitReceive+0x340>
 8007aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d103      	bne.n	8007ab2 <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007aaa:	2303      	movs	r3, #3
 8007aac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ab0:	e05b      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d190      	bne.n	80079de <HAL_SPI_TransmitReceive+0x274>
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d18b      	bne.n	80079de <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ace:	d117      	bne.n	8007b00 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	2101      	movs	r1, #1
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 f861 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d009      	beq.n	8007afa <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aea:	f043 0202 	orr.w	r2, r3, #2
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007af8:	e037      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f003 0310 	and.w	r3, r3, #16
 8007b0a:	2b10      	cmp	r3, #16
 8007b0c:	d10d      	bne.n	8007b2a <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b12:	f043 0202 	orr.w	r2, r3, #2
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007b22:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f000 f906 	bl	8007d40 <SPI_EndRxTxTransaction>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d006      	beq.n	8007b48 <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2220      	movs	r2, #32
 8007b44:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007b46:	e010      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d10b      	bne.n	8007b68 <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b50:	2300      	movs	r3, #0
 8007b52:	617b      	str	r3, [r7, #20]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	617b      	str	r3, [r7, #20]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	617b      	str	r3, [r7, #20]
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	e000      	b.n	8007b6a <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007b68:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007b7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3730      	adds	r7, #48	; 0x30
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b083      	sub	sp, #12
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b94:	b2db      	uxtb	r3, r3
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	370c      	adds	r7, #12
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr

08007ba2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ba2:	b580      	push	{r7, lr}
 8007ba4:	b084      	sub	sp, #16
 8007ba6:	af00      	add	r7, sp, #0
 8007ba8:	60f8      	str	r0, [r7, #12]
 8007baa:	60b9      	str	r1, [r7, #8]
 8007bac:	603b      	str	r3, [r7, #0]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007bb2:	e04c      	b.n	8007c4e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bba:	d048      	beq.n	8007c4e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007bbc:	f7fc f920 	bl	8003e00 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	683a      	ldr	r2, [r7, #0]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d902      	bls.n	8007bd2 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d13d      	bne.n	8007c4e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007be0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bea:	d111      	bne.n	8007c10 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bf4:	d004      	beq.n	8007c00 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bfe:	d107      	bne.n	8007c10 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c18:	d10f      	bne.n	8007c3a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e00f      	b.n	8007c6e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689a      	ldr	r2, [r3, #8]
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	4013      	ands	r3, r2
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	bf0c      	ite	eq
 8007c5e:	2301      	moveq	r3, #1
 8007c60:	2300      	movne	r3, #0
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	461a      	mov	r2, r3
 8007c66:	79fb      	ldrb	r3, [r7, #7]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d1a3      	bne.n	8007bb4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3710      	adds	r7, #16
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b086      	sub	sp, #24
 8007c7a:	af02      	add	r7, sp, #8
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	60b9      	str	r1, [r7, #8]
 8007c80:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c8a:	d111      	bne.n	8007cb0 <SPI_EndRxTransaction+0x3a>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c94:	d004      	beq.n	8007ca0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c9e:	d107      	bne.n	8007cb0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cae:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cb8:	d12a      	bne.n	8007d10 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cc2:	d012      	beq.n	8007cea <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2180      	movs	r1, #128	; 0x80
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f7ff ff67 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d02d      	beq.n	8007d36 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cde:	f043 0220 	orr.w	r2, r3, #32
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e026      	b.n	8007d38 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	9300      	str	r3, [sp, #0]
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f7ff ff54 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d01a      	beq.n	8007d36 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d04:	f043 0220 	orr.w	r2, r3, #32
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007d0c:	2303      	movs	r3, #3
 8007d0e:	e013      	b.n	8007d38 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	2200      	movs	r2, #0
 8007d18:	2101      	movs	r1, #1
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f7ff ff41 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d007      	beq.n	8007d36 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d2a:	f043 0220 	orr.w	r2, r3, #32
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	e000      	b.n	8007d38 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b088      	sub	sp, #32
 8007d44:	af02      	add	r7, sp, #8
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007d4c:	4b1b      	ldr	r3, [pc, #108]	; (8007dbc <SPI_EndRxTxTransaction+0x7c>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a1b      	ldr	r2, [pc, #108]	; (8007dc0 <SPI_EndRxTxTransaction+0x80>)
 8007d52:	fba2 2303 	umull	r2, r3, r2, r3
 8007d56:	0d5b      	lsrs	r3, r3, #21
 8007d58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007d5c:	fb02 f303 	mul.w	r3, r2, r3
 8007d60:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d6a:	d112      	bne.n	8007d92 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	9300      	str	r3, [sp, #0]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	2200      	movs	r2, #0
 8007d74:	2180      	movs	r1, #128	; 0x80
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f7ff ff13 	bl	8007ba2 <SPI_WaitFlagStateUntilTimeout>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d016      	beq.n	8007db0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d86:	f043 0220 	orr.w	r2, r3, #32
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	e00f      	b.n	8007db2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d00a      	beq.n	8007dae <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007da8:	2b80      	cmp	r3, #128	; 0x80
 8007daa:	d0f2      	beq.n	8007d92 <SPI_EndRxTxTransaction+0x52>
 8007dac:	e000      	b.n	8007db0 <SPI_EndRxTxTransaction+0x70>
        break;
 8007dae:	bf00      	nop
  }

  return HAL_OK;
 8007db0:	2300      	movs	r3, #0
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	200002d8 	.word	0x200002d8
 8007dc0:	165e9f81 	.word	0x165e9f81

08007dc4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d029      	beq.n	8007e32 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007dea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007dee:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007df8:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8007dfe:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8007e04:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8007e0a:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8007e10:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8007e16:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8007e1c:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8007e22:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	601a      	str	r2, [r3, #0]
 8007e30:	e034      	b.n	8007e9c <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e3e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007e48:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007e4e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007e62:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007e66:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007e70:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8007e76:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8007e7c:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8007e82:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8007e88:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3714      	adds	r7, #20
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr

08007eaa <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b087      	sub	sp, #28
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d02e      	beq.n	8007f22 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007ed0:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	3b01      	subs	r3, #1
 8007ede:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007ee0:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007eea:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007ef4:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	3b01      	subs	r3, #1
 8007efc:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007efe:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	695b      	ldr	r3, [r3, #20]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007f08:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007f12:	4313      	orrs	r3, r2
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	697a      	ldr	r2, [r7, #20]
 8007f1e:	609a      	str	r2, [r3, #8]
 8007f20:	e03b      	b.n	8007f9a <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007f2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f32:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	3b01      	subs	r3, #1
 8007f42:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007f44:	4313      	orrs	r3, r2
 8007f46:	697a      	ldr	r2, [r7, #20]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007f58:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	3b01      	subs	r3, #1
 8007f66:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007f68:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007f72:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007f7c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	3b01      	subs	r3, #1
 8007f84:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007f86:	4313      	orrs	r3, r2
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	697a      	ldr	r2, [r7, #20]
 8007f92:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	371c      	adds	r7, #28
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b086      	sub	sp, #24
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007fc4:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8007fce:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8007fe0:	f7fb ff0e 	bl	8003e00 <HAL_GetTick>
 8007fe4:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007fe6:	e010      	b.n	800800a <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fee:	d00c      	beq.n	800800a <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d007      	beq.n	8008006 <FMC_SDRAM_SendCommand+0x5e>
 8007ff6:	f7fb ff03 	bl	8003e00 <HAL_GetTick>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	429a      	cmp	r2, r3
 8008004:	d201      	bcs.n	800800a <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e006      	b.n	8008018 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	699b      	ldr	r3, [r3, #24]
 800800e:	f003 0320 	and.w	r3, r3, #32
 8008012:	2b20      	cmp	r3, #32
 8008014:	d0e8      	beq.n	8007fe8 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3718      	adds	r7, #24
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	695a      	ldr	r2, [r3, #20]
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	005b      	lsls	r3, r3, #1
 8008032:	431a      	orrs	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
	...

08008048 <arm_max_f32>:
 8008048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804c:	1e4f      	subs	r7, r1, #1
 800804e:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8008052:	f100 0e04 	add.w	lr, r0, #4
 8008056:	edd0 7a00 	vldr	s15, [r0]
 800805a:	d058      	beq.n	800810e <arm_max_f32+0xc6>
 800805c:	3014      	adds	r0, #20
 800805e:	46c4      	mov	ip, r8
 8008060:	2604      	movs	r6, #4
 8008062:	2400      	movs	r4, #0
 8008064:	ed10 6a04 	vldr	s12, [r0, #-16]
 8008068:	ed50 6a03 	vldr	s13, [r0, #-12]
 800806c:	ed10 7a02 	vldr	s14, [r0, #-8]
 8008070:	ed50 5a01 	vldr	s11, [r0, #-4]
 8008074:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8008078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800807c:	bfc8      	it	gt
 800807e:	eef0 7a46 	vmovgt.f32	s15, s12
 8008082:	f1a6 0503 	sub.w	r5, r6, #3
 8008086:	eef4 7ae6 	vcmpe.f32	s15, s13
 800808a:	bfc8      	it	gt
 800808c:	462c      	movgt	r4, r5
 800808e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008092:	bf48      	it	mi
 8008094:	eef0 7a66 	vmovmi.f32	s15, s13
 8008098:	f1a6 0502 	sub.w	r5, r6, #2
 800809c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080a0:	bf48      	it	mi
 80080a2:	462c      	movmi	r4, r5
 80080a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080a8:	bf48      	it	mi
 80080aa:	eef0 7a47 	vmovmi.f32	s15, s14
 80080ae:	f106 35ff 	add.w	r5, r6, #4294967295
 80080b2:	eef4 7ae5 	vcmpe.f32	s15, s11
 80080b6:	bf48      	it	mi
 80080b8:	462c      	movmi	r4, r5
 80080ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080be:	bf48      	it	mi
 80080c0:	4634      	movmi	r4, r6
 80080c2:	bf48      	it	mi
 80080c4:	eef0 7a65 	vmovmi.f32	s15, s11
 80080c8:	f1bc 0c01 	subs.w	ip, ip, #1
 80080cc:	f100 0010 	add.w	r0, r0, #16
 80080d0:	f106 0604 	add.w	r6, r6, #4
 80080d4:	d1c6      	bne.n	8008064 <arm_max_f32+0x1c>
 80080d6:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 80080da:	f017 0003 	ands.w	r0, r7, #3
 80080de:	d018      	beq.n	8008112 <arm_max_f32+0xca>
 80080e0:	1a08      	subs	r0, r1, r0
 80080e2:	ecbe 7a01 	vldmia	lr!, {s14}
 80080e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080ee:	bfc8      	it	gt
 80080f0:	4604      	movgt	r4, r0
 80080f2:	f100 0001 	add.w	r0, r0, #1
 80080f6:	bfd8      	it	le
 80080f8:	eeb0 7a67 	vmovle.f32	s14, s15
 80080fc:	4281      	cmp	r1, r0
 80080fe:	eef0 7a47 	vmov.f32	s15, s14
 8008102:	d1ee      	bne.n	80080e2 <arm_max_f32+0x9a>
 8008104:	ed82 7a00 	vstr	s14, [r2]
 8008108:	601c      	str	r4, [r3, #0]
 800810a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800810e:	4644      	mov	r4, r8
 8008110:	e7e3      	b.n	80080da <arm_max_f32+0x92>
 8008112:	eeb0 7a67 	vmov.f32	s14, s15
 8008116:	e7f5      	b.n	8008104 <arm_max_f32+0xbc>

08008118 <arm_rfft_fast_init_f32>:
 8008118:	084b      	lsrs	r3, r1, #1
 800811a:	2b80      	cmp	r3, #128	; 0x80
 800811c:	b410      	push	{r4}
 800811e:	8201      	strh	r1, [r0, #16]
 8008120:	8003      	strh	r3, [r0, #0]
 8008122:	d046      	beq.n	80081b2 <arm_rfft_fast_init_f32+0x9a>
 8008124:	d916      	bls.n	8008154 <arm_rfft_fast_init_f32+0x3c>
 8008126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800812a:	d03c      	beq.n	80081a6 <arm_rfft_fast_init_f32+0x8e>
 800812c:	d928      	bls.n	8008180 <arm_rfft_fast_init_f32+0x68>
 800812e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008132:	d01f      	beq.n	8008174 <arm_rfft_fast_init_f32+0x5c>
 8008134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008138:	d112      	bne.n	8008160 <arm_rfft_fast_init_f32+0x48>
 800813a:	4920      	ldr	r1, [pc, #128]	; (80081bc <arm_rfft_fast_init_f32+0xa4>)
 800813c:	4a20      	ldr	r2, [pc, #128]	; (80081c0 <arm_rfft_fast_init_f32+0xa8>)
 800813e:	4b21      	ldr	r3, [pc, #132]	; (80081c4 <arm_rfft_fast_init_f32+0xac>)
 8008140:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8008144:	8184      	strh	r4, [r0, #12]
 8008146:	6081      	str	r1, [r0, #8]
 8008148:	6042      	str	r2, [r0, #4]
 800814a:	6143      	str	r3, [r0, #20]
 800814c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008150:	2000      	movs	r0, #0
 8008152:	4770      	bx	lr
 8008154:	2b20      	cmp	r3, #32
 8008156:	d01c      	beq.n	8008192 <arm_rfft_fast_init_f32+0x7a>
 8008158:	2b40      	cmp	r3, #64	; 0x40
 800815a:	d006      	beq.n	800816a <arm_rfft_fast_init_f32+0x52>
 800815c:	2b10      	cmp	r3, #16
 800815e:	d01d      	beq.n	800819c <arm_rfft_fast_init_f32+0x84>
 8008160:	f04f 30ff 	mov.w	r0, #4294967295
 8008164:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008168:	4770      	bx	lr
 800816a:	2438      	movs	r4, #56	; 0x38
 800816c:	4916      	ldr	r1, [pc, #88]	; (80081c8 <arm_rfft_fast_init_f32+0xb0>)
 800816e:	4a17      	ldr	r2, [pc, #92]	; (80081cc <arm_rfft_fast_init_f32+0xb4>)
 8008170:	4b17      	ldr	r3, [pc, #92]	; (80081d0 <arm_rfft_fast_init_f32+0xb8>)
 8008172:	e7e7      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 8008174:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8008178:	4916      	ldr	r1, [pc, #88]	; (80081d4 <arm_rfft_fast_init_f32+0xbc>)
 800817a:	4a17      	ldr	r2, [pc, #92]	; (80081d8 <arm_rfft_fast_init_f32+0xc0>)
 800817c:	4b17      	ldr	r3, [pc, #92]	; (80081dc <arm_rfft_fast_init_f32+0xc4>)
 800817e:	e7e1      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 8008180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008184:	d1ec      	bne.n	8008160 <arm_rfft_fast_init_f32+0x48>
 8008186:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800818a:	4915      	ldr	r1, [pc, #84]	; (80081e0 <arm_rfft_fast_init_f32+0xc8>)
 800818c:	4a15      	ldr	r2, [pc, #84]	; (80081e4 <arm_rfft_fast_init_f32+0xcc>)
 800818e:	4b16      	ldr	r3, [pc, #88]	; (80081e8 <arm_rfft_fast_init_f32+0xd0>)
 8008190:	e7d8      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 8008192:	2430      	movs	r4, #48	; 0x30
 8008194:	4915      	ldr	r1, [pc, #84]	; (80081ec <arm_rfft_fast_init_f32+0xd4>)
 8008196:	4a16      	ldr	r2, [pc, #88]	; (80081f0 <arm_rfft_fast_init_f32+0xd8>)
 8008198:	4b16      	ldr	r3, [pc, #88]	; (80081f4 <arm_rfft_fast_init_f32+0xdc>)
 800819a:	e7d3      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 800819c:	2414      	movs	r4, #20
 800819e:	4916      	ldr	r1, [pc, #88]	; (80081f8 <arm_rfft_fast_init_f32+0xe0>)
 80081a0:	4a16      	ldr	r2, [pc, #88]	; (80081fc <arm_rfft_fast_init_f32+0xe4>)
 80081a2:	4b17      	ldr	r3, [pc, #92]	; (8008200 <arm_rfft_fast_init_f32+0xe8>)
 80081a4:	e7ce      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 80081a6:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 80081aa:	4916      	ldr	r1, [pc, #88]	; (8008204 <arm_rfft_fast_init_f32+0xec>)
 80081ac:	4a16      	ldr	r2, [pc, #88]	; (8008208 <arm_rfft_fast_init_f32+0xf0>)
 80081ae:	4b17      	ldr	r3, [pc, #92]	; (800820c <arm_rfft_fast_init_f32+0xf4>)
 80081b0:	e7c8      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 80081b2:	24d0      	movs	r4, #208	; 0xd0
 80081b4:	4916      	ldr	r1, [pc, #88]	; (8008210 <arm_rfft_fast_init_f32+0xf8>)
 80081b6:	4a17      	ldr	r2, [pc, #92]	; (8008214 <arm_rfft_fast_init_f32+0xfc>)
 80081b8:	4b17      	ldr	r3, [pc, #92]	; (8008218 <arm_rfft_fast_init_f32+0x100>)
 80081ba:	e7c3      	b.n	8008144 <arm_rfft_fast_init_f32+0x2c>
 80081bc:	0801c6d4 	.word	0x0801c6d4
 80081c0:	0800d8cc 	.word	0x0800d8cc
 80081c4:	08013a3c 	.word	0x08013a3c
 80081c8:	080119cc 	.word	0x080119cc
 80081cc:	0801e494 	.word	0x0801e494
 80081d0:	08020984 	.word	0x08020984
 80081d4:	0801a3bc 	.word	0x0801a3bc
 80081d8:	080182bc 	.word	0x080182bc
 80081dc:	08011a3c 	.word	0x08011a3c
 80081e0:	08020614 	.word	0x08020614
 80081e4:	08017a3c 	.word	0x08017a3c
 80081e8:	0801e694 	.word	0x0801e694
 80081ec:	0801b274 	.word	0x0801b274
 80081f0:	0801a2bc 	.word	0x0801a2bc
 80081f4:	080118cc 	.word	0x080118cc
 80081f8:	0801b1cc 	.word	0x0801b1cc
 80081fc:	0801823c 	.word	0x0801823c
 8008200:	0801b1f4 	.word	0x0801b1f4
 8008204:	0801ee94 	.word	0x0801ee94
 8008208:	0801b6d4 	.word	0x0801b6d4
 800820c:	0801f214 	.word	0x0801f214
 8008210:	08020b84 	.word	0x08020b84
 8008214:	0801b2d4 	.word	0x0801b2d4
 8008218:	08020214 	.word	0x08020214

0800821c <arm_rfft_fast_f32>:
 800821c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008220:	8a06      	ldrh	r6, [r0, #16]
 8008222:	0876      	lsrs	r6, r6, #1
 8008224:	4607      	mov	r7, r0
 8008226:	4615      	mov	r5, r2
 8008228:	8006      	strh	r6, [r0, #0]
 800822a:	460c      	mov	r4, r1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d15c      	bne.n	80082ea <arm_rfft_fast_f32+0xce>
 8008230:	461a      	mov	r2, r3
 8008232:	2301      	movs	r3, #1
 8008234:	f000 fbe4 	bl	8008a00 <arm_cfft_f32>
 8008238:	edd4 7a00 	vldr	s15, [r4]
 800823c:	ed94 7a01 	vldr	s14, [r4, #4]
 8008240:	883e      	ldrh	r6, [r7, #0]
 8008242:	6978      	ldr	r0, [r7, #20]
 8008244:	ee37 7a07 	vadd.f32	s14, s14, s14
 8008248:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800824c:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 8008250:	ee77 6a87 	vadd.f32	s13, s15, s14
 8008254:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008258:	3e01      	subs	r6, #1
 800825a:	ee26 7a83 	vmul.f32	s14, s13, s6
 800825e:	ee67 7a83 	vmul.f32	s15, s15, s6
 8008262:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8008266:	ed85 7a00 	vstr	s14, [r5]
 800826a:	edc5 7a01 	vstr	s15, [r5, #4]
 800826e:	3010      	adds	r0, #16
 8008270:	f105 0210 	add.w	r2, r5, #16
 8008274:	3b08      	subs	r3, #8
 8008276:	f104 0110 	add.w	r1, r4, #16
 800827a:	ed93 7a02 	vldr	s14, [r3, #8]
 800827e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8008282:	ed10 6a02 	vldr	s12, [r0, #-8]
 8008286:	edd3 3a03 	vldr	s7, [r3, #12]
 800828a:	ed11 5a01 	vldr	s10, [r1, #-4]
 800828e:	ed50 5a01 	vldr	s11, [r0, #-4]
 8008292:	ee77 7a66 	vsub.f32	s15, s14, s13
 8008296:	ee77 4a26 	vadd.f32	s9, s14, s13
 800829a:	ee33 4a85 	vadd.f32	s8, s7, s10
 800829e:	ee66 6a27 	vmul.f32	s13, s12, s15
 80082a2:	ee25 7aa7 	vmul.f32	s14, s11, s15
 80082a6:	ee35 5a63 	vsub.f32	s10, s10, s7
 80082aa:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80082ae:	ee77 7a05 	vadd.f32	s15, s14, s10
 80082b2:	ee26 6a04 	vmul.f32	s12, s12, s8
 80082b6:	ee65 5a84 	vmul.f32	s11, s11, s8
 80082ba:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80082be:	ee36 7aa5 	vadd.f32	s14, s13, s11
 80082c2:	ee67 7a83 	vmul.f32	s15, s15, s6
 80082c6:	ee27 7a03 	vmul.f32	s14, s14, s6
 80082ca:	3e01      	subs	r6, #1
 80082cc:	ed02 7a02 	vstr	s14, [r2, #-8]
 80082d0:	ed42 7a01 	vstr	s15, [r2, #-4]
 80082d4:	f1a3 0308 	sub.w	r3, r3, #8
 80082d8:	f101 0108 	add.w	r1, r1, #8
 80082dc:	f100 0008 	add.w	r0, r0, #8
 80082e0:	f102 0208 	add.w	r2, r2, #8
 80082e4:	d1c9      	bne.n	800827a <arm_rfft_fast_f32+0x5e>
 80082e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082ea:	edd1 7a00 	vldr	s15, [r1]
 80082ee:	edd1 6a01 	vldr	s13, [r1, #4]
 80082f2:	6941      	ldr	r1, [r0, #20]
 80082f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80082f8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80082fc:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8008300:	ee27 7a23 	vmul.f32	s14, s14, s7
 8008304:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8008308:	3e01      	subs	r6, #1
 800830a:	ed82 7a00 	vstr	s14, [r2]
 800830e:	edc2 7a01 	vstr	s15, [r2, #4]
 8008312:	00f0      	lsls	r0, r6, #3
 8008314:	b3ee      	cbz	r6, 8008392 <arm_rfft_fast_f32+0x176>
 8008316:	3808      	subs	r0, #8
 8008318:	f101 0e10 	add.w	lr, r1, #16
 800831c:	4420      	add	r0, r4
 800831e:	f104 0110 	add.w	r1, r4, #16
 8008322:	f102 0c10 	add.w	ip, r2, #16
 8008326:	ed90 7a02 	vldr	s14, [r0, #8]
 800832a:	ed51 6a02 	vldr	s13, [r1, #-8]
 800832e:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8008332:	ed90 4a03 	vldr	s8, [r0, #12]
 8008336:	ed11 5a01 	vldr	s10, [r1, #-4]
 800833a:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800833e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8008342:	ee74 4a05 	vadd.f32	s9, s8, s10
 8008346:	ee26 3a27 	vmul.f32	s6, s12, s15
 800834a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800834e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008352:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8008356:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800835a:	ee77 7a05 	vadd.f32	s15, s14, s10
 800835e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8008362:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8008366:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800836a:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800836e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8008372:	ee27 7a23 	vmul.f32	s14, s14, s7
 8008376:	3e01      	subs	r6, #1
 8008378:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800837c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8008380:	f1a0 0008 	sub.w	r0, r0, #8
 8008384:	f101 0108 	add.w	r1, r1, #8
 8008388:	f10e 0e08 	add.w	lr, lr, #8
 800838c:	f10c 0c08 	add.w	ip, ip, #8
 8008390:	d1c9      	bne.n	8008326 <arm_rfft_fast_f32+0x10a>
 8008392:	461a      	mov	r2, r3
 8008394:	4629      	mov	r1, r5
 8008396:	4638      	mov	r0, r7
 8008398:	2301      	movs	r3, #1
 800839a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800839e:	f000 bb2f 	b.w	8008a00 <arm_cfft_f32>
 80083a2:	bf00      	nop

080083a4 <arm_cfft_radix8by2_f32>:
 80083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a8:	ed2d 8b08 	vpush	{d8-d11}
 80083ac:	4607      	mov	r7, r0
 80083ae:	4608      	mov	r0, r1
 80083b0:	f8b7 e000 	ldrh.w	lr, [r7]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	ea4f 015e 	mov.w	r1, lr, lsr #1
 80083ba:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 80083be:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80083c2:	f000 80b0 	beq.w	8008526 <arm_cfft_radix8by2_f32+0x182>
 80083c6:	008b      	lsls	r3, r1, #2
 80083c8:	3310      	adds	r3, #16
 80083ca:	18c6      	adds	r6, r0, r3
 80083cc:	3210      	adds	r2, #16
 80083ce:	4443      	add	r3, r8
 80083d0:	f100 0510 	add.w	r5, r0, #16
 80083d4:	f108 0410 	add.w	r4, r8, #16
 80083d8:	ed54 1a04 	vldr	s3, [r4, #-16]
 80083dc:	ed54 6a03 	vldr	s13, [r4, #-12]
 80083e0:	ed13 4a04 	vldr	s8, [r3, #-16]
 80083e4:	ed53 3a03 	vldr	s7, [r3, #-12]
 80083e8:	ed53 5a02 	vldr	s11, [r3, #-8]
 80083ec:	ed13 5a01 	vldr	s10, [r3, #-4]
 80083f0:	ed14 0a02 	vldr	s0, [r4, #-8]
 80083f4:	ed54 7a01 	vldr	s15, [r4, #-4]
 80083f8:	ed16 2a04 	vldr	s4, [r6, #-16]
 80083fc:	ed56 2a03 	vldr	s5, [r6, #-12]
 8008400:	ed15 6a03 	vldr	s12, [r5, #-12]
 8008404:	ed15 7a01 	vldr	s14, [r5, #-4]
 8008408:	ed15 3a04 	vldr	s6, [r5, #-16]
 800840c:	ed56 0a02 	vldr	s1, [r6, #-8]
 8008410:	ed16 1a01 	vldr	s2, [r6, #-4]
 8008414:	ed55 4a02 	vldr	s9, [r5, #-8]
 8008418:	ee73 ba21 	vadd.f32	s23, s6, s3
 800841c:	ee36 ba26 	vadd.f32	s22, s12, s13
 8008420:	ee37 aa27 	vadd.f32	s20, s14, s15
 8008424:	ee72 9a04 	vadd.f32	s19, s4, s8
 8008428:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800842c:	ee31 8a05 	vadd.f32	s16, s2, s10
 8008430:	ee74 aa80 	vadd.f32	s21, s9, s0
 8008434:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8008438:	ed45 ba04 	vstr	s23, [r5, #-16]
 800843c:	ed05 ba03 	vstr	s22, [r5, #-12]
 8008440:	ed45 aa02 	vstr	s21, [r5, #-8]
 8008444:	ed05 aa01 	vstr	s20, [r5, #-4]
 8008448:	ed06 8a01 	vstr	s16, [r6, #-4]
 800844c:	ed46 9a04 	vstr	s19, [r6, #-16]
 8008450:	ed06 9a03 	vstr	s18, [r6, #-12]
 8008454:	ed46 8a02 	vstr	s17, [r6, #-8]
 8008458:	ee76 6a66 	vsub.f32	s13, s12, s13
 800845c:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8008460:	ed12 6a03 	vldr	s12, [r2, #-12]
 8008464:	ed52 2a04 	vldr	s5, [r2, #-16]
 8008468:	ee33 3a61 	vsub.f32	s6, s6, s3
 800846c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008470:	ee26 8a86 	vmul.f32	s16, s13, s12
 8008474:	ee24 2a06 	vmul.f32	s4, s8, s12
 8008478:	ee63 1a22 	vmul.f32	s3, s6, s5
 800847c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008480:	ee23 3a06 	vmul.f32	s6, s6, s12
 8008484:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8008488:	ee23 6a86 	vmul.f32	s12, s7, s12
 800848c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8008490:	ee36 6a04 	vadd.f32	s12, s12, s8
 8008494:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008498:	ee72 3a63 	vsub.f32	s7, s4, s7
 800849c:	ee71 2a88 	vadd.f32	s5, s3, s16
 80084a0:	ed44 6a03 	vstr	s13, [r4, #-12]
 80084a4:	ed44 2a04 	vstr	s5, [r4, #-16]
 80084a8:	ed43 3a04 	vstr	s7, [r3, #-16]
 80084ac:	ed03 6a03 	vstr	s12, [r3, #-12]
 80084b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084b4:	ee75 6ae0 	vsub.f32	s13, s11, s1
 80084b8:	ed12 7a01 	vldr	s14, [r2, #-4]
 80084bc:	ed52 5a02 	vldr	s11, [r2, #-8]
 80084c0:	ee35 6a41 	vsub.f32	s12, s10, s2
 80084c4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80084c8:	ee67 3a87 	vmul.f32	s7, s15, s14
 80084cc:	ee26 5a87 	vmul.f32	s10, s13, s14
 80084d0:	ee24 4aa5 	vmul.f32	s8, s9, s11
 80084d4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80084d8:	ee64 4a87 	vmul.f32	s9, s9, s14
 80084dc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80084e0:	ee26 7a07 	vmul.f32	s14, s12, s14
 80084e4:	ee26 6a25 	vmul.f32	s12, s12, s11
 80084e8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80084ec:	ee74 5a23 	vadd.f32	s11, s8, s7
 80084f0:	ee35 6a46 	vsub.f32	s12, s10, s12
 80084f4:	ee37 7a26 	vadd.f32	s14, s14, s13
 80084f8:	f1be 0e01 	subs.w	lr, lr, #1
 80084fc:	ed44 5a02 	vstr	s11, [r4, #-8]
 8008500:	f105 0510 	add.w	r5, r5, #16
 8008504:	ed44 7a01 	vstr	s15, [r4, #-4]
 8008508:	f106 0610 	add.w	r6, r6, #16
 800850c:	ed03 6a02 	vstr	s12, [r3, #-8]
 8008510:	ed03 7a01 	vstr	s14, [r3, #-4]
 8008514:	f102 0210 	add.w	r2, r2, #16
 8008518:	f104 0410 	add.w	r4, r4, #16
 800851c:	f103 0310 	add.w	r3, r3, #16
 8008520:	f47f af5a 	bne.w	80083d8 <arm_cfft_radix8by2_f32+0x34>
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	b28c      	uxth	r4, r1
 8008528:	4621      	mov	r1, r4
 800852a:	2302      	movs	r3, #2
 800852c:	f000 fbca 	bl	8008cc4 <arm_radix8_butterfly_f32>
 8008530:	ecbd 8b08 	vpop	{d8-d11}
 8008534:	4621      	mov	r1, r4
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	4640      	mov	r0, r8
 800853a:	2302      	movs	r3, #2
 800853c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008540:	f000 bbc0 	b.w	8008cc4 <arm_radix8_butterfly_f32>

08008544 <arm_cfft_radix8by4_f32>:
 8008544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008548:	ed2d 8b0a 	vpush	{d8-d12}
 800854c:	8802      	ldrh	r2, [r0, #0]
 800854e:	ed91 6a00 	vldr	s12, [r1]
 8008552:	b08f      	sub	sp, #60	; 0x3c
 8008554:	460f      	mov	r7, r1
 8008556:	0852      	lsrs	r2, r2, #1
 8008558:	6841      	ldr	r1, [r0, #4]
 800855a:	900c      	str	r0, [sp, #48]	; 0x30
 800855c:	0093      	lsls	r3, r2, #2
 800855e:	4638      	mov	r0, r7
 8008560:	4418      	add	r0, r3
 8008562:	4606      	mov	r6, r0
 8008564:	9009      	str	r0, [sp, #36]	; 0x24
 8008566:	4418      	add	r0, r3
 8008568:	edd0 6a00 	vldr	s13, [r0]
 800856c:	ed96 4a00 	vldr	s8, [r6]
 8008570:	edd6 2a01 	vldr	s5, [r6, #4]
 8008574:	edd0 7a01 	vldr	s15, [r0, #4]
 8008578:	900a      	str	r0, [sp, #40]	; 0x28
 800857a:	ee76 5a26 	vadd.f32	s11, s12, s13
 800857e:	4604      	mov	r4, r0
 8008580:	4625      	mov	r5, r4
 8008582:	441c      	add	r4, r3
 8008584:	edd4 4a00 	vldr	s9, [r4]
 8008588:	ed97 7a01 	vldr	s14, [r7, #4]
 800858c:	ed94 3a01 	vldr	s6, [r4, #4]
 8008590:	9401      	str	r4, [sp, #4]
 8008592:	ee35 5a84 	vadd.f32	s10, s11, s8
 8008596:	4630      	mov	r0, r6
 8008598:	ee35 5a24 	vadd.f32	s10, s10, s9
 800859c:	463e      	mov	r6, r7
 800859e:	ee15 ea10 	vmov	lr, s10
 80085a2:	ee76 6a66 	vsub.f32	s13, s12, s13
 80085a6:	f846 eb08 	str.w	lr, [r6], #8
 80085aa:	ee37 6a27 	vadd.f32	s12, s14, s15
 80085ae:	ed90 5a01 	vldr	s10, [r0, #4]
 80085b2:	9605      	str	r6, [sp, #20]
 80085b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085b8:	9e01      	ldr	r6, [sp, #4]
 80085ba:	9707      	str	r7, [sp, #28]
 80085bc:	ee76 3aa2 	vadd.f32	s7, s13, s5
 80085c0:	ed96 2a01 	vldr	s4, [r6, #4]
 80085c4:	ee36 7a05 	vadd.f32	s14, s12, s10
 80085c8:	ee75 5ac4 	vsub.f32	s11, s11, s8
 80085cc:	ee37 5ac4 	vsub.f32	s10, s15, s8
 80085d0:	ee77 7a84 	vadd.f32	s15, s15, s8
 80085d4:	ee33 4ac3 	vsub.f32	s8, s7, s6
 80085d8:	4604      	mov	r4, r0
 80085da:	46a3      	mov	fp, r4
 80085dc:	ee37 7a02 	vadd.f32	s14, s14, s4
 80085e0:	ee35 5a24 	vadd.f32	s10, s10, s9
 80085e4:	ee14 8a10 	vmov	r8, s8
 80085e8:	46a4      	mov	ip, r4
 80085ea:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80085ee:	ed87 7a01 	vstr	s14, [r7, #4]
 80085f2:	f84b 8b08 	str.w	r8, [fp], #8
 80085f6:	f1ac 0704 	sub.w	r7, ip, #4
 80085fa:	ed8c 5a01 	vstr	s10, [ip, #4]
 80085fe:	f101 0c08 	add.w	ip, r1, #8
 8008602:	462c      	mov	r4, r5
 8008604:	f8cd c010 	str.w	ip, [sp, #16]
 8008608:	ee15 ca90 	vmov	ip, s11
 800860c:	ee36 6a62 	vsub.f32	s12, s12, s5
 8008610:	f844 cb08 	str.w	ip, [r4], #8
 8008614:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008618:	ee36 6a43 	vsub.f32	s12, s12, s6
 800861c:	9406      	str	r4, [sp, #24]
 800861e:	ee76 6a83 	vadd.f32	s13, s13, s6
 8008622:	f101 0410 	add.w	r4, r1, #16
 8008626:	0852      	lsrs	r2, r2, #1
 8008628:	9402      	str	r4, [sp, #8]
 800862a:	ed85 6a01 	vstr	s12, [r5, #4]
 800862e:	462c      	mov	r4, r5
 8008630:	f101 0518 	add.w	r5, r1, #24
 8008634:	920b      	str	r2, [sp, #44]	; 0x2c
 8008636:	46b2      	mov	sl, r6
 8008638:	9503      	str	r5, [sp, #12]
 800863a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800863e:	3a02      	subs	r2, #2
 8008640:	ee16 5a90 	vmov	r5, s13
 8008644:	46b6      	mov	lr, r6
 8008646:	4630      	mov	r0, r6
 8008648:	0852      	lsrs	r2, r2, #1
 800864a:	f84a 5b08 	str.w	r5, [sl], #8
 800864e:	f1a0 0604 	sub.w	r6, r0, #4
 8008652:	edce 7a01 	vstr	s15, [lr, #4]
 8008656:	9208      	str	r2, [sp, #32]
 8008658:	f000 8130 	beq.w	80088bc <arm_cfft_radix8by4_f32+0x378>
 800865c:	4691      	mov	r9, r2
 800865e:	9a07      	ldr	r2, [sp, #28]
 8008660:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008664:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008668:	3b08      	subs	r3, #8
 800866a:	f102 0510 	add.w	r5, r2, #16
 800866e:	f101 0c20 	add.w	ip, r1, #32
 8008672:	f1a4 020c 	sub.w	r2, r4, #12
 8008676:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800867a:	4433      	add	r3, r6
 800867c:	3410      	adds	r4, #16
 800867e:	4650      	mov	r0, sl
 8008680:	4659      	mov	r1, fp
 8008682:	ed55 3a02 	vldr	s7, [r5, #-8]
 8008686:	ed14 5a02 	vldr	s10, [r4, #-8]
 800868a:	ed91 7a00 	vldr	s14, [r1]
 800868e:	edd0 7a00 	vldr	s15, [r0]
 8008692:	ed54 5a01 	vldr	s11, [r4, #-4]
 8008696:	ed15 4a01 	vldr	s8, [r5, #-4]
 800869a:	edd0 6a01 	vldr	s13, [r0, #4]
 800869e:	ed91 6a01 	vldr	s12, [r1, #4]
 80086a2:	ee33 8a85 	vadd.f32	s16, s7, s10
 80086a6:	ee34 0a25 	vadd.f32	s0, s8, s11
 80086aa:	ee78 4a07 	vadd.f32	s9, s16, s14
 80086ae:	ee74 5a65 	vsub.f32	s11, s8, s11
 80086b2:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80086b6:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80086ba:	ed45 4a02 	vstr	s9, [r5, #-8]
 80086be:	edd1 4a01 	vldr	s9, [r1, #4]
 80086c2:	ed90 4a01 	vldr	s8, [r0, #4]
 80086c6:	ee70 4a24 	vadd.f32	s9, s0, s9
 80086ca:	ee75 aa06 	vadd.f32	s21, s10, s12
 80086ce:	ee74 4a84 	vadd.f32	s9, s9, s8
 80086d2:	ee35 aac7 	vsub.f32	s20, s11, s14
 80086d6:	ed45 4a01 	vstr	s9, [r5, #-4]
 80086da:	edd6 1a00 	vldr	s3, [r6]
 80086de:	edd7 0a00 	vldr	s1, [r7]
 80086e2:	ed92 4a02 	vldr	s8, [r2, #8]
 80086e6:	edd3 3a02 	vldr	s7, [r3, #8]
 80086ea:	ed93 2a01 	vldr	s4, [r3, #4]
 80086ee:	ed16 1a01 	vldr	s2, [r6, #-4]
 80086f2:	edd2 2a01 	vldr	s5, [r2, #4]
 80086f6:	ed57 9a01 	vldr	s19, [r7, #-4]
 80086fa:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80086fe:	ee39 3a81 	vadd.f32	s6, s19, s2
 8008702:	ee74 8a84 	vadd.f32	s17, s9, s8
 8008706:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800870a:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800870e:	ee7a aae6 	vsub.f32	s21, s21, s13
 8008712:	ee18 aa90 	vmov	sl, s17
 8008716:	f847 a908 	str.w	sl, [r7], #-8
 800871a:	edd2 8a01 	vldr	s17, [r2, #4]
 800871e:	ed93 9a01 	vldr	s18, [r3, #4]
 8008722:	ee73 8a28 	vadd.f32	s17, s6, s17
 8008726:	ee3a aa27 	vadd.f32	s20, s20, s15
 800872a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800872e:	ee74 0a63 	vsub.f32	s1, s8, s7
 8008732:	edc7 8a01 	vstr	s17, [r7, #4]
 8008736:	ed18 ba02 	vldr	s22, [r8, #-8]
 800873a:	ed58 8a01 	vldr	s17, [r8, #-4]
 800873e:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8008742:	ee6a ba28 	vmul.f32	s23, s20, s17
 8008746:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800874a:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800874e:	ee31 9a20 	vadd.f32	s18, s2, s1
 8008752:	ee79 9a82 	vadd.f32	s19, s19, s4
 8008756:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800875a:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800875e:	ee69 baa8 	vmul.f32	s23, s19, s17
 8008762:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8008766:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800876a:	ee69 8a28 	vmul.f32	s17, s18, s17
 800876e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8008772:	ee1c aa10 	vmov	sl, s24
 8008776:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800877a:	f841 ab08 	str.w	sl, [r1], #8
 800877e:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8008782:	ee3b bacb 	vsub.f32	s22, s23, s22
 8008786:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800878a:	ee33 3a62 	vsub.f32	s6, s6, s5
 800878e:	ed01 aa01 	vstr	s20, [r1, #-4]
 8008792:	edc2 8a01 	vstr	s17, [r2, #4]
 8008796:	ed82 ba02 	vstr	s22, [r2, #8]
 800879a:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800879e:	ee74 3a63 	vsub.f32	s7, s8, s7
 80087a2:	ee38 8a47 	vsub.f32	s16, s16, s14
 80087a6:	ed1c 4a03 	vldr	s8, [ip, #-12]
 80087aa:	ee30 0a46 	vsub.f32	s0, s0, s12
 80087ae:	ee33 3a42 	vsub.f32	s6, s6, s4
 80087b2:	ee38 8a67 	vsub.f32	s16, s16, s15
 80087b6:	ee30 0a66 	vsub.f32	s0, s0, s13
 80087ba:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 80087be:	ee63 8a04 	vmul.f32	s17, s6, s8
 80087c2:	ee28 aa24 	vmul.f32	s20, s16, s9
 80087c6:	ee60 9a04 	vmul.f32	s19, s0, s8
 80087ca:	ee28 8a04 	vmul.f32	s16, s16, s8
 80087ce:	ee20 0a24 	vmul.f32	s0, s0, s9
 80087d2:	ee63 3a84 	vmul.f32	s7, s7, s8
 80087d6:	ee39 4a68 	vsub.f32	s8, s18, s17
 80087da:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80087de:	ee14 aa10 	vmov	sl, s8
 80087e2:	ee30 0a48 	vsub.f32	s0, s0, s16
 80087e6:	ee63 4a24 	vmul.f32	s9, s6, s9
 80087ea:	ed44 9a02 	vstr	s19, [r4, #-8]
 80087ee:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80087f2:	ed04 0a01 	vstr	s0, [r4, #-4]
 80087f6:	f846 a908 	str.w	sl, [r6], #-8
 80087fa:	ee35 6a46 	vsub.f32	s12, s10, s12
 80087fe:	ee35 7a87 	vadd.f32	s14, s11, s14
 8008802:	edc6 3a01 	vstr	s7, [r6, #4]
 8008806:	ee76 6a26 	vadd.f32	s13, s12, s13
 800880a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800880e:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 8008812:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 8008816:	ee67 5a86 	vmul.f32	s11, s15, s12
 800881a:	ee26 5a87 	vmul.f32	s10, s13, s14
 800881e:	ee72 2a62 	vsub.f32	s5, s4, s5
 8008822:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008826:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800882a:	ee75 5a25 	vadd.f32	s11, s10, s11
 800882e:	ee62 0a86 	vmul.f32	s1, s5, s12
 8008832:	ee66 6a86 	vmul.f32	s13, s13, s12
 8008836:	ee67 7a87 	vmul.f32	s15, s15, s14
 800883a:	ee21 6a06 	vmul.f32	s12, s2, s12
 800883e:	ee62 2a87 	vmul.f32	s5, s5, s14
 8008842:	ee21 1a07 	vmul.f32	s2, s2, s14
 8008846:	ee15 aa90 	vmov	sl, s11
 800884a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800884e:	f840 ab08 	str.w	sl, [r0], #8
 8008852:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008856:	ee76 2a22 	vadd.f32	s5, s12, s5
 800885a:	f1b9 0901 	subs.w	r9, r9, #1
 800885e:	ed40 7a01 	vstr	s15, [r0, #-4]
 8008862:	f105 0508 	add.w	r5, r5, #8
 8008866:	ed83 1a02 	vstr	s2, [r3, #8]
 800886a:	edc3 2a01 	vstr	s5, [r3, #4]
 800886e:	f108 0808 	add.w	r8, r8, #8
 8008872:	f1a2 0208 	sub.w	r2, r2, #8
 8008876:	f10c 0c10 	add.w	ip, ip, #16
 800887a:	f104 0408 	add.w	r4, r4, #8
 800887e:	f10e 0e18 	add.w	lr, lr, #24
 8008882:	f1a3 0308 	sub.w	r3, r3, #8
 8008886:	f47f aefc 	bne.w	8008682 <arm_cfft_radix8by4_f32+0x13e>
 800888a:	9908      	ldr	r1, [sp, #32]
 800888c:	9802      	ldr	r0, [sp, #8]
 800888e:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8008892:	00cb      	lsls	r3, r1, #3
 8008894:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8008898:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800889c:	9102      	str	r1, [sp, #8]
 800889e:	9905      	ldr	r1, [sp, #20]
 80088a0:	4419      	add	r1, r3
 80088a2:	9105      	str	r1, [sp, #20]
 80088a4:	9904      	ldr	r1, [sp, #16]
 80088a6:	4419      	add	r1, r3
 80088a8:	9104      	str	r1, [sp, #16]
 80088aa:	9906      	ldr	r1, [sp, #24]
 80088ac:	449b      	add	fp, r3
 80088ae:	4419      	add	r1, r3
 80088b0:	449a      	add	sl, r3
 80088b2:	9b03      	ldr	r3, [sp, #12]
 80088b4:	9106      	str	r1, [sp, #24]
 80088b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088ba:	9303      	str	r3, [sp, #12]
 80088bc:	9a05      	ldr	r2, [sp, #20]
 80088be:	9806      	ldr	r0, [sp, #24]
 80088c0:	ed92 4a00 	vldr	s8, [r2]
 80088c4:	ed90 7a00 	vldr	s14, [r0]
 80088c8:	ed9b 3a00 	vldr	s6, [fp]
 80088cc:	edda 3a00 	vldr	s7, [sl]
 80088d0:	edd2 4a01 	vldr	s9, [r2, #4]
 80088d4:	edd0 6a01 	vldr	s13, [r0, #4]
 80088d8:	ed9a 2a01 	vldr	s4, [sl, #4]
 80088dc:	eddb 7a01 	vldr	s15, [fp, #4]
 80088e0:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 80088e4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80088e6:	ee34 6a07 	vadd.f32	s12, s8, s14
 80088ea:	ee74 5aa6 	vadd.f32	s11, s9, s13
 80088ee:	ee36 5a03 	vadd.f32	s10, s12, s6
 80088f2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 80088f6:	ee35 5a23 	vadd.f32	s10, s10, s7
 80088fa:	ee34 7a47 	vsub.f32	s14, s8, s14
 80088fe:	ed82 5a00 	vstr	s10, [r2]
 8008902:	ed9b 5a01 	vldr	s10, [fp, #4]
 8008906:	edda 4a01 	vldr	s9, [sl, #4]
 800890a:	ee35 5a85 	vadd.f32	s10, s11, s10
 800890e:	ee37 4a27 	vadd.f32	s8, s14, s15
 8008912:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008916:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800891a:	ed82 5a01 	vstr	s10, [r2, #4]
 800891e:	9a04      	ldr	r2, [sp, #16]
 8008920:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8008924:	edd2 1a00 	vldr	s3, [r2]
 8008928:	edd2 2a01 	vldr	s5, [r2, #4]
 800892c:	9a02      	ldr	r2, [sp, #8]
 800892e:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008932:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008936:	ee64 4a21 	vmul.f32	s9, s8, s3
 800893a:	ee24 4a22 	vmul.f32	s8, s8, s5
 800893e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008942:	ee25 5a21 	vmul.f32	s10, s10, s3
 8008946:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800894a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800894e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8008952:	edcb 2a00 	vstr	s5, [fp]
 8008956:	ed8b 5a01 	vstr	s10, [fp, #4]
 800895a:	ed92 4a01 	vldr	s8, [r2, #4]
 800895e:	ed92 5a00 	vldr	s10, [r2]
 8008962:	9a03      	ldr	r2, [sp, #12]
 8008964:	ee36 6a63 	vsub.f32	s12, s12, s7
 8008968:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800896c:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008970:	ee25 5a85 	vmul.f32	s10, s11, s10
 8008974:	ee26 6a04 	vmul.f32	s12, s12, s8
 8008978:	ee65 5a84 	vmul.f32	s11, s11, s8
 800897c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008980:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8008984:	ee76 6a83 	vadd.f32	s13, s13, s6
 8008988:	ee37 7a67 	vsub.f32	s14, s14, s15
 800898c:	ed80 6a01 	vstr	s12, [r0, #4]
 8008990:	edc0 5a00 	vstr	s11, [r0]
 8008994:	edd2 5a01 	vldr	s11, [r2, #4]
 8008998:	9807      	ldr	r0, [sp, #28]
 800899a:	ee77 7a02 	vadd.f32	s15, s14, s4
 800899e:	ee36 7ae3 	vsub.f32	s14, s13, s7
 80089a2:	edd2 6a00 	vldr	s13, [r2]
 80089a6:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80089aa:	ee67 6a26 	vmul.f32	s13, s14, s13
 80089ae:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80089b2:	ee27 7a25 	vmul.f32	s14, s14, s11
 80089b6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80089ba:	ee36 7a07 	vadd.f32	s14, s12, s14
 80089be:	edca 7a01 	vstr	s15, [sl, #4]
 80089c2:	ed8a 7a00 	vstr	s14, [sl]
 80089c6:	6872      	ldr	r2, [r6, #4]
 80089c8:	4621      	mov	r1, r4
 80089ca:	2304      	movs	r3, #4
 80089cc:	f000 f97a 	bl	8008cc4 <arm_radix8_butterfly_f32>
 80089d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089d2:	6872      	ldr	r2, [r6, #4]
 80089d4:	4621      	mov	r1, r4
 80089d6:	2304      	movs	r3, #4
 80089d8:	f000 f974 	bl	8008cc4 <arm_radix8_butterfly_f32>
 80089dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80089de:	6872      	ldr	r2, [r6, #4]
 80089e0:	4621      	mov	r1, r4
 80089e2:	2304      	movs	r3, #4
 80089e4:	f000 f96e 	bl	8008cc4 <arm_radix8_butterfly_f32>
 80089e8:	6872      	ldr	r2, [r6, #4]
 80089ea:	9801      	ldr	r0, [sp, #4]
 80089ec:	4621      	mov	r1, r4
 80089ee:	2304      	movs	r3, #4
 80089f0:	b00f      	add	sp, #60	; 0x3c
 80089f2:	ecbd 8b0a 	vpop	{d8-d12}
 80089f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fa:	f000 b963 	b.w	8008cc4 <arm_radix8_butterfly_f32>
 80089fe:	bf00      	nop

08008a00 <arm_cfft_f32>:
 8008a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a04:	2a01      	cmp	r2, #1
 8008a06:	4606      	mov	r6, r0
 8008a08:	4617      	mov	r7, r2
 8008a0a:	460c      	mov	r4, r1
 8008a0c:	4698      	mov	r8, r3
 8008a0e:	8805      	ldrh	r5, [r0, #0]
 8008a10:	d054      	beq.n	8008abc <arm_cfft_f32+0xbc>
 8008a12:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008a16:	d04c      	beq.n	8008ab2 <arm_cfft_f32+0xb2>
 8008a18:	d916      	bls.n	8008a48 <arm_cfft_f32+0x48>
 8008a1a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8008a1e:	d01a      	beq.n	8008a56 <arm_cfft_f32+0x56>
 8008a20:	d95c      	bls.n	8008adc <arm_cfft_f32+0xdc>
 8008a22:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8008a26:	d044      	beq.n	8008ab2 <arm_cfft_f32+0xb2>
 8008a28:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8008a2c:	d105      	bne.n	8008a3a <arm_cfft_f32+0x3a>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	6872      	ldr	r2, [r6, #4]
 8008a32:	4629      	mov	r1, r5
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 f945 	bl	8008cc4 <arm_radix8_butterfly_f32>
 8008a3a:	f1b8 0f00 	cmp.w	r8, #0
 8008a3e:	d111      	bne.n	8008a64 <arm_cfft_f32+0x64>
 8008a40:	2f01      	cmp	r7, #1
 8008a42:	d016      	beq.n	8008a72 <arm_cfft_f32+0x72>
 8008a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a48:	2d20      	cmp	r5, #32
 8008a4a:	d032      	beq.n	8008ab2 <arm_cfft_f32+0xb2>
 8008a4c:	d94a      	bls.n	8008ae4 <arm_cfft_f32+0xe4>
 8008a4e:	2d40      	cmp	r5, #64	; 0x40
 8008a50:	d0ed      	beq.n	8008a2e <arm_cfft_f32+0x2e>
 8008a52:	2d80      	cmp	r5, #128	; 0x80
 8008a54:	d1f1      	bne.n	8008a3a <arm_cfft_f32+0x3a>
 8008a56:	4621      	mov	r1, r4
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f7ff fca3 	bl	80083a4 <arm_cfft_radix8by2_f32>
 8008a5e:	f1b8 0f00 	cmp.w	r8, #0
 8008a62:	d0ed      	beq.n	8008a40 <arm_cfft_f32+0x40>
 8008a64:	68b2      	ldr	r2, [r6, #8]
 8008a66:	89b1      	ldrh	r1, [r6, #12]
 8008a68:	4620      	mov	r0, r4
 8008a6a:	f7f7 fbc1 	bl	80001f0 <arm_bitreversal_32>
 8008a6e:	2f01      	cmp	r7, #1
 8008a70:	d1e8      	bne.n	8008a44 <arm_cfft_f32+0x44>
 8008a72:	ee07 5a90 	vmov	s15, r5
 8008a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a7e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008a82:	2d00      	cmp	r5, #0
 8008a84:	d0de      	beq.n	8008a44 <arm_cfft_f32+0x44>
 8008a86:	f104 0108 	add.w	r1, r4, #8
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	429d      	cmp	r5, r3
 8008a90:	f101 0108 	add.w	r1, r1, #8
 8008a94:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008a98:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008a9c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008aa0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008aa4:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008aa8:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008aac:	d1ee      	bne.n	8008a8c <arm_cfft_f32+0x8c>
 8008aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ab2:	4621      	mov	r1, r4
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	f7ff fd45 	bl	8008544 <arm_cfft_radix8by4_f32>
 8008aba:	e7be      	b.n	8008a3a <arm_cfft_f32+0x3a>
 8008abc:	b1ad      	cbz	r5, 8008aea <arm_cfft_f32+0xea>
 8008abe:	f101 030c 	add.w	r3, r1, #12
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008ac8:	3201      	adds	r2, #1
 8008aca:	eef1 7a67 	vneg.f32	s15, s15
 8008ace:	4295      	cmp	r5, r2
 8008ad0:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008ad4:	f103 0308 	add.w	r3, r3, #8
 8008ad8:	d1f4      	bne.n	8008ac4 <arm_cfft_f32+0xc4>
 8008ada:	e79a      	b.n	8008a12 <arm_cfft_f32+0x12>
 8008adc:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008ae0:	d0a5      	beq.n	8008a2e <arm_cfft_f32+0x2e>
 8008ae2:	e7aa      	b.n	8008a3a <arm_cfft_f32+0x3a>
 8008ae4:	2d10      	cmp	r5, #16
 8008ae6:	d0b6      	beq.n	8008a56 <arm_cfft_f32+0x56>
 8008ae8:	e7a7      	b.n	8008a3a <arm_cfft_f32+0x3a>
 8008aea:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008aee:	d894      	bhi.n	8008a1a <arm_cfft_f32+0x1a>
 8008af0:	e7aa      	b.n	8008a48 <arm_cfft_f32+0x48>
 8008af2:	bf00      	nop

08008af4 <arm_cmplx_mag_f32>:
 8008af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af8:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8008afc:	b084      	sub	sp, #16
 8008afe:	d07f      	beq.n	8008c00 <arm_cmplx_mag_f32+0x10c>
 8008b00:	2700      	movs	r7, #0
 8008b02:	f100 0420 	add.w	r4, r0, #32
 8008b06:	f101 0510 	add.w	r5, r1, #16
 8008b0a:	4646      	mov	r6, r8
 8008b0c:	e05a      	b.n	8008bc4 <arm_cmplx_mag_f32+0xd0>
 8008b0e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008b12:	eeb4 0a40 	vcmp.f32	s0, s0
 8008b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b1a:	f040 80a4 	bne.w	8008c66 <arm_cmplx_mag_f32+0x172>
 8008b1e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8008b22:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008b26:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8008b2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008b2e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008b32:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3e:	f2c0 808f 	blt.w	8008c60 <arm_cmplx_mag_f32+0x16c>
 8008b42:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008b46:	eeb4 0a40 	vcmp.f32	s0, s0
 8008b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b4e:	f040 80af 	bne.w	8008cb0 <arm_cmplx_mag_f32+0x1bc>
 8008b52:	ed05 0a03 	vstr	s0, [r5, #-12]
 8008b56:	ed54 7a04 	vldr	s15, [r4, #-16]
 8008b5a:	ed14 0a03 	vldr	s0, [r4, #-12]
 8008b5e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008b62:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008b66:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008b6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b72:	db72      	blt.n	8008c5a <arm_cmplx_mag_f32+0x166>
 8008b74:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008b78:	eeb4 0a40 	vcmp.f32	s0, s0
 8008b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b80:	f040 808c 	bne.w	8008c9c <arm_cmplx_mag_f32+0x1a8>
 8008b84:	ed05 0a02 	vstr	s0, [r5, #-8]
 8008b88:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008b8c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008b90:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008b94:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008b98:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008b9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ba4:	db20      	blt.n	8008be8 <arm_cmplx_mag_f32+0xf4>
 8008ba6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008baa:	eeb4 0a40 	vcmp.f32	s0, s0
 8008bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb2:	d169      	bne.n	8008c88 <arm_cmplx_mag_f32+0x194>
 8008bb4:	3e01      	subs	r6, #1
 8008bb6:	ed05 0a01 	vstr	s0, [r5, #-4]
 8008bba:	f104 0420 	add.w	r4, r4, #32
 8008bbe:	f105 0510 	add.w	r5, r5, #16
 8008bc2:	d019      	beq.n	8008bf8 <arm_cmplx_mag_f32+0x104>
 8008bc4:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8008bc8:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8008bcc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008bd0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008bd4:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008bd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be0:	da95      	bge.n	8008b0e <arm_cmplx_mag_f32+0x1a>
 8008be2:	f845 7c10 	str.w	r7, [r5, #-16]
 8008be6:	e79c      	b.n	8008b22 <arm_cmplx_mag_f32+0x2e>
 8008be8:	3e01      	subs	r6, #1
 8008bea:	f845 7c04 	str.w	r7, [r5, #-4]
 8008bee:	f104 0420 	add.w	r4, r4, #32
 8008bf2:	f105 0510 	add.w	r5, r5, #16
 8008bf6:	d1e5      	bne.n	8008bc4 <arm_cmplx_mag_f32+0xd0>
 8008bf8:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8008bfc:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8008c00:	f012 0503 	ands.w	r5, r2, #3
 8008c04:	d026      	beq.n	8008c54 <arm_cmplx_mag_f32+0x160>
 8008c06:	2600      	movs	r6, #0
 8008c08:	f100 0408 	add.w	r4, r0, #8
 8008c0c:	e00c      	b.n	8008c28 <arm_cmplx_mag_f32+0x134>
 8008c0e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008c12:	eeb4 0a40 	vcmp.f32	s0, s0
 8008c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c1a:	d12e      	bne.n	8008c7a <arm_cmplx_mag_f32+0x186>
 8008c1c:	3d01      	subs	r5, #1
 8008c1e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008c22:	f104 0408 	add.w	r4, r4, #8
 8008c26:	d015      	beq.n	8008c54 <arm_cmplx_mag_f32+0x160>
 8008c28:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008c2c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008c30:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c34:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008c38:	3104      	adds	r1, #4
 8008c3a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008c3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c46:	dae2      	bge.n	8008c0e <arm_cmplx_mag_f32+0x11a>
 8008c48:	3d01      	subs	r5, #1
 8008c4a:	f841 6c04 	str.w	r6, [r1, #-4]
 8008c4e:	f104 0408 	add.w	r4, r4, #8
 8008c52:	d1e9      	bne.n	8008c28 <arm_cmplx_mag_f32+0x134>
 8008c54:	b004      	add	sp, #16
 8008c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c5a:	f845 7c08 	str.w	r7, [r5, #-8]
 8008c5e:	e793      	b.n	8008b88 <arm_cmplx_mag_f32+0x94>
 8008c60:	f845 7c0c 	str.w	r7, [r5, #-12]
 8008c64:	e777      	b.n	8008b56 <arm_cmplx_mag_f32+0x62>
 8008c66:	eeb0 0a67 	vmov.f32	s0, s15
 8008c6a:	9203      	str	r2, [sp, #12]
 8008c6c:	9102      	str	r1, [sp, #8]
 8008c6e:	9001      	str	r0, [sp, #4]
 8008c70:	f000 ffcc 	bl	8009c0c <sqrtf>
 8008c74:	a801      	add	r0, sp, #4
 8008c76:	c807      	ldmia	r0, {r0, r1, r2}
 8008c78:	e751      	b.n	8008b1e <arm_cmplx_mag_f32+0x2a>
 8008c7a:	eeb0 0a67 	vmov.f32	s0, s15
 8008c7e:	9101      	str	r1, [sp, #4]
 8008c80:	f000 ffc4 	bl	8009c0c <sqrtf>
 8008c84:	9901      	ldr	r1, [sp, #4]
 8008c86:	e7c9      	b.n	8008c1c <arm_cmplx_mag_f32+0x128>
 8008c88:	eeb0 0a67 	vmov.f32	s0, s15
 8008c8c:	9203      	str	r2, [sp, #12]
 8008c8e:	9102      	str	r1, [sp, #8]
 8008c90:	9001      	str	r0, [sp, #4]
 8008c92:	f000 ffbb 	bl	8009c0c <sqrtf>
 8008c96:	a801      	add	r0, sp, #4
 8008c98:	c807      	ldmia	r0, {r0, r1, r2}
 8008c9a:	e78b      	b.n	8008bb4 <arm_cmplx_mag_f32+0xc0>
 8008c9c:	eeb0 0a67 	vmov.f32	s0, s15
 8008ca0:	9203      	str	r2, [sp, #12]
 8008ca2:	9102      	str	r1, [sp, #8]
 8008ca4:	9001      	str	r0, [sp, #4]
 8008ca6:	f000 ffb1 	bl	8009c0c <sqrtf>
 8008caa:	a801      	add	r0, sp, #4
 8008cac:	c807      	ldmia	r0, {r0, r1, r2}
 8008cae:	e769      	b.n	8008b84 <arm_cmplx_mag_f32+0x90>
 8008cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8008cb4:	9203      	str	r2, [sp, #12]
 8008cb6:	9102      	str	r1, [sp, #8]
 8008cb8:	9001      	str	r0, [sp, #4]
 8008cba:	f000 ffa7 	bl	8009c0c <sqrtf>
 8008cbe:	a801      	add	r0, sp, #4
 8008cc0:	c807      	ldmia	r0, {r0, r1, r2}
 8008cc2:	e746      	b.n	8008b52 <arm_cmplx_mag_f32+0x5e>

08008cc4 <arm_radix8_butterfly_f32>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	ed2d 8b10 	vpush	{d8-d15}
 8008ccc:	461c      	mov	r4, r3
 8008cce:	b09d      	sub	sp, #116	; 0x74
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	3304      	adds	r3, #4
 8008cd4:	ed9f bac4 	vldr	s22, [pc, #784]	; 8008fe8 <arm_radix8_butterfly_f32+0x324>
 8008cd8:	9019      	str	r0, [sp, #100]	; 0x64
 8008cda:	921a      	str	r2, [sp, #104]	; 0x68
 8008cdc:	468b      	mov	fp, r1
 8008cde:	931b      	str	r3, [sp, #108]	; 0x6c
 8008ce0:	468a      	mov	sl, r1
 8008ce2:	46a1      	mov	r9, r4
 8008ce4:	4607      	mov	r7, r0
 8008ce6:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008cea:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008cee:	eb03 0508 	add.w	r5, r3, r8
 8008cf2:	195c      	adds	r4, r3, r5
 8008cf4:	00de      	lsls	r6, r3, #3
 8008cf6:	191a      	adds	r2, r3, r4
 8008cf8:	9600      	str	r6, [sp, #0]
 8008cfa:	1898      	adds	r0, r3, r2
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	9e00      	ldr	r6, [sp, #0]
 8008d00:	9311      	str	r3, [sp, #68]	; 0x44
 8008d02:	4401      	add	r1, r0
 8008d04:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8008d08:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8008d0c:	19be      	adds	r6, r7, r6
 8008d0e:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8008d12:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8008d16:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8008d1a:	9f00      	ldr	r7, [sp, #0]
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	eb06 0e07 	add.w	lr, r6, r7
 8008d22:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008d24:	9302      	str	r3, [sp, #8]
 8008d26:	3204      	adds	r2, #4
 8008d28:	3104      	adds	r1, #4
 8008d2a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d2e:	f04f 0c00 	mov.w	ip, #0
 8008d32:	edde 7a00 	vldr	s15, [lr]
 8008d36:	edd6 6a00 	vldr	s13, [r6]
 8008d3a:	ed95 2a00 	vldr	s4, [r5]
 8008d3e:	ed17 aa01 	vldr	s20, [r7, #-4]
 8008d42:	edd4 4a00 	vldr	s9, [r4]
 8008d46:	ed90 5a00 	vldr	s10, [r0]
 8008d4a:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008d4e:	ed51 0a01 	vldr	s1, [r1, #-4]
 8008d52:	ee77 8a85 	vadd.f32	s17, s15, s10
 8008d56:	ee76 3a87 	vadd.f32	s7, s13, s14
 8008d5a:	ee32 4a20 	vadd.f32	s8, s4, s1
 8008d5e:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8008d62:	ee33 6a84 	vadd.f32	s12, s7, s8
 8008d66:	ee73 5a28 	vadd.f32	s11, s6, s17
 8008d6a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008d6e:	ee75 6a86 	vadd.f32	s13, s11, s12
 8008d72:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8008d76:	ed47 6a01 	vstr	s13, [r7, #-4]
 8008d7a:	edc4 5a00 	vstr	s11, [r4]
 8008d7e:	ed92 9a00 	vldr	s18, [r2]
 8008d82:	ed95 1a01 	vldr	s2, [r5, #4]
 8008d86:	edd6 5a01 	vldr	s11, [r6, #4]
 8008d8a:	ed91 6a00 	vldr	s12, [r1]
 8008d8e:	edd7 2a00 	vldr	s5, [r7]
 8008d92:	edd4 1a01 	vldr	s3, [r4, #4]
 8008d96:	edde 6a01 	vldr	s13, [lr, #4]
 8008d9a:	edd0 9a01 	vldr	s19, [r0, #4]
 8008d9e:	ee72 0a60 	vsub.f32	s1, s4, s1
 8008da2:	ee71 aa46 	vsub.f32	s21, s2, s12
 8008da6:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8008daa:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008dae:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8008db2:	ee37 7a20 	vadd.f32	s14, s14, s1
 8008db6:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8008dba:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8008dbe:	ee75 5a89 	vadd.f32	s11, s11, s18
 8008dc2:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8008dc6:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8008dca:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008dce:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8008dd2:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8008dd6:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008dda:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8008dde:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8008de2:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8008de6:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008dea:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008dee:	ee36 0a88 	vadd.f32	s0, s13, s16
 8008df2:	ee75 8a86 	vadd.f32	s17, s11, s12
 8008df6:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008dfa:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008dfe:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8008e02:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8008e06:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8008e0a:	ee75 4a27 	vadd.f32	s9, s10, s15
 8008e0e:	ee71 5a49 	vsub.f32	s11, s2, s18
 8008e12:	ee31 2a09 	vadd.f32	s4, s2, s18
 8008e16:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008e1a:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8008e1e:	ee71 2ae2 	vsub.f32	s5, s3, s5
 8008e22:	ee73 0a06 	vadd.f32	s1, s6, s12
 8008e26:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8008e2a:	ee36 5a87 	vadd.f32	s10, s13, s14
 8008e2e:	ee32 8a28 	vadd.f32	s16, s4, s17
 8008e32:	ee33 6a46 	vsub.f32	s12, s6, s12
 8008e36:	ee34 4a25 	vadd.f32	s8, s8, s11
 8008e3a:	ee33 3a80 	vadd.f32	s6, s7, s0
 8008e3e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008e42:	ee71 5a64 	vsub.f32	s11, s2, s9
 8008e46:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8008e4a:	ee32 2a68 	vsub.f32	s4, s4, s17
 8008e4e:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8008e52:	ee74 4a81 	vadd.f32	s9, s9, s2
 8008e56:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8008e5a:	44dc      	add	ip, fp
 8008e5c:	45e2      	cmp	sl, ip
 8008e5e:	ed87 8a00 	vstr	s16, [r7]
 8008e62:	ed84 2a01 	vstr	s4, [r4, #4]
 8008e66:	441f      	add	r7, r3
 8008e68:	edce 0a00 	vstr	s1, [lr]
 8008e6c:	441c      	add	r4, r3
 8008e6e:	ed80 6a00 	vstr	s12, [r0]
 8008e72:	edce 1a01 	vstr	s3, [lr, #4]
 8008e76:	ed80 4a01 	vstr	s8, [r0, #4]
 8008e7a:	449e      	add	lr, r3
 8008e7c:	ed86 3a00 	vstr	s6, [r6]
 8008e80:	4418      	add	r0, r3
 8008e82:	ed41 3a01 	vstr	s7, [r1, #-4]
 8008e86:	ed02 5a01 	vstr	s10, [r2, #-4]
 8008e8a:	ed85 7a00 	vstr	s14, [r5]
 8008e8e:	edc6 5a01 	vstr	s11, [r6, #4]
 8008e92:	edc1 4a00 	vstr	s9, [r1]
 8008e96:	441e      	add	r6, r3
 8008e98:	edc2 6a00 	vstr	s13, [r2]
 8008e9c:	4419      	add	r1, r3
 8008e9e:	edc5 7a01 	vstr	s15, [r5, #4]
 8008ea2:	441a      	add	r2, r3
 8008ea4:	441d      	add	r5, r3
 8008ea6:	f63f af44 	bhi.w	8008d32 <arm_radix8_butterfly_f32+0x6e>
 8008eaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008eac:	2a07      	cmp	r2, #7
 8008eae:	f240 81f5 	bls.w	800929c <arm_radix8_butterfly_f32+0x5d8>
 8008eb2:	f108 0101 	add.w	r1, r8, #1
 8008eb6:	188f      	adds	r7, r1, r2
 8008eb8:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8008ebc:	19d6      	adds	r6, r2, r7
 8008ebe:	eb08 0c09 	add.w	ip, r8, r9
 8008ec2:	1994      	adds	r4, r2, r6
 8008ec4:	eb0c 0e09 	add.w	lr, ip, r9
 8008ec8:	4610      	mov	r0, r2
 8008eca:	9701      	str	r7, [sp, #4]
 8008ecc:	4420      	add	r0, r4
 8008ece:	eb0e 0709 	add.w	r7, lr, r9
 8008ed2:	1815      	adds	r5, r2, r0
 8008ed4:	eb07 0209 	add.w	r2, r7, r9
 8008ed8:	9203      	str	r2, [sp, #12]
 8008eda:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008edc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008ee0:	9117      	str	r1, [sp, #92]	; 0x5c
 8008ee2:	440a      	add	r2, r1
 8008ee4:	9900      	ldr	r1, [sp, #0]
 8008ee6:	3108      	adds	r1, #8
 8008ee8:	9100      	str	r1, [sp, #0]
 8008eea:	9902      	ldr	r1, [sp, #8]
 8008eec:	3108      	adds	r1, #8
 8008eee:	9102      	str	r1, [sp, #8]
 8008ef0:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008ef2:	00ff      	lsls	r7, r7, #3
 8008ef4:	9715      	str	r7, [sp, #84]	; 0x54
 8008ef6:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8008efa:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8008efe:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008f02:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8008f04:	9903      	ldr	r1, [sp, #12]
 8008f06:	19d7      	adds	r7, r2, r7
 8008f08:	00c9      	lsls	r1, r1, #3
 8008f0a:	9114      	str	r1, [sp, #80]	; 0x50
 8008f0c:	9710      	str	r7, [sp, #64]	; 0x40
 8008f0e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008f10:	9f00      	ldr	r7, [sp, #0]
 8008f12:	19cf      	adds	r7, r1, r7
 8008f14:	970d      	str	r7, [sp, #52]	; 0x34
 8008f16:	9f02      	ldr	r7, [sp, #8]
 8008f18:	19cf      	adds	r7, r1, r7
 8008f1a:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8008f1e:	970c      	str	r7, [sp, #48]	; 0x30
 8008f20:	9f01      	ldr	r7, [sp, #4]
 8008f22:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8008f26:	3504      	adds	r5, #4
 8008f28:	3004      	adds	r0, #4
 8008f2a:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8008f2e:	9508      	str	r5, [sp, #32]
 8008f30:	9009      	str	r0, [sp, #36]	; 0x24
 8008f32:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008f34:	981a      	ldr	r0, [sp, #104]	; 0x68
 8008f36:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8008f3a:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8008f3e:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 8008f42:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008f44:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8008f48:	1945      	adds	r5, r0, r5
 8008f4a:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8008f4e:	460f      	mov	r7, r1
 8008f50:	3404      	adds	r4, #4
 8008f52:	4641      	mov	r1, r8
 8008f54:	1841      	adds	r1, r0, r1
 8008f56:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8008f5a:	940a      	str	r4, [sp, #40]	; 0x28
 8008f5c:	eb00 0c06 	add.w	ip, r0, r6
 8008f60:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008f64:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008f66:	9506      	str	r5, [sp, #24]
 8008f68:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8008f6a:	9105      	str	r1, [sp, #20]
 8008f6c:	4639      	mov	r1, r7
 8008f6e:	1905      	adds	r5, r0, r4
 8008f70:	3108      	adds	r1, #8
 8008f72:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8008f74:	9507      	str	r5, [sp, #28]
 8008f76:	910f      	str	r1, [sp, #60]	; 0x3c
 8008f78:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	eb00 0e06 	add.w	lr, r0, r6
 8008f82:	9518      	str	r5, [sp, #96]	; 0x60
 8008f84:	9404      	str	r4, [sp, #16]
 8008f86:	9103      	str	r1, [sp, #12]
 8008f88:	4620      	mov	r0, r4
 8008f8a:	4689      	mov	r9, r1
 8008f8c:	9e06      	ldr	r6, [sp, #24]
 8008f8e:	ed90 fa00 	vldr	s30, [r0]
 8008f92:	edd6 7a01 	vldr	s15, [r6, #4]
 8008f96:	edd0 ba01 	vldr	s23, [r0, #4]
 8008f9a:	edcd 7a00 	vstr	s15, [sp]
 8008f9e:	a80d      	add	r0, sp, #52	; 0x34
 8008fa0:	edde 7a01 	vldr	s15, [lr, #4]
 8008fa4:	9c05      	ldr	r4, [sp, #20]
 8008fa6:	9d07      	ldr	r5, [sp, #28]
 8008fa8:	edd2 fa00 	vldr	s31, [r2]
 8008fac:	ed92 ca01 	vldr	s24, [r2, #4]
 8008fb0:	edcd 7a01 	vstr	s15, [sp, #4]
 8008fb4:	c807      	ldmia	r0, {r0, r1, r2}
 8008fb6:	eddc 7a01 	vldr	s15, [ip, #4]
 8008fba:	edd4 ea00 	vldr	s29, [r4]
 8008fbe:	ed95 ea00 	vldr	s28, [r5]
 8008fc2:	edd6 da00 	vldr	s27, [r6]
 8008fc6:	edd4 aa01 	vldr	s21, [r4, #4]
 8008fca:	ed95 aa01 	vldr	s20, [r5, #4]
 8008fce:	ed9e da00 	vldr	s26, [lr]
 8008fd2:	eddc ca00 	vldr	s25, [ip]
 8008fd6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008fda:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008fdc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008fde:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008fe0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008fe2:	edcd 7a02 	vstr	s15, [sp, #8]
 8008fe6:	e001      	b.n	8008fec <arm_radix8_butterfly_f32+0x328>
 8008fe8:	3f3504f3 	.word	0x3f3504f3
 8008fec:	ed16 6a01 	vldr	s12, [r6, #-4]
 8008ff0:	ed91 5a00 	vldr	s10, [r1]
 8008ff4:	ed57 9a01 	vldr	s19, [r7, #-4]
 8008ff8:	edd5 7a00 	vldr	s15, [r5]
 8008ffc:	ed18 7a01 	vldr	s14, [r8, #-4]
 8009000:	edd2 3a00 	vldr	s7, [r2]
 8009004:	ed94 3a00 	vldr	s6, [r4]
 8009008:	ed90 2a00 	vldr	s4, [r0]
 800900c:	ed92 0a01 	vldr	s0, [r2, #4]
 8009010:	ee33 8a85 	vadd.f32	s16, s7, s10
 8009014:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009018:	ee33 4a29 	vadd.f32	s8, s6, s19
 800901c:	ee77 4a87 	vadd.f32	s9, s15, s14
 8009020:	ee78 1a04 	vadd.f32	s3, s16, s8
 8009024:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009028:	ee32 2a46 	vsub.f32	s4, s4, s12
 800902c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8009030:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009034:	ed82 6a00 	vstr	s12, [r2]
 8009038:	edd5 8a01 	vldr	s17, [r5, #4]
 800903c:	ed90 9a01 	vldr	s18, [r0, #4]
 8009040:	edd6 2a00 	vldr	s5, [r6]
 8009044:	ed98 7a00 	vldr	s14, [r8]
 8009048:	edd4 0a01 	vldr	s1, [r4, #4]
 800904c:	ed91 6a01 	vldr	s12, [r1, #4]
 8009050:	edd7 5a00 	vldr	s11, [r7]
 8009054:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009058:	ee33 3a69 	vsub.f32	s6, s6, s19
 800905c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8009060:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8009064:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009068:	ee38 7a87 	vadd.f32	s14, s17, s14
 800906c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8009070:	ee79 2a22 	vadd.f32	s5, s18, s5
 8009074:	ee75 8a69 	vsub.f32	s17, s10, s19
 8009078:	ee32 9a27 	vadd.f32	s18, s4, s15
 800907c:	ee35 5a29 	vadd.f32	s10, s10, s19
 8009080:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009084:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009088:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800908c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8009090:	ee32 9a08 	vadd.f32	s18, s4, s16
 8009094:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009098:	ee32 2a48 	vsub.f32	s4, s4, s16
 800909c:	ee71 4a64 	vsub.f32	s9, s2, s9
 80090a0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80090a4:	ee32 1a87 	vadd.f32	s2, s5, s14
 80090a8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80090ac:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80090b0:	ee30 6a46 	vsub.f32	s12, s0, s12
 80090b4:	ee73 0a29 	vadd.f32	s1, s6, s19
 80090b8:	ee36 0a28 	vadd.f32	s0, s12, s17
 80090bc:	ee33 3a69 	vsub.f32	s6, s6, s19
 80090c0:	ee32 7a64 	vsub.f32	s14, s4, s9
 80090c4:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80090c8:	ee36 6a68 	vsub.f32	s12, s12, s17
 80090cc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80090d0:	ee75 8a85 	vadd.f32	s17, s11, s10
 80090d4:	ee74 3a22 	vadd.f32	s7, s8, s5
 80090d8:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80090dc:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80090e0:	ee79 1a41 	vsub.f32	s3, s18, s2
 80090e4:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80090e8:	ee76 5a43 	vsub.f32	s11, s12, s6
 80090ec:	ee74 2a62 	vsub.f32	s5, s8, s5
 80090f0:	ee74 4a82 	vadd.f32	s9, s9, s4
 80090f4:	ee30 4a60 	vsub.f32	s8, s0, s1
 80090f8:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80090fc:	ee30 0a80 	vadd.f32	s0, s1, s0
 8009100:	ee77 9a85 	vadd.f32	s19, s15, s10
 8009104:	ee33 6a06 	vadd.f32	s12, s6, s12
 8009108:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800910c:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8009110:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8009114:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8009118:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800911c:	ee39 1a01 	vadd.f32	s2, s18, s2
 8009120:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8009124:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8009128:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800912c:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8009130:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8009134:	ee35 3a03 	vadd.f32	s6, s10, s6
 8009138:	ee72 6a66 	vsub.f32	s13, s4, s13
 800913c:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8009140:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8009144:	ed9d 4a02 	vldr	s8, [sp, #8]
 8009148:	ed82 1a01 	vstr	s2, [r2, #4]
 800914c:	ee77 3a63 	vsub.f32	s7, s14, s7
 8009150:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8009154:	ed9d 7a01 	vldr	s14, [sp, #4]
 8009158:	ed81 3a00 	vstr	s6, [r1]
 800915c:	ee30 9a89 	vadd.f32	s18, s1, s18
 8009160:	ee32 2a05 	vadd.f32	s4, s4, s10
 8009164:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8009168:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800916c:	ee67 2a22 	vmul.f32	s5, s14, s5
 8009170:	ee64 1a00 	vmul.f32	s3, s8, s0
 8009174:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009178:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800917c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8009180:	ee64 8a28 	vmul.f32	s17, s8, s17
 8009184:	ed9d 4a00 	vldr	s8, [sp]
 8009188:	edc1 6a01 	vstr	s13, [r1, #4]
 800918c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8009190:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8009194:	ee64 9a29 	vmul.f32	s19, s8, s19
 8009198:	ee24 4a25 	vmul.f32	s8, s8, s11
 800919c:	ee30 7a87 	vadd.f32	s14, s1, s14
 80091a0:	ee74 4a84 	vadd.f32	s9, s9, s8
 80091a4:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80091a8:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80091ac:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80091b0:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80091b4:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80091b8:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80091bc:	ee75 1a21 	vadd.f32	s3, s10, s3
 80091c0:	ee30 0a68 	vsub.f32	s0, s0, s17
 80091c4:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80091c8:	ee70 0a84 	vadd.f32	s1, s1, s8
 80091cc:	ee36 6a67 	vsub.f32	s12, s12, s15
 80091d0:	44d9      	add	r9, fp
 80091d2:	45ca      	cmp	sl, r9
 80091d4:	ed84 9a00 	vstr	s18, [r4]
 80091d8:	edc4 3a01 	vstr	s7, [r4, #4]
 80091dc:	441a      	add	r2, r3
 80091de:	ed07 7a01 	vstr	s14, [r7, #-4]
 80091e2:	edc7 2a00 	vstr	s5, [r7]
 80091e6:	4419      	add	r1, r3
 80091e8:	ed80 2a00 	vstr	s4, [r0]
 80091ec:	ed80 8a01 	vstr	s16, [r0, #4]
 80091f0:	441c      	add	r4, r3
 80091f2:	ed48 1a01 	vstr	s3, [r8, #-4]
 80091f6:	ed88 0a00 	vstr	s0, [r8]
 80091fa:	441f      	add	r7, r3
 80091fc:	ed46 4a01 	vstr	s9, [r6, #-4]
 8009200:	4418      	add	r0, r3
 8009202:	edc6 9a00 	vstr	s19, [r6]
 8009206:	4498      	add	r8, r3
 8009208:	edc5 0a00 	vstr	s1, [r5]
 800920c:	ed85 6a01 	vstr	s12, [r5, #4]
 8009210:	441e      	add	r6, r3
 8009212:	441d      	add	r5, r3
 8009214:	f63f aeea 	bhi.w	8008fec <arm_radix8_butterfly_f32+0x328>
 8009218:	9a03      	ldr	r2, [sp, #12]
 800921a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800921c:	3201      	adds	r2, #1
 800921e:	4611      	mov	r1, r2
 8009220:	9203      	str	r2, [sp, #12]
 8009222:	9a04      	ldr	r2, [sp, #16]
 8009224:	4402      	add	r2, r0
 8009226:	9204      	str	r2, [sp, #16]
 8009228:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800922a:	9a05      	ldr	r2, [sp, #20]
 800922c:	4402      	add	r2, r0
 800922e:	9205      	str	r2, [sp, #20]
 8009230:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009232:	9a07      	ldr	r2, [sp, #28]
 8009234:	4402      	add	r2, r0
 8009236:	9207      	str	r2, [sp, #28]
 8009238:	9816      	ldr	r0, [sp, #88]	; 0x58
 800923a:	9a06      	ldr	r2, [sp, #24]
 800923c:	4402      	add	r2, r0
 800923e:	9206      	str	r2, [sp, #24]
 8009240:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009242:	4496      	add	lr, r2
 8009244:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009246:	4494      	add	ip, r2
 8009248:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800924a:	3208      	adds	r2, #8
 800924c:	920f      	str	r2, [sp, #60]	; 0x3c
 800924e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009250:	3208      	adds	r2, #8
 8009252:	920e      	str	r2, [sp, #56]	; 0x38
 8009254:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009256:	3208      	adds	r2, #8
 8009258:	920d      	str	r2, [sp, #52]	; 0x34
 800925a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800925c:	3208      	adds	r2, #8
 800925e:	920c      	str	r2, [sp, #48]	; 0x30
 8009260:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009262:	3208      	adds	r2, #8
 8009264:	920b      	str	r2, [sp, #44]	; 0x2c
 8009266:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009268:	3208      	adds	r2, #8
 800926a:	920a      	str	r2, [sp, #40]	; 0x28
 800926c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800926e:	3208      	adds	r2, #8
 8009270:	9209      	str	r2, [sp, #36]	; 0x24
 8009272:	9a08      	ldr	r2, [sp, #32]
 8009274:	3208      	adds	r2, #8
 8009276:	9208      	str	r2, [sp, #32]
 8009278:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800927a:	9811      	ldr	r0, [sp, #68]	; 0x44
 800927c:	4288      	cmp	r0, r1
 800927e:	4622      	mov	r2, r4
 8009280:	d007      	beq.n	8009292 <arm_radix8_butterfly_f32+0x5ce>
 8009282:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009284:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009288:	4621      	mov	r1, r4
 800928a:	4401      	add	r1, r0
 800928c:	9110      	str	r1, [sp, #64]	; 0x40
 800928e:	9804      	ldr	r0, [sp, #16]
 8009290:	e67c      	b.n	8008f8c <arm_radix8_butterfly_f32+0x2c8>
 8009292:	4683      	mov	fp, r0
 8009294:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 8009298:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800929a:	e524      	b.n	8008ce6 <arm_radix8_butterfly_f32+0x22>
 800929c:	b01d      	add	sp, #116	; 0x74
 800929e:	ecbd 8b10 	vpop	{d8-d15}
 80092a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092a6:	bf00      	nop

080092a8 <sniprintf>:
 80092a8:	b40c      	push	{r2, r3}
 80092aa:	b530      	push	{r4, r5, lr}
 80092ac:	4b17      	ldr	r3, [pc, #92]	; (800930c <sniprintf+0x64>)
 80092ae:	1e0c      	subs	r4, r1, #0
 80092b0:	681d      	ldr	r5, [r3, #0]
 80092b2:	b09d      	sub	sp, #116	; 0x74
 80092b4:	da08      	bge.n	80092c8 <sniprintf+0x20>
 80092b6:	238b      	movs	r3, #139	; 0x8b
 80092b8:	602b      	str	r3, [r5, #0]
 80092ba:	f04f 30ff 	mov.w	r0, #4294967295
 80092be:	b01d      	add	sp, #116	; 0x74
 80092c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092c4:	b002      	add	sp, #8
 80092c6:	4770      	bx	lr
 80092c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80092cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80092d0:	bf14      	ite	ne
 80092d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80092d6:	4623      	moveq	r3, r4
 80092d8:	9304      	str	r3, [sp, #16]
 80092da:	9307      	str	r3, [sp, #28]
 80092dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80092e0:	9002      	str	r0, [sp, #8]
 80092e2:	9006      	str	r0, [sp, #24]
 80092e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80092e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80092ea:	ab21      	add	r3, sp, #132	; 0x84
 80092ec:	a902      	add	r1, sp, #8
 80092ee:	4628      	mov	r0, r5
 80092f0:	9301      	str	r3, [sp, #4]
 80092f2:	f000 f98d 	bl	8009610 <_svfiprintf_r>
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	bfbc      	itt	lt
 80092fa:	238b      	movlt	r3, #139	; 0x8b
 80092fc:	602b      	strlt	r3, [r5, #0]
 80092fe:	2c00      	cmp	r4, #0
 8009300:	d0dd      	beq.n	80092be <sniprintf+0x16>
 8009302:	9b02      	ldr	r3, [sp, #8]
 8009304:	2200      	movs	r2, #0
 8009306:	701a      	strb	r2, [r3, #0]
 8009308:	e7d9      	b.n	80092be <sniprintf+0x16>
 800930a:	bf00      	nop
 800930c:	200003c4 	.word	0x200003c4

08009310 <memset>:
 8009310:	4402      	add	r2, r0
 8009312:	4603      	mov	r3, r0
 8009314:	4293      	cmp	r3, r2
 8009316:	d100      	bne.n	800931a <memset+0xa>
 8009318:	4770      	bx	lr
 800931a:	f803 1b01 	strb.w	r1, [r3], #1
 800931e:	e7f9      	b.n	8009314 <memset+0x4>

08009320 <__libc_init_array>:
 8009320:	b570      	push	{r4, r5, r6, lr}
 8009322:	4d0d      	ldr	r5, [pc, #52]	; (8009358 <__libc_init_array+0x38>)
 8009324:	4c0d      	ldr	r4, [pc, #52]	; (800935c <__libc_init_array+0x3c>)
 8009326:	1b64      	subs	r4, r4, r5
 8009328:	10a4      	asrs	r4, r4, #2
 800932a:	2600      	movs	r6, #0
 800932c:	42a6      	cmp	r6, r4
 800932e:	d109      	bne.n	8009344 <__libc_init_array+0x24>
 8009330:	4d0b      	ldr	r5, [pc, #44]	; (8009360 <__libc_init_array+0x40>)
 8009332:	4c0c      	ldr	r4, [pc, #48]	; (8009364 <__libc_init_array+0x44>)
 8009334:	f000 fca0 	bl	8009c78 <_init>
 8009338:	1b64      	subs	r4, r4, r5
 800933a:	10a4      	asrs	r4, r4, #2
 800933c:	2600      	movs	r6, #0
 800933e:	42a6      	cmp	r6, r4
 8009340:	d105      	bne.n	800934e <__libc_init_array+0x2e>
 8009342:	bd70      	pop	{r4, r5, r6, pc}
 8009344:	f855 3b04 	ldr.w	r3, [r5], #4
 8009348:	4798      	blx	r3
 800934a:	3601      	adds	r6, #1
 800934c:	e7ee      	b.n	800932c <__libc_init_array+0xc>
 800934e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009352:	4798      	blx	r3
 8009354:	3601      	adds	r6, #1
 8009356:	e7f2      	b.n	800933e <__libc_init_array+0x1e>
 8009358:	08020d60 	.word	0x08020d60
 800935c:	08020d60 	.word	0x08020d60
 8009360:	08020d60 	.word	0x08020d60
 8009364:	08020d64 	.word	0x08020d64

08009368 <__retarget_lock_acquire_recursive>:
 8009368:	4770      	bx	lr

0800936a <__retarget_lock_release_recursive>:
 800936a:	4770      	bx	lr

0800936c <_free_r>:
 800936c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800936e:	2900      	cmp	r1, #0
 8009370:	d044      	beq.n	80093fc <_free_r+0x90>
 8009372:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009376:	9001      	str	r0, [sp, #4]
 8009378:	2b00      	cmp	r3, #0
 800937a:	f1a1 0404 	sub.w	r4, r1, #4
 800937e:	bfb8      	it	lt
 8009380:	18e4      	addlt	r4, r4, r3
 8009382:	f000 f8df 	bl	8009544 <__malloc_lock>
 8009386:	4a1e      	ldr	r2, [pc, #120]	; (8009400 <_free_r+0x94>)
 8009388:	9801      	ldr	r0, [sp, #4]
 800938a:	6813      	ldr	r3, [r2, #0]
 800938c:	b933      	cbnz	r3, 800939c <_free_r+0x30>
 800938e:	6063      	str	r3, [r4, #4]
 8009390:	6014      	str	r4, [r2, #0]
 8009392:	b003      	add	sp, #12
 8009394:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009398:	f000 b8da 	b.w	8009550 <__malloc_unlock>
 800939c:	42a3      	cmp	r3, r4
 800939e:	d908      	bls.n	80093b2 <_free_r+0x46>
 80093a0:	6825      	ldr	r5, [r4, #0]
 80093a2:	1961      	adds	r1, r4, r5
 80093a4:	428b      	cmp	r3, r1
 80093a6:	bf01      	itttt	eq
 80093a8:	6819      	ldreq	r1, [r3, #0]
 80093aa:	685b      	ldreq	r3, [r3, #4]
 80093ac:	1949      	addeq	r1, r1, r5
 80093ae:	6021      	streq	r1, [r4, #0]
 80093b0:	e7ed      	b.n	800938e <_free_r+0x22>
 80093b2:	461a      	mov	r2, r3
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	b10b      	cbz	r3, 80093bc <_free_r+0x50>
 80093b8:	42a3      	cmp	r3, r4
 80093ba:	d9fa      	bls.n	80093b2 <_free_r+0x46>
 80093bc:	6811      	ldr	r1, [r2, #0]
 80093be:	1855      	adds	r5, r2, r1
 80093c0:	42a5      	cmp	r5, r4
 80093c2:	d10b      	bne.n	80093dc <_free_r+0x70>
 80093c4:	6824      	ldr	r4, [r4, #0]
 80093c6:	4421      	add	r1, r4
 80093c8:	1854      	adds	r4, r2, r1
 80093ca:	42a3      	cmp	r3, r4
 80093cc:	6011      	str	r1, [r2, #0]
 80093ce:	d1e0      	bne.n	8009392 <_free_r+0x26>
 80093d0:	681c      	ldr	r4, [r3, #0]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	6053      	str	r3, [r2, #4]
 80093d6:	440c      	add	r4, r1
 80093d8:	6014      	str	r4, [r2, #0]
 80093da:	e7da      	b.n	8009392 <_free_r+0x26>
 80093dc:	d902      	bls.n	80093e4 <_free_r+0x78>
 80093de:	230c      	movs	r3, #12
 80093e0:	6003      	str	r3, [r0, #0]
 80093e2:	e7d6      	b.n	8009392 <_free_r+0x26>
 80093e4:	6825      	ldr	r5, [r4, #0]
 80093e6:	1961      	adds	r1, r4, r5
 80093e8:	428b      	cmp	r3, r1
 80093ea:	bf04      	itt	eq
 80093ec:	6819      	ldreq	r1, [r3, #0]
 80093ee:	685b      	ldreq	r3, [r3, #4]
 80093f0:	6063      	str	r3, [r4, #4]
 80093f2:	bf04      	itt	eq
 80093f4:	1949      	addeq	r1, r1, r5
 80093f6:	6021      	streq	r1, [r4, #0]
 80093f8:	6054      	str	r4, [r2, #4]
 80093fa:	e7ca      	b.n	8009392 <_free_r+0x26>
 80093fc:	b003      	add	sp, #12
 80093fe:	bd30      	pop	{r4, r5, pc}
 8009400:	20000bf8 	.word	0x20000bf8

08009404 <sbrk_aligned>:
 8009404:	b570      	push	{r4, r5, r6, lr}
 8009406:	4e0e      	ldr	r6, [pc, #56]	; (8009440 <sbrk_aligned+0x3c>)
 8009408:	460c      	mov	r4, r1
 800940a:	6831      	ldr	r1, [r6, #0]
 800940c:	4605      	mov	r5, r0
 800940e:	b911      	cbnz	r1, 8009416 <sbrk_aligned+0x12>
 8009410:	f000 fba6 	bl	8009b60 <_sbrk_r>
 8009414:	6030      	str	r0, [r6, #0]
 8009416:	4621      	mov	r1, r4
 8009418:	4628      	mov	r0, r5
 800941a:	f000 fba1 	bl	8009b60 <_sbrk_r>
 800941e:	1c43      	adds	r3, r0, #1
 8009420:	d00a      	beq.n	8009438 <sbrk_aligned+0x34>
 8009422:	1cc4      	adds	r4, r0, #3
 8009424:	f024 0403 	bic.w	r4, r4, #3
 8009428:	42a0      	cmp	r0, r4
 800942a:	d007      	beq.n	800943c <sbrk_aligned+0x38>
 800942c:	1a21      	subs	r1, r4, r0
 800942e:	4628      	mov	r0, r5
 8009430:	f000 fb96 	bl	8009b60 <_sbrk_r>
 8009434:	3001      	adds	r0, #1
 8009436:	d101      	bne.n	800943c <sbrk_aligned+0x38>
 8009438:	f04f 34ff 	mov.w	r4, #4294967295
 800943c:	4620      	mov	r0, r4
 800943e:	bd70      	pop	{r4, r5, r6, pc}
 8009440:	20000bfc 	.word	0x20000bfc

08009444 <_malloc_r>:
 8009444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009448:	1ccd      	adds	r5, r1, #3
 800944a:	f025 0503 	bic.w	r5, r5, #3
 800944e:	3508      	adds	r5, #8
 8009450:	2d0c      	cmp	r5, #12
 8009452:	bf38      	it	cc
 8009454:	250c      	movcc	r5, #12
 8009456:	2d00      	cmp	r5, #0
 8009458:	4607      	mov	r7, r0
 800945a:	db01      	blt.n	8009460 <_malloc_r+0x1c>
 800945c:	42a9      	cmp	r1, r5
 800945e:	d905      	bls.n	800946c <_malloc_r+0x28>
 8009460:	230c      	movs	r3, #12
 8009462:	603b      	str	r3, [r7, #0]
 8009464:	2600      	movs	r6, #0
 8009466:	4630      	mov	r0, r6
 8009468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800946c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009540 <_malloc_r+0xfc>
 8009470:	f000 f868 	bl	8009544 <__malloc_lock>
 8009474:	f8d8 3000 	ldr.w	r3, [r8]
 8009478:	461c      	mov	r4, r3
 800947a:	bb5c      	cbnz	r4, 80094d4 <_malloc_r+0x90>
 800947c:	4629      	mov	r1, r5
 800947e:	4638      	mov	r0, r7
 8009480:	f7ff ffc0 	bl	8009404 <sbrk_aligned>
 8009484:	1c43      	adds	r3, r0, #1
 8009486:	4604      	mov	r4, r0
 8009488:	d155      	bne.n	8009536 <_malloc_r+0xf2>
 800948a:	f8d8 4000 	ldr.w	r4, [r8]
 800948e:	4626      	mov	r6, r4
 8009490:	2e00      	cmp	r6, #0
 8009492:	d145      	bne.n	8009520 <_malloc_r+0xdc>
 8009494:	2c00      	cmp	r4, #0
 8009496:	d048      	beq.n	800952a <_malloc_r+0xe6>
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	4631      	mov	r1, r6
 800949c:	4638      	mov	r0, r7
 800949e:	eb04 0903 	add.w	r9, r4, r3
 80094a2:	f000 fb5d 	bl	8009b60 <_sbrk_r>
 80094a6:	4581      	cmp	r9, r0
 80094a8:	d13f      	bne.n	800952a <_malloc_r+0xe6>
 80094aa:	6821      	ldr	r1, [r4, #0]
 80094ac:	1a6d      	subs	r5, r5, r1
 80094ae:	4629      	mov	r1, r5
 80094b0:	4638      	mov	r0, r7
 80094b2:	f7ff ffa7 	bl	8009404 <sbrk_aligned>
 80094b6:	3001      	adds	r0, #1
 80094b8:	d037      	beq.n	800952a <_malloc_r+0xe6>
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	442b      	add	r3, r5
 80094be:	6023      	str	r3, [r4, #0]
 80094c0:	f8d8 3000 	ldr.w	r3, [r8]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d038      	beq.n	800953a <_malloc_r+0xf6>
 80094c8:	685a      	ldr	r2, [r3, #4]
 80094ca:	42a2      	cmp	r2, r4
 80094cc:	d12b      	bne.n	8009526 <_malloc_r+0xe2>
 80094ce:	2200      	movs	r2, #0
 80094d0:	605a      	str	r2, [r3, #4]
 80094d2:	e00f      	b.n	80094f4 <_malloc_r+0xb0>
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	1b52      	subs	r2, r2, r5
 80094d8:	d41f      	bmi.n	800951a <_malloc_r+0xd6>
 80094da:	2a0b      	cmp	r2, #11
 80094dc:	d917      	bls.n	800950e <_malloc_r+0xca>
 80094de:	1961      	adds	r1, r4, r5
 80094e0:	42a3      	cmp	r3, r4
 80094e2:	6025      	str	r5, [r4, #0]
 80094e4:	bf18      	it	ne
 80094e6:	6059      	strne	r1, [r3, #4]
 80094e8:	6863      	ldr	r3, [r4, #4]
 80094ea:	bf08      	it	eq
 80094ec:	f8c8 1000 	streq.w	r1, [r8]
 80094f0:	5162      	str	r2, [r4, r5]
 80094f2:	604b      	str	r3, [r1, #4]
 80094f4:	4638      	mov	r0, r7
 80094f6:	f104 060b 	add.w	r6, r4, #11
 80094fa:	f000 f829 	bl	8009550 <__malloc_unlock>
 80094fe:	f026 0607 	bic.w	r6, r6, #7
 8009502:	1d23      	adds	r3, r4, #4
 8009504:	1af2      	subs	r2, r6, r3
 8009506:	d0ae      	beq.n	8009466 <_malloc_r+0x22>
 8009508:	1b9b      	subs	r3, r3, r6
 800950a:	50a3      	str	r3, [r4, r2]
 800950c:	e7ab      	b.n	8009466 <_malloc_r+0x22>
 800950e:	42a3      	cmp	r3, r4
 8009510:	6862      	ldr	r2, [r4, #4]
 8009512:	d1dd      	bne.n	80094d0 <_malloc_r+0x8c>
 8009514:	f8c8 2000 	str.w	r2, [r8]
 8009518:	e7ec      	b.n	80094f4 <_malloc_r+0xb0>
 800951a:	4623      	mov	r3, r4
 800951c:	6864      	ldr	r4, [r4, #4]
 800951e:	e7ac      	b.n	800947a <_malloc_r+0x36>
 8009520:	4634      	mov	r4, r6
 8009522:	6876      	ldr	r6, [r6, #4]
 8009524:	e7b4      	b.n	8009490 <_malloc_r+0x4c>
 8009526:	4613      	mov	r3, r2
 8009528:	e7cc      	b.n	80094c4 <_malloc_r+0x80>
 800952a:	230c      	movs	r3, #12
 800952c:	603b      	str	r3, [r7, #0]
 800952e:	4638      	mov	r0, r7
 8009530:	f000 f80e 	bl	8009550 <__malloc_unlock>
 8009534:	e797      	b.n	8009466 <_malloc_r+0x22>
 8009536:	6025      	str	r5, [r4, #0]
 8009538:	e7dc      	b.n	80094f4 <_malloc_r+0xb0>
 800953a:	605b      	str	r3, [r3, #4]
 800953c:	deff      	udf	#255	; 0xff
 800953e:	bf00      	nop
 8009540:	20000bf8 	.word	0x20000bf8

08009544 <__malloc_lock>:
 8009544:	4801      	ldr	r0, [pc, #4]	; (800954c <__malloc_lock+0x8>)
 8009546:	f7ff bf0f 	b.w	8009368 <__retarget_lock_acquire_recursive>
 800954a:	bf00      	nop
 800954c:	20000bf4 	.word	0x20000bf4

08009550 <__malloc_unlock>:
 8009550:	4801      	ldr	r0, [pc, #4]	; (8009558 <__malloc_unlock+0x8>)
 8009552:	f7ff bf0a 	b.w	800936a <__retarget_lock_release_recursive>
 8009556:	bf00      	nop
 8009558:	20000bf4 	.word	0x20000bf4

0800955c <__ssputs_r>:
 800955c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009560:	688e      	ldr	r6, [r1, #8]
 8009562:	461f      	mov	r7, r3
 8009564:	42be      	cmp	r6, r7
 8009566:	680b      	ldr	r3, [r1, #0]
 8009568:	4682      	mov	sl, r0
 800956a:	460c      	mov	r4, r1
 800956c:	4690      	mov	r8, r2
 800956e:	d82c      	bhi.n	80095ca <__ssputs_r+0x6e>
 8009570:	898a      	ldrh	r2, [r1, #12]
 8009572:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009576:	d026      	beq.n	80095c6 <__ssputs_r+0x6a>
 8009578:	6965      	ldr	r5, [r4, #20]
 800957a:	6909      	ldr	r1, [r1, #16]
 800957c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009580:	eba3 0901 	sub.w	r9, r3, r1
 8009584:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009588:	1c7b      	adds	r3, r7, #1
 800958a:	444b      	add	r3, r9
 800958c:	106d      	asrs	r5, r5, #1
 800958e:	429d      	cmp	r5, r3
 8009590:	bf38      	it	cc
 8009592:	461d      	movcc	r5, r3
 8009594:	0553      	lsls	r3, r2, #21
 8009596:	d527      	bpl.n	80095e8 <__ssputs_r+0x8c>
 8009598:	4629      	mov	r1, r5
 800959a:	f7ff ff53 	bl	8009444 <_malloc_r>
 800959e:	4606      	mov	r6, r0
 80095a0:	b360      	cbz	r0, 80095fc <__ssputs_r+0xa0>
 80095a2:	6921      	ldr	r1, [r4, #16]
 80095a4:	464a      	mov	r2, r9
 80095a6:	f000 faeb 	bl	8009b80 <memcpy>
 80095aa:	89a3      	ldrh	r3, [r4, #12]
 80095ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095b4:	81a3      	strh	r3, [r4, #12]
 80095b6:	6126      	str	r6, [r4, #16]
 80095b8:	6165      	str	r5, [r4, #20]
 80095ba:	444e      	add	r6, r9
 80095bc:	eba5 0509 	sub.w	r5, r5, r9
 80095c0:	6026      	str	r6, [r4, #0]
 80095c2:	60a5      	str	r5, [r4, #8]
 80095c4:	463e      	mov	r6, r7
 80095c6:	42be      	cmp	r6, r7
 80095c8:	d900      	bls.n	80095cc <__ssputs_r+0x70>
 80095ca:	463e      	mov	r6, r7
 80095cc:	6820      	ldr	r0, [r4, #0]
 80095ce:	4632      	mov	r2, r6
 80095d0:	4641      	mov	r1, r8
 80095d2:	f000 faab 	bl	8009b2c <memmove>
 80095d6:	68a3      	ldr	r3, [r4, #8]
 80095d8:	1b9b      	subs	r3, r3, r6
 80095da:	60a3      	str	r3, [r4, #8]
 80095dc:	6823      	ldr	r3, [r4, #0]
 80095de:	4433      	add	r3, r6
 80095e0:	6023      	str	r3, [r4, #0]
 80095e2:	2000      	movs	r0, #0
 80095e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e8:	462a      	mov	r2, r5
 80095ea:	f000 fad7 	bl	8009b9c <_realloc_r>
 80095ee:	4606      	mov	r6, r0
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d1e0      	bne.n	80095b6 <__ssputs_r+0x5a>
 80095f4:	6921      	ldr	r1, [r4, #16]
 80095f6:	4650      	mov	r0, sl
 80095f8:	f7ff feb8 	bl	800936c <_free_r>
 80095fc:	230c      	movs	r3, #12
 80095fe:	f8ca 3000 	str.w	r3, [sl]
 8009602:	89a3      	ldrh	r3, [r4, #12]
 8009604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009608:	81a3      	strh	r3, [r4, #12]
 800960a:	f04f 30ff 	mov.w	r0, #4294967295
 800960e:	e7e9      	b.n	80095e4 <__ssputs_r+0x88>

08009610 <_svfiprintf_r>:
 8009610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	4698      	mov	r8, r3
 8009616:	898b      	ldrh	r3, [r1, #12]
 8009618:	061b      	lsls	r3, r3, #24
 800961a:	b09d      	sub	sp, #116	; 0x74
 800961c:	4607      	mov	r7, r0
 800961e:	460d      	mov	r5, r1
 8009620:	4614      	mov	r4, r2
 8009622:	d50e      	bpl.n	8009642 <_svfiprintf_r+0x32>
 8009624:	690b      	ldr	r3, [r1, #16]
 8009626:	b963      	cbnz	r3, 8009642 <_svfiprintf_r+0x32>
 8009628:	2140      	movs	r1, #64	; 0x40
 800962a:	f7ff ff0b 	bl	8009444 <_malloc_r>
 800962e:	6028      	str	r0, [r5, #0]
 8009630:	6128      	str	r0, [r5, #16]
 8009632:	b920      	cbnz	r0, 800963e <_svfiprintf_r+0x2e>
 8009634:	230c      	movs	r3, #12
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	f04f 30ff 	mov.w	r0, #4294967295
 800963c:	e0d0      	b.n	80097e0 <_svfiprintf_r+0x1d0>
 800963e:	2340      	movs	r3, #64	; 0x40
 8009640:	616b      	str	r3, [r5, #20]
 8009642:	2300      	movs	r3, #0
 8009644:	9309      	str	r3, [sp, #36]	; 0x24
 8009646:	2320      	movs	r3, #32
 8009648:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800964c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009650:	2330      	movs	r3, #48	; 0x30
 8009652:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80097f8 <_svfiprintf_r+0x1e8>
 8009656:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800965a:	f04f 0901 	mov.w	r9, #1
 800965e:	4623      	mov	r3, r4
 8009660:	469a      	mov	sl, r3
 8009662:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009666:	b10a      	cbz	r2, 800966c <_svfiprintf_r+0x5c>
 8009668:	2a25      	cmp	r2, #37	; 0x25
 800966a:	d1f9      	bne.n	8009660 <_svfiprintf_r+0x50>
 800966c:	ebba 0b04 	subs.w	fp, sl, r4
 8009670:	d00b      	beq.n	800968a <_svfiprintf_r+0x7a>
 8009672:	465b      	mov	r3, fp
 8009674:	4622      	mov	r2, r4
 8009676:	4629      	mov	r1, r5
 8009678:	4638      	mov	r0, r7
 800967a:	f7ff ff6f 	bl	800955c <__ssputs_r>
 800967e:	3001      	adds	r0, #1
 8009680:	f000 80a9 	beq.w	80097d6 <_svfiprintf_r+0x1c6>
 8009684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009686:	445a      	add	r2, fp
 8009688:	9209      	str	r2, [sp, #36]	; 0x24
 800968a:	f89a 3000 	ldrb.w	r3, [sl]
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 80a1 	beq.w	80097d6 <_svfiprintf_r+0x1c6>
 8009694:	2300      	movs	r3, #0
 8009696:	f04f 32ff 	mov.w	r2, #4294967295
 800969a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800969e:	f10a 0a01 	add.w	sl, sl, #1
 80096a2:	9304      	str	r3, [sp, #16]
 80096a4:	9307      	str	r3, [sp, #28]
 80096a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096aa:	931a      	str	r3, [sp, #104]	; 0x68
 80096ac:	4654      	mov	r4, sl
 80096ae:	2205      	movs	r2, #5
 80096b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b4:	4850      	ldr	r0, [pc, #320]	; (80097f8 <_svfiprintf_r+0x1e8>)
 80096b6:	f7f6 fdfb 	bl	80002b0 <memchr>
 80096ba:	9a04      	ldr	r2, [sp, #16]
 80096bc:	b9d8      	cbnz	r0, 80096f6 <_svfiprintf_r+0xe6>
 80096be:	06d0      	lsls	r0, r2, #27
 80096c0:	bf44      	itt	mi
 80096c2:	2320      	movmi	r3, #32
 80096c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096c8:	0711      	lsls	r1, r2, #28
 80096ca:	bf44      	itt	mi
 80096cc:	232b      	movmi	r3, #43	; 0x2b
 80096ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096d2:	f89a 3000 	ldrb.w	r3, [sl]
 80096d6:	2b2a      	cmp	r3, #42	; 0x2a
 80096d8:	d015      	beq.n	8009706 <_svfiprintf_r+0xf6>
 80096da:	9a07      	ldr	r2, [sp, #28]
 80096dc:	4654      	mov	r4, sl
 80096de:	2000      	movs	r0, #0
 80096e0:	f04f 0c0a 	mov.w	ip, #10
 80096e4:	4621      	mov	r1, r4
 80096e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ea:	3b30      	subs	r3, #48	; 0x30
 80096ec:	2b09      	cmp	r3, #9
 80096ee:	d94d      	bls.n	800978c <_svfiprintf_r+0x17c>
 80096f0:	b1b0      	cbz	r0, 8009720 <_svfiprintf_r+0x110>
 80096f2:	9207      	str	r2, [sp, #28]
 80096f4:	e014      	b.n	8009720 <_svfiprintf_r+0x110>
 80096f6:	eba0 0308 	sub.w	r3, r0, r8
 80096fa:	fa09 f303 	lsl.w	r3, r9, r3
 80096fe:	4313      	orrs	r3, r2
 8009700:	9304      	str	r3, [sp, #16]
 8009702:	46a2      	mov	sl, r4
 8009704:	e7d2      	b.n	80096ac <_svfiprintf_r+0x9c>
 8009706:	9b03      	ldr	r3, [sp, #12]
 8009708:	1d19      	adds	r1, r3, #4
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	9103      	str	r1, [sp, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	bfbb      	ittet	lt
 8009712:	425b      	neglt	r3, r3
 8009714:	f042 0202 	orrlt.w	r2, r2, #2
 8009718:	9307      	strge	r3, [sp, #28]
 800971a:	9307      	strlt	r3, [sp, #28]
 800971c:	bfb8      	it	lt
 800971e:	9204      	strlt	r2, [sp, #16]
 8009720:	7823      	ldrb	r3, [r4, #0]
 8009722:	2b2e      	cmp	r3, #46	; 0x2e
 8009724:	d10c      	bne.n	8009740 <_svfiprintf_r+0x130>
 8009726:	7863      	ldrb	r3, [r4, #1]
 8009728:	2b2a      	cmp	r3, #42	; 0x2a
 800972a:	d134      	bne.n	8009796 <_svfiprintf_r+0x186>
 800972c:	9b03      	ldr	r3, [sp, #12]
 800972e:	1d1a      	adds	r2, r3, #4
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	9203      	str	r2, [sp, #12]
 8009734:	2b00      	cmp	r3, #0
 8009736:	bfb8      	it	lt
 8009738:	f04f 33ff 	movlt.w	r3, #4294967295
 800973c:	3402      	adds	r4, #2
 800973e:	9305      	str	r3, [sp, #20]
 8009740:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009808 <_svfiprintf_r+0x1f8>
 8009744:	7821      	ldrb	r1, [r4, #0]
 8009746:	2203      	movs	r2, #3
 8009748:	4650      	mov	r0, sl
 800974a:	f7f6 fdb1 	bl	80002b0 <memchr>
 800974e:	b138      	cbz	r0, 8009760 <_svfiprintf_r+0x150>
 8009750:	9b04      	ldr	r3, [sp, #16]
 8009752:	eba0 000a 	sub.w	r0, r0, sl
 8009756:	2240      	movs	r2, #64	; 0x40
 8009758:	4082      	lsls	r2, r0
 800975a:	4313      	orrs	r3, r2
 800975c:	3401      	adds	r4, #1
 800975e:	9304      	str	r3, [sp, #16]
 8009760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009764:	4825      	ldr	r0, [pc, #148]	; (80097fc <_svfiprintf_r+0x1ec>)
 8009766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800976a:	2206      	movs	r2, #6
 800976c:	f7f6 fda0 	bl	80002b0 <memchr>
 8009770:	2800      	cmp	r0, #0
 8009772:	d038      	beq.n	80097e6 <_svfiprintf_r+0x1d6>
 8009774:	4b22      	ldr	r3, [pc, #136]	; (8009800 <_svfiprintf_r+0x1f0>)
 8009776:	bb1b      	cbnz	r3, 80097c0 <_svfiprintf_r+0x1b0>
 8009778:	9b03      	ldr	r3, [sp, #12]
 800977a:	3307      	adds	r3, #7
 800977c:	f023 0307 	bic.w	r3, r3, #7
 8009780:	3308      	adds	r3, #8
 8009782:	9303      	str	r3, [sp, #12]
 8009784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009786:	4433      	add	r3, r6
 8009788:	9309      	str	r3, [sp, #36]	; 0x24
 800978a:	e768      	b.n	800965e <_svfiprintf_r+0x4e>
 800978c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009790:	460c      	mov	r4, r1
 8009792:	2001      	movs	r0, #1
 8009794:	e7a6      	b.n	80096e4 <_svfiprintf_r+0xd4>
 8009796:	2300      	movs	r3, #0
 8009798:	3401      	adds	r4, #1
 800979a:	9305      	str	r3, [sp, #20]
 800979c:	4619      	mov	r1, r3
 800979e:	f04f 0c0a 	mov.w	ip, #10
 80097a2:	4620      	mov	r0, r4
 80097a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097a8:	3a30      	subs	r2, #48	; 0x30
 80097aa:	2a09      	cmp	r2, #9
 80097ac:	d903      	bls.n	80097b6 <_svfiprintf_r+0x1a6>
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d0c6      	beq.n	8009740 <_svfiprintf_r+0x130>
 80097b2:	9105      	str	r1, [sp, #20]
 80097b4:	e7c4      	b.n	8009740 <_svfiprintf_r+0x130>
 80097b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80097ba:	4604      	mov	r4, r0
 80097bc:	2301      	movs	r3, #1
 80097be:	e7f0      	b.n	80097a2 <_svfiprintf_r+0x192>
 80097c0:	ab03      	add	r3, sp, #12
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	462a      	mov	r2, r5
 80097c6:	4b0f      	ldr	r3, [pc, #60]	; (8009804 <_svfiprintf_r+0x1f4>)
 80097c8:	a904      	add	r1, sp, #16
 80097ca:	4638      	mov	r0, r7
 80097cc:	f3af 8000 	nop.w
 80097d0:	1c42      	adds	r2, r0, #1
 80097d2:	4606      	mov	r6, r0
 80097d4:	d1d6      	bne.n	8009784 <_svfiprintf_r+0x174>
 80097d6:	89ab      	ldrh	r3, [r5, #12]
 80097d8:	065b      	lsls	r3, r3, #25
 80097da:	f53f af2d 	bmi.w	8009638 <_svfiprintf_r+0x28>
 80097de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097e0:	b01d      	add	sp, #116	; 0x74
 80097e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e6:	ab03      	add	r3, sp, #12
 80097e8:	9300      	str	r3, [sp, #0]
 80097ea:	462a      	mov	r2, r5
 80097ec:	4b05      	ldr	r3, [pc, #20]	; (8009804 <_svfiprintf_r+0x1f4>)
 80097ee:	a904      	add	r1, sp, #16
 80097f0:	4638      	mov	r0, r7
 80097f2:	f000 f879 	bl	80098e8 <_printf_i>
 80097f6:	e7eb      	b.n	80097d0 <_svfiprintf_r+0x1c0>
 80097f8:	08020d24 	.word	0x08020d24
 80097fc:	08020d2e 	.word	0x08020d2e
 8009800:	00000000 	.word	0x00000000
 8009804:	0800955d 	.word	0x0800955d
 8009808:	08020d2a 	.word	0x08020d2a

0800980c <_printf_common>:
 800980c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009810:	4616      	mov	r6, r2
 8009812:	4699      	mov	r9, r3
 8009814:	688a      	ldr	r2, [r1, #8]
 8009816:	690b      	ldr	r3, [r1, #16]
 8009818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800981c:	4293      	cmp	r3, r2
 800981e:	bfb8      	it	lt
 8009820:	4613      	movlt	r3, r2
 8009822:	6033      	str	r3, [r6, #0]
 8009824:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009828:	4607      	mov	r7, r0
 800982a:	460c      	mov	r4, r1
 800982c:	b10a      	cbz	r2, 8009832 <_printf_common+0x26>
 800982e:	3301      	adds	r3, #1
 8009830:	6033      	str	r3, [r6, #0]
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	0699      	lsls	r1, r3, #26
 8009836:	bf42      	ittt	mi
 8009838:	6833      	ldrmi	r3, [r6, #0]
 800983a:	3302      	addmi	r3, #2
 800983c:	6033      	strmi	r3, [r6, #0]
 800983e:	6825      	ldr	r5, [r4, #0]
 8009840:	f015 0506 	ands.w	r5, r5, #6
 8009844:	d106      	bne.n	8009854 <_printf_common+0x48>
 8009846:	f104 0a19 	add.w	sl, r4, #25
 800984a:	68e3      	ldr	r3, [r4, #12]
 800984c:	6832      	ldr	r2, [r6, #0]
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	42ab      	cmp	r3, r5
 8009852:	dc26      	bgt.n	80098a2 <_printf_common+0x96>
 8009854:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009858:	1e13      	subs	r3, r2, #0
 800985a:	6822      	ldr	r2, [r4, #0]
 800985c:	bf18      	it	ne
 800985e:	2301      	movne	r3, #1
 8009860:	0692      	lsls	r2, r2, #26
 8009862:	d42b      	bmi.n	80098bc <_printf_common+0xb0>
 8009864:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009868:	4649      	mov	r1, r9
 800986a:	4638      	mov	r0, r7
 800986c:	47c0      	blx	r8
 800986e:	3001      	adds	r0, #1
 8009870:	d01e      	beq.n	80098b0 <_printf_common+0xa4>
 8009872:	6823      	ldr	r3, [r4, #0]
 8009874:	6922      	ldr	r2, [r4, #16]
 8009876:	f003 0306 	and.w	r3, r3, #6
 800987a:	2b04      	cmp	r3, #4
 800987c:	bf02      	ittt	eq
 800987e:	68e5      	ldreq	r5, [r4, #12]
 8009880:	6833      	ldreq	r3, [r6, #0]
 8009882:	1aed      	subeq	r5, r5, r3
 8009884:	68a3      	ldr	r3, [r4, #8]
 8009886:	bf0c      	ite	eq
 8009888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800988c:	2500      	movne	r5, #0
 800988e:	4293      	cmp	r3, r2
 8009890:	bfc4      	itt	gt
 8009892:	1a9b      	subgt	r3, r3, r2
 8009894:	18ed      	addgt	r5, r5, r3
 8009896:	2600      	movs	r6, #0
 8009898:	341a      	adds	r4, #26
 800989a:	42b5      	cmp	r5, r6
 800989c:	d11a      	bne.n	80098d4 <_printf_common+0xc8>
 800989e:	2000      	movs	r0, #0
 80098a0:	e008      	b.n	80098b4 <_printf_common+0xa8>
 80098a2:	2301      	movs	r3, #1
 80098a4:	4652      	mov	r2, sl
 80098a6:	4649      	mov	r1, r9
 80098a8:	4638      	mov	r0, r7
 80098aa:	47c0      	blx	r8
 80098ac:	3001      	adds	r0, #1
 80098ae:	d103      	bne.n	80098b8 <_printf_common+0xac>
 80098b0:	f04f 30ff 	mov.w	r0, #4294967295
 80098b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098b8:	3501      	adds	r5, #1
 80098ba:	e7c6      	b.n	800984a <_printf_common+0x3e>
 80098bc:	18e1      	adds	r1, r4, r3
 80098be:	1c5a      	adds	r2, r3, #1
 80098c0:	2030      	movs	r0, #48	; 0x30
 80098c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80098c6:	4422      	add	r2, r4
 80098c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80098cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80098d0:	3302      	adds	r3, #2
 80098d2:	e7c7      	b.n	8009864 <_printf_common+0x58>
 80098d4:	2301      	movs	r3, #1
 80098d6:	4622      	mov	r2, r4
 80098d8:	4649      	mov	r1, r9
 80098da:	4638      	mov	r0, r7
 80098dc:	47c0      	blx	r8
 80098de:	3001      	adds	r0, #1
 80098e0:	d0e6      	beq.n	80098b0 <_printf_common+0xa4>
 80098e2:	3601      	adds	r6, #1
 80098e4:	e7d9      	b.n	800989a <_printf_common+0x8e>
	...

080098e8 <_printf_i>:
 80098e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098ec:	7e0f      	ldrb	r7, [r1, #24]
 80098ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80098f0:	2f78      	cmp	r7, #120	; 0x78
 80098f2:	4691      	mov	r9, r2
 80098f4:	4680      	mov	r8, r0
 80098f6:	460c      	mov	r4, r1
 80098f8:	469a      	mov	sl, r3
 80098fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80098fe:	d807      	bhi.n	8009910 <_printf_i+0x28>
 8009900:	2f62      	cmp	r7, #98	; 0x62
 8009902:	d80a      	bhi.n	800991a <_printf_i+0x32>
 8009904:	2f00      	cmp	r7, #0
 8009906:	f000 80d4 	beq.w	8009ab2 <_printf_i+0x1ca>
 800990a:	2f58      	cmp	r7, #88	; 0x58
 800990c:	f000 80c0 	beq.w	8009a90 <_printf_i+0x1a8>
 8009910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009914:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009918:	e03a      	b.n	8009990 <_printf_i+0xa8>
 800991a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800991e:	2b15      	cmp	r3, #21
 8009920:	d8f6      	bhi.n	8009910 <_printf_i+0x28>
 8009922:	a101      	add	r1, pc, #4	; (adr r1, 8009928 <_printf_i+0x40>)
 8009924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009928:	08009981 	.word	0x08009981
 800992c:	08009995 	.word	0x08009995
 8009930:	08009911 	.word	0x08009911
 8009934:	08009911 	.word	0x08009911
 8009938:	08009911 	.word	0x08009911
 800993c:	08009911 	.word	0x08009911
 8009940:	08009995 	.word	0x08009995
 8009944:	08009911 	.word	0x08009911
 8009948:	08009911 	.word	0x08009911
 800994c:	08009911 	.word	0x08009911
 8009950:	08009911 	.word	0x08009911
 8009954:	08009a99 	.word	0x08009a99
 8009958:	080099c1 	.word	0x080099c1
 800995c:	08009a53 	.word	0x08009a53
 8009960:	08009911 	.word	0x08009911
 8009964:	08009911 	.word	0x08009911
 8009968:	08009abb 	.word	0x08009abb
 800996c:	08009911 	.word	0x08009911
 8009970:	080099c1 	.word	0x080099c1
 8009974:	08009911 	.word	0x08009911
 8009978:	08009911 	.word	0x08009911
 800997c:	08009a5b 	.word	0x08009a5b
 8009980:	682b      	ldr	r3, [r5, #0]
 8009982:	1d1a      	adds	r2, r3, #4
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	602a      	str	r2, [r5, #0]
 8009988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800998c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009990:	2301      	movs	r3, #1
 8009992:	e09f      	b.n	8009ad4 <_printf_i+0x1ec>
 8009994:	6820      	ldr	r0, [r4, #0]
 8009996:	682b      	ldr	r3, [r5, #0]
 8009998:	0607      	lsls	r7, r0, #24
 800999a:	f103 0104 	add.w	r1, r3, #4
 800999e:	6029      	str	r1, [r5, #0]
 80099a0:	d501      	bpl.n	80099a6 <_printf_i+0xbe>
 80099a2:	681e      	ldr	r6, [r3, #0]
 80099a4:	e003      	b.n	80099ae <_printf_i+0xc6>
 80099a6:	0646      	lsls	r6, r0, #25
 80099a8:	d5fb      	bpl.n	80099a2 <_printf_i+0xba>
 80099aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80099ae:	2e00      	cmp	r6, #0
 80099b0:	da03      	bge.n	80099ba <_printf_i+0xd2>
 80099b2:	232d      	movs	r3, #45	; 0x2d
 80099b4:	4276      	negs	r6, r6
 80099b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099ba:	485a      	ldr	r0, [pc, #360]	; (8009b24 <_printf_i+0x23c>)
 80099bc:	230a      	movs	r3, #10
 80099be:	e012      	b.n	80099e6 <_printf_i+0xfe>
 80099c0:	682b      	ldr	r3, [r5, #0]
 80099c2:	6820      	ldr	r0, [r4, #0]
 80099c4:	1d19      	adds	r1, r3, #4
 80099c6:	6029      	str	r1, [r5, #0]
 80099c8:	0605      	lsls	r5, r0, #24
 80099ca:	d501      	bpl.n	80099d0 <_printf_i+0xe8>
 80099cc:	681e      	ldr	r6, [r3, #0]
 80099ce:	e002      	b.n	80099d6 <_printf_i+0xee>
 80099d0:	0641      	lsls	r1, r0, #25
 80099d2:	d5fb      	bpl.n	80099cc <_printf_i+0xe4>
 80099d4:	881e      	ldrh	r6, [r3, #0]
 80099d6:	4853      	ldr	r0, [pc, #332]	; (8009b24 <_printf_i+0x23c>)
 80099d8:	2f6f      	cmp	r7, #111	; 0x6f
 80099da:	bf0c      	ite	eq
 80099dc:	2308      	moveq	r3, #8
 80099de:	230a      	movne	r3, #10
 80099e0:	2100      	movs	r1, #0
 80099e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80099e6:	6865      	ldr	r5, [r4, #4]
 80099e8:	60a5      	str	r5, [r4, #8]
 80099ea:	2d00      	cmp	r5, #0
 80099ec:	bfa2      	ittt	ge
 80099ee:	6821      	ldrge	r1, [r4, #0]
 80099f0:	f021 0104 	bicge.w	r1, r1, #4
 80099f4:	6021      	strge	r1, [r4, #0]
 80099f6:	b90e      	cbnz	r6, 80099fc <_printf_i+0x114>
 80099f8:	2d00      	cmp	r5, #0
 80099fa:	d04b      	beq.n	8009a94 <_printf_i+0x1ac>
 80099fc:	4615      	mov	r5, r2
 80099fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8009a02:	fb03 6711 	mls	r7, r3, r1, r6
 8009a06:	5dc7      	ldrb	r7, [r0, r7]
 8009a08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009a0c:	4637      	mov	r7, r6
 8009a0e:	42bb      	cmp	r3, r7
 8009a10:	460e      	mov	r6, r1
 8009a12:	d9f4      	bls.n	80099fe <_printf_i+0x116>
 8009a14:	2b08      	cmp	r3, #8
 8009a16:	d10b      	bne.n	8009a30 <_printf_i+0x148>
 8009a18:	6823      	ldr	r3, [r4, #0]
 8009a1a:	07de      	lsls	r6, r3, #31
 8009a1c:	d508      	bpl.n	8009a30 <_printf_i+0x148>
 8009a1e:	6923      	ldr	r3, [r4, #16]
 8009a20:	6861      	ldr	r1, [r4, #4]
 8009a22:	4299      	cmp	r1, r3
 8009a24:	bfde      	ittt	le
 8009a26:	2330      	movle	r3, #48	; 0x30
 8009a28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009a2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009a30:	1b52      	subs	r2, r2, r5
 8009a32:	6122      	str	r2, [r4, #16]
 8009a34:	f8cd a000 	str.w	sl, [sp]
 8009a38:	464b      	mov	r3, r9
 8009a3a:	aa03      	add	r2, sp, #12
 8009a3c:	4621      	mov	r1, r4
 8009a3e:	4640      	mov	r0, r8
 8009a40:	f7ff fee4 	bl	800980c <_printf_common>
 8009a44:	3001      	adds	r0, #1
 8009a46:	d14a      	bne.n	8009ade <_printf_i+0x1f6>
 8009a48:	f04f 30ff 	mov.w	r0, #4294967295
 8009a4c:	b004      	add	sp, #16
 8009a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a52:	6823      	ldr	r3, [r4, #0]
 8009a54:	f043 0320 	orr.w	r3, r3, #32
 8009a58:	6023      	str	r3, [r4, #0]
 8009a5a:	4833      	ldr	r0, [pc, #204]	; (8009b28 <_printf_i+0x240>)
 8009a5c:	2778      	movs	r7, #120	; 0x78
 8009a5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009a62:	6823      	ldr	r3, [r4, #0]
 8009a64:	6829      	ldr	r1, [r5, #0]
 8009a66:	061f      	lsls	r7, r3, #24
 8009a68:	f851 6b04 	ldr.w	r6, [r1], #4
 8009a6c:	d402      	bmi.n	8009a74 <_printf_i+0x18c>
 8009a6e:	065f      	lsls	r7, r3, #25
 8009a70:	bf48      	it	mi
 8009a72:	b2b6      	uxthmi	r6, r6
 8009a74:	07df      	lsls	r7, r3, #31
 8009a76:	bf48      	it	mi
 8009a78:	f043 0320 	orrmi.w	r3, r3, #32
 8009a7c:	6029      	str	r1, [r5, #0]
 8009a7e:	bf48      	it	mi
 8009a80:	6023      	strmi	r3, [r4, #0]
 8009a82:	b91e      	cbnz	r6, 8009a8c <_printf_i+0x1a4>
 8009a84:	6823      	ldr	r3, [r4, #0]
 8009a86:	f023 0320 	bic.w	r3, r3, #32
 8009a8a:	6023      	str	r3, [r4, #0]
 8009a8c:	2310      	movs	r3, #16
 8009a8e:	e7a7      	b.n	80099e0 <_printf_i+0xf8>
 8009a90:	4824      	ldr	r0, [pc, #144]	; (8009b24 <_printf_i+0x23c>)
 8009a92:	e7e4      	b.n	8009a5e <_printf_i+0x176>
 8009a94:	4615      	mov	r5, r2
 8009a96:	e7bd      	b.n	8009a14 <_printf_i+0x12c>
 8009a98:	682b      	ldr	r3, [r5, #0]
 8009a9a:	6826      	ldr	r6, [r4, #0]
 8009a9c:	6961      	ldr	r1, [r4, #20]
 8009a9e:	1d18      	adds	r0, r3, #4
 8009aa0:	6028      	str	r0, [r5, #0]
 8009aa2:	0635      	lsls	r5, r6, #24
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	d501      	bpl.n	8009aac <_printf_i+0x1c4>
 8009aa8:	6019      	str	r1, [r3, #0]
 8009aaa:	e002      	b.n	8009ab2 <_printf_i+0x1ca>
 8009aac:	0670      	lsls	r0, r6, #25
 8009aae:	d5fb      	bpl.n	8009aa8 <_printf_i+0x1c0>
 8009ab0:	8019      	strh	r1, [r3, #0]
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	6123      	str	r3, [r4, #16]
 8009ab6:	4615      	mov	r5, r2
 8009ab8:	e7bc      	b.n	8009a34 <_printf_i+0x14c>
 8009aba:	682b      	ldr	r3, [r5, #0]
 8009abc:	1d1a      	adds	r2, r3, #4
 8009abe:	602a      	str	r2, [r5, #0]
 8009ac0:	681d      	ldr	r5, [r3, #0]
 8009ac2:	6862      	ldr	r2, [r4, #4]
 8009ac4:	2100      	movs	r1, #0
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	f7f6 fbf2 	bl	80002b0 <memchr>
 8009acc:	b108      	cbz	r0, 8009ad2 <_printf_i+0x1ea>
 8009ace:	1b40      	subs	r0, r0, r5
 8009ad0:	6060      	str	r0, [r4, #4]
 8009ad2:	6863      	ldr	r3, [r4, #4]
 8009ad4:	6123      	str	r3, [r4, #16]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009adc:	e7aa      	b.n	8009a34 <_printf_i+0x14c>
 8009ade:	6923      	ldr	r3, [r4, #16]
 8009ae0:	462a      	mov	r2, r5
 8009ae2:	4649      	mov	r1, r9
 8009ae4:	4640      	mov	r0, r8
 8009ae6:	47d0      	blx	sl
 8009ae8:	3001      	adds	r0, #1
 8009aea:	d0ad      	beq.n	8009a48 <_printf_i+0x160>
 8009aec:	6823      	ldr	r3, [r4, #0]
 8009aee:	079b      	lsls	r3, r3, #30
 8009af0:	d413      	bmi.n	8009b1a <_printf_i+0x232>
 8009af2:	68e0      	ldr	r0, [r4, #12]
 8009af4:	9b03      	ldr	r3, [sp, #12]
 8009af6:	4298      	cmp	r0, r3
 8009af8:	bfb8      	it	lt
 8009afa:	4618      	movlt	r0, r3
 8009afc:	e7a6      	b.n	8009a4c <_printf_i+0x164>
 8009afe:	2301      	movs	r3, #1
 8009b00:	4632      	mov	r2, r6
 8009b02:	4649      	mov	r1, r9
 8009b04:	4640      	mov	r0, r8
 8009b06:	47d0      	blx	sl
 8009b08:	3001      	adds	r0, #1
 8009b0a:	d09d      	beq.n	8009a48 <_printf_i+0x160>
 8009b0c:	3501      	adds	r5, #1
 8009b0e:	68e3      	ldr	r3, [r4, #12]
 8009b10:	9903      	ldr	r1, [sp, #12]
 8009b12:	1a5b      	subs	r3, r3, r1
 8009b14:	42ab      	cmp	r3, r5
 8009b16:	dcf2      	bgt.n	8009afe <_printf_i+0x216>
 8009b18:	e7eb      	b.n	8009af2 <_printf_i+0x20a>
 8009b1a:	2500      	movs	r5, #0
 8009b1c:	f104 0619 	add.w	r6, r4, #25
 8009b20:	e7f5      	b.n	8009b0e <_printf_i+0x226>
 8009b22:	bf00      	nop
 8009b24:	08020d35 	.word	0x08020d35
 8009b28:	08020d46 	.word	0x08020d46

08009b2c <memmove>:
 8009b2c:	4288      	cmp	r0, r1
 8009b2e:	b510      	push	{r4, lr}
 8009b30:	eb01 0402 	add.w	r4, r1, r2
 8009b34:	d902      	bls.n	8009b3c <memmove+0x10>
 8009b36:	4284      	cmp	r4, r0
 8009b38:	4623      	mov	r3, r4
 8009b3a:	d807      	bhi.n	8009b4c <memmove+0x20>
 8009b3c:	1e43      	subs	r3, r0, #1
 8009b3e:	42a1      	cmp	r1, r4
 8009b40:	d008      	beq.n	8009b54 <memmove+0x28>
 8009b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b4a:	e7f8      	b.n	8009b3e <memmove+0x12>
 8009b4c:	4402      	add	r2, r0
 8009b4e:	4601      	mov	r1, r0
 8009b50:	428a      	cmp	r2, r1
 8009b52:	d100      	bne.n	8009b56 <memmove+0x2a>
 8009b54:	bd10      	pop	{r4, pc}
 8009b56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b5e:	e7f7      	b.n	8009b50 <memmove+0x24>

08009b60 <_sbrk_r>:
 8009b60:	b538      	push	{r3, r4, r5, lr}
 8009b62:	4d06      	ldr	r5, [pc, #24]	; (8009b7c <_sbrk_r+0x1c>)
 8009b64:	2300      	movs	r3, #0
 8009b66:	4604      	mov	r4, r0
 8009b68:	4608      	mov	r0, r1
 8009b6a:	602b      	str	r3, [r5, #0]
 8009b6c:	f000 f876 	bl	8009c5c <_sbrk>
 8009b70:	1c43      	adds	r3, r0, #1
 8009b72:	d102      	bne.n	8009b7a <_sbrk_r+0x1a>
 8009b74:	682b      	ldr	r3, [r5, #0]
 8009b76:	b103      	cbz	r3, 8009b7a <_sbrk_r+0x1a>
 8009b78:	6023      	str	r3, [r4, #0]
 8009b7a:	bd38      	pop	{r3, r4, r5, pc}
 8009b7c:	20000bf0 	.word	0x20000bf0

08009b80 <memcpy>:
 8009b80:	440a      	add	r2, r1
 8009b82:	4291      	cmp	r1, r2
 8009b84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b88:	d100      	bne.n	8009b8c <memcpy+0xc>
 8009b8a:	4770      	bx	lr
 8009b8c:	b510      	push	{r4, lr}
 8009b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b96:	4291      	cmp	r1, r2
 8009b98:	d1f9      	bne.n	8009b8e <memcpy+0xe>
 8009b9a:	bd10      	pop	{r4, pc}

08009b9c <_realloc_r>:
 8009b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba0:	4680      	mov	r8, r0
 8009ba2:	4614      	mov	r4, r2
 8009ba4:	460e      	mov	r6, r1
 8009ba6:	b921      	cbnz	r1, 8009bb2 <_realloc_r+0x16>
 8009ba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bac:	4611      	mov	r1, r2
 8009bae:	f7ff bc49 	b.w	8009444 <_malloc_r>
 8009bb2:	b92a      	cbnz	r2, 8009bc0 <_realloc_r+0x24>
 8009bb4:	f7ff fbda 	bl	800936c <_free_r>
 8009bb8:	4625      	mov	r5, r4
 8009bba:	4628      	mov	r0, r5
 8009bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bc0:	f000 f81b 	bl	8009bfa <_malloc_usable_size_r>
 8009bc4:	4284      	cmp	r4, r0
 8009bc6:	4607      	mov	r7, r0
 8009bc8:	d802      	bhi.n	8009bd0 <_realloc_r+0x34>
 8009bca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bce:	d812      	bhi.n	8009bf6 <_realloc_r+0x5a>
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	4640      	mov	r0, r8
 8009bd4:	f7ff fc36 	bl	8009444 <_malloc_r>
 8009bd8:	4605      	mov	r5, r0
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	d0ed      	beq.n	8009bba <_realloc_r+0x1e>
 8009bde:	42bc      	cmp	r4, r7
 8009be0:	4622      	mov	r2, r4
 8009be2:	4631      	mov	r1, r6
 8009be4:	bf28      	it	cs
 8009be6:	463a      	movcs	r2, r7
 8009be8:	f7ff ffca 	bl	8009b80 <memcpy>
 8009bec:	4631      	mov	r1, r6
 8009bee:	4640      	mov	r0, r8
 8009bf0:	f7ff fbbc 	bl	800936c <_free_r>
 8009bf4:	e7e1      	b.n	8009bba <_realloc_r+0x1e>
 8009bf6:	4635      	mov	r5, r6
 8009bf8:	e7df      	b.n	8009bba <_realloc_r+0x1e>

08009bfa <_malloc_usable_size_r>:
 8009bfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bfe:	1f18      	subs	r0, r3, #4
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	bfbc      	itt	lt
 8009c04:	580b      	ldrlt	r3, [r1, r0]
 8009c06:	18c0      	addlt	r0, r0, r3
 8009c08:	4770      	bx	lr
	...

08009c0c <sqrtf>:
 8009c0c:	b508      	push	{r3, lr}
 8009c0e:	ed2d 8b02 	vpush	{d8}
 8009c12:	eeb0 8a40 	vmov.f32	s16, s0
 8009c16:	f000 f817 	bl	8009c48 <__ieee754_sqrtf>
 8009c1a:	eeb4 8a48 	vcmp.f32	s16, s16
 8009c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c22:	d60c      	bvs.n	8009c3e <sqrtf+0x32>
 8009c24:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009c44 <sqrtf+0x38>
 8009c28:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c30:	d505      	bpl.n	8009c3e <sqrtf+0x32>
 8009c32:	f000 f80d 	bl	8009c50 <__errno>
 8009c36:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009c3a:	2321      	movs	r3, #33	; 0x21
 8009c3c:	6003      	str	r3, [r0, #0]
 8009c3e:	ecbd 8b02 	vpop	{d8}
 8009c42:	bd08      	pop	{r3, pc}
 8009c44:	00000000 	.word	0x00000000

08009c48 <__ieee754_sqrtf>:
 8009c48:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009c4c:	4770      	bx	lr
	...

08009c50 <__errno>:
 8009c50:	4b01      	ldr	r3, [pc, #4]	; (8009c58 <__errno+0x8>)
 8009c52:	6818      	ldr	r0, [r3, #0]
 8009c54:	4770      	bx	lr
 8009c56:	bf00      	nop
 8009c58:	200003c4 	.word	0x200003c4

08009c5c <_sbrk>:
 8009c5c:	4a04      	ldr	r2, [pc, #16]	; (8009c70 <_sbrk+0x14>)
 8009c5e:	6811      	ldr	r1, [r2, #0]
 8009c60:	4603      	mov	r3, r0
 8009c62:	b909      	cbnz	r1, 8009c68 <_sbrk+0xc>
 8009c64:	4903      	ldr	r1, [pc, #12]	; (8009c74 <_sbrk+0x18>)
 8009c66:	6011      	str	r1, [r2, #0]
 8009c68:	6810      	ldr	r0, [r2, #0]
 8009c6a:	4403      	add	r3, r0
 8009c6c:	6013      	str	r3, [r2, #0]
 8009c6e:	4770      	bx	lr
 8009c70:	20000c00 	.word	0x20000c00
 8009c74:	20000c08 	.word	0x20000c08

08009c78 <_init>:
 8009c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7a:	bf00      	nop
 8009c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7e:	bc08      	pop	{r3}
 8009c80:	469e      	mov	lr, r3
 8009c82:	4770      	bx	lr

08009c84 <_fini>:
 8009c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c86:	bf00      	nop
 8009c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8a:	bc08      	pop	{r3}
 8009c8c:	469e      	mov	lr, r3
 8009c8e:	4770      	bx	lr
