
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004341                       # Number of seconds simulated
sim_ticks                                  4341085000                       # Number of ticks simulated
final_tick                                 4341085000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176038                       # Simulator instruction rate (inst/s)
host_op_rate                                   176152                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23870915                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                   181.86                       # Real time elapsed on the host
sim_insts                                    32013761                       # Number of instructions simulated
sim_ops                                      32034418                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         343808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          66432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            5372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6951                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           7725258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          79198634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            250629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          15303087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102477606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      7725258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       250629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7975886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          7725258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         79198634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           250629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         15303087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102477606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 444864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  444864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4341041500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.920552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.424415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.456047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          155     10.18%     10.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1027     67.43%     77.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      2.17%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      1.18%     80.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      0.66%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.85%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.53%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.59%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250     16.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1523                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     44837750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175169000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6450.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25200.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       102.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     624520.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6184080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3374250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28797600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            283267920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2258437185                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            621235500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3201296535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.101912                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1019237500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     144820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3173244000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5269320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2875125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24967800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            283267920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2275688520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            606102750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3198171435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.381378                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    995695000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     144820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3198504500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                1138705                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1136352                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             9461                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1136252                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1132742                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.691090                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    800                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  35                       # Number of system calls
system.cpu0.numCycles                         8682171                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2249830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      16832680                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1138705                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1133542                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      6380823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  19019                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  2232349                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 3642                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           8640166                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.949982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.887646                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 5379369     62.26%     62.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  299153      3.46%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  327484      3.79%     69.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  303429      3.51%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  313933      3.63%     76.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  318345      3.68%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  323500      3.74%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  804325      9.31%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  570628      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8640166                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.131154                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.938764                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  758598                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              5782442                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   150131                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1939798                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  9197                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1088                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  324                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              16557190                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1192                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  9197                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1385073                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 447753                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8773                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1459043                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              5330327                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              16510872                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               4888092                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  4915                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                257534                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           21796512                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             81401354                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        27439729                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             21383857                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  412655                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               134                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           134                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9592279                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4310279                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              95925                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            17107                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             426                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  16466491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 16770405                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            33360                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         279775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1296129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            86                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      8640166                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.940982                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.328316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             225751      2.61%      2.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              58425      0.68%      3.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8355990     96.71%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8640166                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              8699277     51.87%     51.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3178785     18.95%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4797938     28.61%     99.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              94402      0.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              16770405                       # Type of FU issued
system.cpu0.iq.rate                          1.931591                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          42214280                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16746550                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16203768                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              16770377                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             126                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        79607                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1872                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       557014                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  9197                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  35644                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  646                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           16466774                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1122                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4310279                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               95925                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               124                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    91                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   86                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            36                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8637                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          548                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9185                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             16764011                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4792219                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             6394                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4886507                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1094248                       # Number of branches executed
system.cpu0.iew.exec_stores                     94288                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.930855                       # Inst execution rate
system.cpu0.iew.wb_sent                      16204657                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     16203796                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 14986514                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 24790131                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.866330                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.604535                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         279785                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             9149                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      8600860                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.882020                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.478537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      3160685     36.75%     36.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2269510     26.39%     63.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1031368     11.99%     75.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       871711     10.14%     85.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         8314      0.10%     85.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       210681      2.45%     87.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        43481      0.51%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       148814      1.73%     90.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       856296      9.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      8600860                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            16174992                       # Number of instructions committed
system.cpu0.commit.committedOps              16186992                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4324725                       # Number of memory references committed
system.cpu0.commit.loads                      4230672                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                   1093584                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15093912                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 291                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8683742     53.65%     53.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        3178522     19.64%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4230672     26.14%     99.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         94053      0.58%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16186992                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               856296                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    24211080                       # The number of ROB reads
system.cpu0.rob.rob_writes                   32972870                       # The number of ROB writes
system.cpu0.timesIdled                            419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   16174992                       # Number of Instructions Simulated
system.cpu0.committedOps                     16186992                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.536765                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.536765                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.863012                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.863012                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                27552234                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14971904                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 62990537                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6429856                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4336939                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements          1073568                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1014.207339                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2106083                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1074591                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.959893                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         72457250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1014.207339                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.990437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9743090                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9743090                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2095440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2095440                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10524                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10524                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           54                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2105964                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2105964                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2105967                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2105967                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2144756                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2144756                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        83415                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        83415                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2228171                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2228171                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2228171                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2228171                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  26757928644                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26757928644                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4791955398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4791955398                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  31549884042                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31549884042                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  31549884042                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31549884042                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4240196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4240196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        93939                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93939                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4334135                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4334135                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4334138                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4334138                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.505815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.505815                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.887970                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.887970                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.514098                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.514098                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.514098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.514098                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 12475.977987                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12475.977987                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57447.166553                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57447.166553                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        49625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        49625                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 14159.543429                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14159.543429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14159.543429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14159.543429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1064351                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           481818                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.209031                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       695603                       # number of writebacks
system.cpu0.dcache.writebacks::total           695603                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      1082599                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1082599                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        70974                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        70974                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1153573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1153573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1153573                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1153573                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1062157                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1062157                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12441                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12441                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1074598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1074598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1074598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1074598                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  11855547120                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11855547120                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    481693714                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    481693714                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12337240834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12337240834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12337240834                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12337240834                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.132437                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132437                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.247938                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.247938                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.247938                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.247938                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11161.765276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11161.765276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 38718.247247                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38718.247247                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        47875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 11480.796385                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11480.796385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 11480.796385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11480.796385                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              249                       # number of replacements
system.cpu0.icache.tags.tagsinuse          353.112189                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2231544                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3547.764706                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   353.112189                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.689672                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.689672                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4465327                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4465327                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2231544                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2231544                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2231544                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2231544                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2231544                       # number of overall hits
system.cpu0.icache.overall_hits::total        2231544                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          805                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          805                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          805                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           805                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          805                       # number of overall misses
system.cpu0.icache.overall_misses::total          805                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52716746                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52716746                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52716746                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52716746                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52716746                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52716746                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2232349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2232349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2232349                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2232349                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2232349                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2232349                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65486.640994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65486.640994                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65486.640994                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65486.640994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65486.640994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65486.640994                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          174                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          174                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          174                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          631                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          631                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          631                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42129004                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42129004                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42129004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42129004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42129004                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42129004                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000283                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000283                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000283                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 66765.458003                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66765.458003                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 66765.458003                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66765.458003                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 66765.458003                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66765.458003                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                1099690                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1099292                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8372                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1099417                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1097729                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.846464                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    164                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         8281029                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2199250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16474178                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1099690                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1097893                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      6071636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  16789                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  2194826                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2997                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           8279288                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.990965                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.906541                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5094550     61.53%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  298022      3.60%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  306409      3.70%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  304213      3.67%     72.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  294389      3.56%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  319311      3.86%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  304319      3.68%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  804331      9.71%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  553744      6.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             8279288                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.132796                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.989388                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  723346                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              5510960                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   103700                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1932917                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8365                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 189                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              16206017                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  8365                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1347947                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 444170                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1886                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1407275                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              5069645                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              16160704                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               4871901                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  7801                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands           21486114                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             79731619                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26893988                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             21082153                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  403958                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                51                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            58                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9546036                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4309107                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              25488                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            16720                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  16122036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 73                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 16421179                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            31575                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         274683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1294915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            34                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      8279288                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.983405                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.160852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              39548      0.48%      0.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              58301      0.70%      1.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8181439     98.82%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        8279288                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8460288     51.52%     51.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3145732     19.16%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4789988     29.17%     99.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25171      0.15%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              16421179                       # Type of FU issued
system.cpu1.iq.rate                          1.982988                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          41153221                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16396803                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15861002                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              16421179                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              68                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        80165                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          339                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       550532                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8365                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  36584                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  638                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           16122112                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4309107                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               25488                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   187                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8270                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                8348                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             16415446                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4784275                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5733                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4809442                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1059519                       # Number of branches executed
system.cpu1.iew.exec_stores                     25167                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.982295                       # Inst execution rate
system.cpu1.iew.wb_sent                      15861774                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15861002                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14764048                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 24324838                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.915342                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.606954                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         274681                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8343                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      8241240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.922942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.502739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2923197     35.47%     35.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2255025     27.36%     62.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       959103     11.64%     74.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       867468     10.53%     85.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         8626      0.10%     85.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       206014      2.50%     87.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        10145      0.12%     87.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       146949      1.78%     89.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       864713     10.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      8241240                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15838769                       # Number of instructions committed
system.cpu1.commit.committedOps              15847426                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4254091                       # Number of memory references committed
system.cpu1.commit.loads                      4228942                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                   1059485                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14788022                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8447604     53.31%     53.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        3145731     19.85%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4228942     26.69%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         25149      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15847426                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               864713                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    23498452                       # The number of ROB reads
system.cpu1.rob.rob_writes                   32282267                       # The number of ROB writes
system.cpu1.timesIdled                             35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      401141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15838769                       # Number of Instructions Simulated
system.cpu1.committedOps                     15847426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.522833                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.522833                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.912657                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.912657                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                27013352                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14765253                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 61938144                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6331419                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                4276643                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements          1068542                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          969.398807                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2104015                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1069566                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.967167                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        263079000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   969.398807                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.946679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9595562                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9595562                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2095261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2095261                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         8743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8743                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2104004                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2104004                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2104006                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2104006                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      2142585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2142585                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16399                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      2158984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2158984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2158985                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2158985                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  26521362502                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26521362502                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    360980551                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    360980551                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        21000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  26882343053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26882343053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  26882343053                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26882343053                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4237846                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4237846                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        25142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        25142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4262988                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4262988                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4262991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4262991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.505583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.505583                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.652255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.652255                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.506449                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.506449                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.506448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.506448                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12378.207867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12378.207867                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22012.351424                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22012.351424                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 12451.385954                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12451.385954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 12451.380187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12451.380187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1019203                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           452787                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.250955                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       401138                       # number of writebacks
system.cpu1.dcache.writebacks::total           401138                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      1081217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1081217                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         8200                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8200                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      1089417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1089417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      1089417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1089417                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1061368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1061368                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8199                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8199                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1069567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1069567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1069568                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1069568                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  11727302242                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11727302242                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    171593720                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    171593720                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  11898895962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11898895962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  11898907462                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11898907462                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.250450                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.250450                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.326108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.326108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250896                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250896                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250896                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250896                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11049.232916                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11049.232916                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 20928.615685                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20928.615685                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11124.965488                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11124.965488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11124.965839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11124.965839                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           41.010832                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2194761                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         43034.529412                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    41.010832                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.080099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.080099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4389703                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4389703                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2194761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2194761                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2194761                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2194761                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2194761                       # number of overall hits
system.cpu1.icache.overall_hits::total        2194761                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2728989                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2728989                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2728989                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2728989                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2728989                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2728989                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2194826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2194826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2194826                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2194826                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2194826                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2194826                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 41984.446154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41984.446154                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 41984.446154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41984.446154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 41984.446154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41984.446154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2054008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2054008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2054008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2054008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2054008                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2054008                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 40274.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40274.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 40274.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40274.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 40274.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40274.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5635.232465                       # Cycle average of tags in use
system.l2.tags.total_refs                     2252004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6910                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    325.905065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5031.641277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       476.763455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       104.023308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        15.258881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         7.545544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.153554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.171974                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210876                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18266033                       # Number of tag accesses
system.l2.tags.data_accesses                 18266033                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 103                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              747248                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              414351                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1161729                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1096741                       # number of Writeback hits
system.l2.Writeback_hits::total               1096741                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              7183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              7165                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14348                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               754431                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               421516                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1176077                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 103                       # number of overall hits
system.l2.overall_hits::cpu0.data              754431                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data              421516                       # number of overall hits
system.l2.overall_hits::total                 1176077                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               528                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               139                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                14                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   705                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            5254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6283                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                528                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               5393                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1043                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6988                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               528                       # number of overall misses
system.l2.overall_misses::cpu0.data              5393                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data              1043                       # number of overall misses
system.l2.overall_misses::total                  6988                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40411000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10982750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      1045750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54156500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        94497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    388865249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     83057000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     471922249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    399847999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     84102750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        526078749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40411000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    399847999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1717000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     84102750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       526078749                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          747387                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          414365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1162434                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1096741                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1096741                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         12437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          8194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20631                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              631                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           759824                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           422559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1183065                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             631                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          759824                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          422559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1183065                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.836767                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.470588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000606                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.422449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304542                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.836767                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.007098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.470588                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.002468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005907                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.836767                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.007098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.470588                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.002468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005907                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76535.984848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 79012.589928                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 71541.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 74696.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76817.730496                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 20999.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data        31499                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23624.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74013.180244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 80716.229349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75110.973898                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76535.984848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74142.035787                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 71541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 80635.426654                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75283.163852                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76535.984848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74142.035787                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 71541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 80635.426654                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75283.163852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 35                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  35                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 35                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              670                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         5254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6283                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          5373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         5373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6953                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33720250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8051250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1073000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       593750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43438250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        53503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    323201751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     70198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    393400251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33720250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    331253001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     70792250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    436838501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33720250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    331253001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     70792250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    436838501                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.832013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000576                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.422449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304542                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.832013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.007071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.002456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.832013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.007071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.002456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005877                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64229.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67657.563025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 63117.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 65972.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64833.208955                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17834.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17876                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61515.369433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 68220.116618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62613.441191                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64229.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61651.405360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 63117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 68200.626204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62827.340860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64229.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61651.405360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 63117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 68200.626204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62827.340860                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 669                       # Transaction distribution
system.membus.trans_dist::ReadResp                668                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples              6960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6960                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7886000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36862495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2124215                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2124213                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1096741                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20633                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2530033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1893271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4424666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        40256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     93147328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     52716608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              145907456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          961787                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3241598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3241598    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3241598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2717540998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             62.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1044996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1614524383                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            37.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             81992                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1606630583                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            37.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
