# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CMPE140 Lab3.srcs/sources_1/new/cpu.v" \

sv xil_defaultlib  \
"../../../../CMPE140 Lab3.srcs/sources_1/imports/Lab3/ram.sv" \
"../../../../CMPE140 Lab3.srcs/sources_1/imports/Lab3/rom.sv" \
"../../../../CMPE140 Lab3.srcs/sources_1/imports/Lab3/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
