`begin_keywords "1364-2001"
module Q_FCLK1P ( gClk, toggle );
output wire  gClk ;
input wire  toggle ;
endmodule
`end_keywords
/**portGenericDumpBegin gClk toggle portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
