{
	"identifier": "CVE-2022-34643",
	"description": "RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.",
	"type": "none",
	"severity": "none",
	"state": "published",
	"datetime": "2022-07-18T22:15:13Z",
	"is_edited": false,
	"hardware": [],
	"software": [],
	"products": [
		{
			"name": "spike-risc-v-isa-simulator",
			"version": "any",
			"architecture": "any",
			"vendor": "riscv",
			"type": "software",
			"is_edited": false,
			"aliases": []
		}
	],
	"references": [
		"https://github.com/riscv-software-src/riscv-isa-sim/issues/971"
	],
	"weaknesses": [
		"CWE-755"
	]
}