strict digraph "compose( ,  )" {
	node [label="\N"];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f68d329ee50>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f68d2faad90>",
		fillcolor=firebrick,
		label="28:NS
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f68d2faad90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:IF" -> "28:NS"	[cond="['reset']",
		label=reset,
		lineno=27];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f68d2faae50>",
		fillcolor=firebrick,
		label="31:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f68d2faae50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:IF" -> "31:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=27];
	"Leaf_24:AL"	[def_var="['r_reg']",
		label="Leaf_24:AL"];
	"28:NS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"31:NS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f68d2f26d10>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="19:AS
feedback_value = r_reg[2] ^ r_reg[3] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'r_reg']"];
	"Leaf_24:AL" -> "19:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f68d2ed6750>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="15:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_24:AL" -> "15:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f68d2f31150>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="17:AS
r_next = r_reg && feedback_value || r_reg[4] && r_reg[0] && r_reg[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'feedback_value', 'r_reg', 'r_reg', 'r_reg']"];
	"Leaf_24:AL" -> "17:AS";
	"19:AS" -> "17:AS";
	"24:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f68d2f26290>",
		clk_sens=True,
		fillcolor=gold,
		label="24:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f68d2f26550>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:AL" -> "25:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"17:AS" -> "24:AL";
}
