Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 06333d42cb544972b79f53e7af0b5ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/Sanjai Kumar Agrawal/Desktop/project_3/project_3.srcs/sources_1/new/ALU.vhd:130]
ERROR: [VRFC 10-2666] formal port clock_100mhz has no actual or default value [C:/Users/Sanjai Kumar Agrawal/Desktop/project_3/project_3.srcs/sources_1/new/ALU.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
