--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml IDE_top_level.twx IDE_top_level.ncd -o IDE_top_level.twr
IDE_top_level.pcf -ucf pins.ucf

Design file:              IDE_top_level.ncd
Physical constraint file: IDE_top_level.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CPU_data<0> |    1.717(R)|    0.948(R)|clk_BUFGP         |   0.000|
CPU_data<1> |    1.082(R)|    0.893(R)|clk_BUFGP         |   0.000|
CPU_data<2> |    1.413(R)|    0.657(R)|clk_BUFGP         |   0.000|
CPU_data<3> |    0.867(R)|    0.579(R)|clk_BUFGP         |   0.000|
CS          |    3.176(R)|    0.633(R)|clk_BUFGP         |   0.000|
R           |    3.065(R)|    0.739(R)|clk_BUFGP         |   0.000|
W           |    3.280(R)|    0.351(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
CPU_data<0>   |   11.841(R)|clk_BUFGP         |   0.000|
CPU_data<1>   |   12.154(R)|clk_BUFGP         |   0.000|
CPU_data<2>   |   11.205(R)|clk_BUFGP         |   0.000|
CPU_data<3>   |   10.549(R)|clk_BUFGP         |   0.000|
CS1FX         |    7.613(R)|clk_BUFGP         |   0.000|
CS3FX         |    7.615(R)|clk_BUFGP         |   0.000|
DA<0>         |    7.320(R)|clk_BUFGP         |   0.000|
DA<1>         |    7.977(R)|clk_BUFGP         |   0.000|
DA<2>         |    7.024(R)|clk_BUFGP         |   0.000|
DIOR          |    9.416(R)|clk_BUFGP         |   0.000|
DIOW          |    9.708(R)|clk_BUFGP         |   0.000|
HD_data<0>    |    9.916(R)|clk_BUFGP         |   0.000|
HD_data<1>    |   11.236(R)|clk_BUFGP         |   0.000|
HD_data<2>    |   11.723(R)|clk_BUFGP         |   0.000|
HD_data<3>    |   12.472(R)|clk_BUFGP         |   0.000|
HD_data<4>    |   13.225(R)|clk_BUFGP         |   0.000|
HD_data<5>    |   13.473(R)|clk_BUFGP         |   0.000|
HD_data<6>    |   15.426(R)|clk_BUFGP         |   0.000|
HD_data<7>    |   16.303(R)|clk_BUFGP         |   0.000|
out_enables<0>|    9.020(R)|clk_BUFGP         |   0.000|
out_enables<1>|    8.052(R)|clk_BUFGP         |   0.000|
out_enables<2>|    8.610(R)|clk_BUFGP         |   0.000|
wr_prev<0>    |    7.395(R)|clk_BUFGP         |   0.000|
wr_prev<1>    |    7.314(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.623|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CS             |out_enables<0> |    8.108|
CS             |out_enables<1> |    7.111|
CS             |out_enables<2> |    7.864|
HD_data<0>     |CPU_data<0>    |    7.635|
HD_data<1>     |CPU_data<1>    |    7.579|
HD_data<2>     |CPU_data<2>    |    7.125|
HD_data<3>     |CPU_data<3>    |    7.192|
HD_data<4>     |CPU_data<0>    |    7.508|
HD_data<5>     |CPU_data<1>    |    7.556|
HD_data<6>     |CPU_data<2>    |    7.904|
HD_data<7>     |CPU_data<3>    |    7.072|
W              |DIOW           |    8.000|
---------------+---------------+---------+


Analysis completed Wed Dec 16 20:13:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



