[
 {
  "InstFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/fsm_tb.sv",
  "InstLine" : 4,
  "InstName" : "fsm_tb",
  "ModuleFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/fsm_tb.sv",
  "ModuleLine" : 4,
  "ModuleName" : "fsm_tb",
  "SubInsts" : [
   {
    "InstFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/fsm_tb.sv",
    "InstLine" : 20,
    "InstName" : "fsm",
    "ModuleFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/fsm.sv",
    "ModuleLine" : 4,
    "ModuleName" : "fsm"
   }
  ]
 },
 {
  "InstFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/reset_tb.sv",
  "InstLine" : 1,
  "InstName" : "test_rst",
  "ModuleFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/reset_tb.sv",
  "ModuleLine" : 1,
  "ModuleName" : "test_rst",
  "SubInsts" : [
   {
    "InstFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/reset_tb.sv",
    "InstLine" : 7,
    "InstName" : "reset",
    "ModuleFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/reset.sv",
    "ModuleLine" : 1,
    "ModuleName" : "reset"
   }
  ]
 },
 {
  "InstFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/uart_tx_tb.sv",
  "InstLine" : 1,
  "InstName" : "tb",
  "ModuleFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/uart_tx_tb.sv",
  "ModuleLine" : 1,
  "ModuleName" : "tb",
  "SubInsts" : [
   {
    "InstFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/uart_tx_tb.sv",
    "InstLine" : 11,
    "InstName" : "uart_tx",
    "ModuleFile" : "F:/github/TesterFPGA/TesterFPGA/src/FPGA_tester/src/uart_tx.sv",
    "ModuleLine" : 1,
    "ModuleName" : "uart_tx"
   }
  ]
 }
]