[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"RISCVCPUv2_build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RISCVCPUv2|RISCVCPUv2>io_rvfi_rs1_addr",
    "sources":[
      "~RISCVCPUv2|RISCVCPUv2>io_rvfi_rst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RISCVCPUv2|RISCVCPUv2>io_rvfi_rd_addr",
    "sources":[
      "~RISCVCPUv2|RISCVCPUv2>io_rvfi_rst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RISCVCPUv2|RISCVCPUv2>io_rvfi_rs2_addr",
    "sources":[
      "~RISCVCPUv2|RISCVCPUv2>io_rvfi_rst"
    ]
  }
]