/****************************************************************************
 * Author:				MAHAMMAD HESHMAT									*
 * Creation Data:		28 April, 2024										*
 * Version:				v1.0												*
 * Compiler:			GNU ARM-GCC											*
 * Controller:			STM32F401CCU6										*
 * Layer:				MCAL												*
 ****************************************************************************/

#ifndef		RCC_PRIVATE_H
#define		RCC_PRIVATE_H

/************* RCC register map ***********************************************/

#define 	RCC_BASE_ADDRESS	0x40023800

#define 	RCC_CR					*((volatile u32 *)(RCC_BASE_ADDRESS+0x00))
#define		HSION 	0
#define		HSIRDY 	1
#define		HSEON 	16
#define		HSERDY 	17
#define		PLLON 	24

#define 	RCC_PLLCFGR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x04))
#define		PLLSRC 	22
#define		PLLP0		16
#define		PLLP1		17

#define 	RCC_CFGR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x08))
#define		SW0 		0
#define		SW1 		1
#define		HPRE		4
#define		PPRE1		10
#define		PPRE2		13
#define 	RCC_CIR					*((volatile u32 *)(RCC_BASE_ADDRESS+0x0C))

#define 	RCC_AHB1RSTR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x10))
#define 	RCC_AHB2RSTR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x14))
#define 	RCC_APB1RSTR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x20))
#define 	RCC_APB2RSTR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x24))

#define 	RCC_AHB1ENR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x30))
#define 	RCC_AHB2ENR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x34))
#define 	RCC_APB1ENR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x40))
#define 	RCC_APB2ENR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x44))

#define 	RCC_AHB1LPENR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x50))
#define 	RCC_AHB2LPENR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x54))
#define 	RCC_APB1LPENR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x60))
#define 	RCC_APB2LPENR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x64))

#define 	RCC_BDCR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x70))
#define 	RCC_CSR					*((volatile u32 *)(RCC_BASE_ADDRESS+0x74))
#define 	RCC_SSCGR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x80))
#define 	RCC_PLLI2SCFGR			*((volatile u32 *)(RCC_BASE_ADDRESS+0x84))
#define 	RCC_DCKCFGR				*((volatile u32 *)(RCC_BASE_ADDRESS+0x8C))
/******************************************************************************/ 

#define 	RCC_CLK_HSE 0
#define 	RCC_CLK_HSI 1
#define 	RCC_CLK_PLL 2

#define 	RCC_AHB_DIV_1		0b0000
#define 	RCC_AHB_DIV_2		0b1000
#define 	RCC_AHB_DIV_4		0b1001
#define 	RCC_AHB_DIV_8		0b1010
#define 	RCC_AHB_DIV_16		0b1011
#define 	RCC_AHB_DIV_64		0b1100
#define 	RCC_AHB_DIV_128		0b1101
#define 	RCC_AHB_DIV_256		0b1110
#define 	RCC_AHB_DIV_512		0b1111

#define 	RCC_APB1_DIV_1		0b000
#define 	RCC_APB1_DIV_2		0b100
#define 	RCC_APB1_DIV_4		0b101
#define 	RCC_APB1_DIV_8		0b110
#define 	RCC_APB1_DIV_16		0b111

#define 	RCC_APB2_DIV_1		0b000
#define 	RCC_APB2_DIV_2		0b100
#define 	RCC_APB2_DIV_4		0b101
#define 	RCC_APB2_DIV_8		0b110
#define 	RCC_APB2_DIV_16		0b111

#define 	RCC_AHB_PRESCALLER_MASK		0b1111
#define 	RCC_APB1_PRESCALLER_MASK	0b111
#define 	RCC_APB2_PRESCALLER_MASK	0b111


#define	RCC_PLLP_FACTOR_2		0b00
#define	RCC_PLLP_FACTOR_4		0b01
#define	RCC_PLLP_FACTOR_6		0b10
#define	RCC_PLLP_FACTOR_8		0b11
#define 	RCC_PLLP_FACTOR_MASK	0b11
#define 	RCC_PLLM_FACTOR_MASK	0b111111
#define 	RCC_PLLn_FACTOR_MASK	0b111111111
#define 	RCC_PLLQ_FACTOR_MASK	0b1111
	
#define	AHB1			10
#define	AHB2			11
#define	APB1			12
#define	APB2			13

#define	PLLP0			16
#define 	PLLM0			0
#define 	PLLQ0			24
#define 	PLLN0			6


#endif