$date
	Mon Jan 24 19:03:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module buf_not_gates_tb $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
1!
$end
#1
1"
0!
x%
1$
#2
0"
1!
x%
0$
1#
#3
1"
0!
1$
#4
