Qflow static timing analysis logfile created on Sunday 22 October 2023 12:33:17 PM IST
Running vesta static timing analysis
vesta --long boolean_equation.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "boolean_equation"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 18 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  1

Top 1 maximum delay paths:
Path input pin D to output pin F delay 214.555 ps
      0.0 ps    D:             -> NAND3X1_1/A
     67.8 ps  _1_: NAND3X1_1/Y ->  AND2X2_1/A
    147.7 ps  _2_:  AND2X2_1/Y ->   BUFX2_1/A
    214.6 ps    F:   BUFX2_1/Y -> F

-----------------------------------------

Number of paths analyzed:  1

Top 1 minimum delay paths:
Path input pin A to output pin F delay 185.204 ps
      0.0 ps    A:             -> NAND2X1_1/B
     39.4 ps  _0_: NAND2X1_1/Y ->  AND2X2_1/B
    118.5 ps  _2_:  AND2X2_1/Y ->   BUFX2_1/A
    185.2 ps    F:   BUFX2_1/Y -> F

-----------------------------------------

