Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: MDPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MDPath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MDPath"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : MDPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\Element\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\ALU.vf" into library work
Parsing module <MUX4T1_MUSER_ALU>.
Parsing module <MUX8T1_8_MUSER_ALU>.
Parsing module <MUX8T1_32_MUSER_ALU>.
Parsing module <ALU>.
Analyzing Verilog file "D:\Users\Shana\Desktop\EXP10\MDPath.v" into library work
Parsing module <MDPath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MDPath>.

Elaborating module <REG32>.

Elaborating module <Regs>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX4T1_5>.

Elaborating module <Ext_32>.

Elaborating module <MUX2T1_32>.

Elaborating module <ALU>.

Elaborating module <ADC32>.
WARNING:HDLCompiler:189 - "D:\Users\Shana\Desktop\EXP10\ALU.vf" Line 387: Size mismatch in connection of port <S>. Formal port size is 3233-bit while actual signal size is 33-bit.

Elaborating module <MUX8T1_32_MUSER_ALU>.

Elaborating module <MUX8T1_8_MUSER_ALU>.

Elaborating module <OR2>.

Elaborating module <AND2>.

Elaborating module <MUX4T1_MUSER_ALU>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <and32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <or_bit_32>.

Elaborating module <SignalExt_32>.

Elaborating module <or32>.

Elaborating module <GND>.
WARNING:HDLCompiler:552 - "D:\Users\Shana\Desktop\EXP10\MDPath.v" Line 69: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Users\Shana\Desktop\EXP10\MDPath.v" Line 71: Input port I2[4] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MDPath>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\MDPath.v".
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'WDataMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'WDataMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'WAddrMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'WAddrMUX', is tied to GND.
    Summary:
	no macro.
Unit <MDPath> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 31.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 32.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\MUX4T1_5.v".
    Found 5-bit 3-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\ALU.vf".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\addc_32.v".
WARNING:Xst:653 - Signal <S<3232:33>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 33-bit adder for signal <n0014> created at line 31.
    Found 33-bit adder for signal <S<32:0>> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <MUX8T1_32_MUSER_ALU>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\ALU.vf".
    Summary:
	no macro.
Unit <MUX8T1_32_MUSER_ALU> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_ALU>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\ALU.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_ALU> synthesized.

Synthesizing Unit <MUX4T1_MUSER_ALU>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\ALU.vf".
    Summary:
	no macro.
Unit <MUX4T1_MUSER_ALU> synthesized.

Synthesizing Unit <and32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\srl32.v".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <srl32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "D:\Users\Shana\Desktop\EXP10\Element\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 2
# Registers                                            : 5
 32-bit register                                       : 4
 992-bit register                                      : 1
# Multiplexers                                         : 41
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 5-bit 3-to-1 multiplexer                              : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder carry in                                 : 1
# Registers                                            : 1120
 Flip-Flops                                            : 1120
# Multiplexers                                         : 41
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 5-bit 3-to-1 multiplexer                              : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MUX8T1_8_MUSER_ALU> ...

Optimizing unit <MUX4T1_MUSER_ALU> ...

Optimizing unit <REG32> ...

Optimizing unit <MDPath> ...

Optimizing unit <ALU> ...

Optimizing unit <Regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MDPath, actual ratio is 2.
FlipFlop IRREG/Q_16 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IRREG/Q_16 connected to a primary input has been replicated
FlipFlop IRREG/Q_17 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IRREG/Q_17 connected to a primary input has been replicated
FlipFlop IRREG/Q_20 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IRREG/Q_20 connected to a primary input has been replicated
FlipFlop IRREG/Q_21 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IRREG/Q_21 connected to a primary input has been replicated
FlipFlop IRREG/Q_22 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IRREG/Q_22 connected to a primary input has been replicated
FlipFlop IRREG/Q_25 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IRREG/Q_25 connected to a primary input has been replicated
FlipFlop IRREG/Q_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IRREG/Q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1160
 Flip-Flops                                            : 1160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MDPath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2647
#      AND2                        : 384
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 1
#      LUT2                        : 105
#      LUT3                        : 90
#      LUT4                        : 74
#      LUT5                        : 148
#      LUT6                        : 1647
#      MUXCY                       : 32
#      OR2                         : 32
#      OR4                         : 64
#      XORCY                       : 33
# FlipFlops/Latches                : 1160
#      FD                          : 64
#      FDC                         : 32
#      FDCE                        : 1064
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 181
#      IBUF                        : 52
#      OBUF                        : 129

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1128  out of  202800     0%  
 Number of Slice LUTs:                 2101  out of  101400     2%  
    Number used as Logic:              2101  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3163
   Number with an unused Flip Flop:    2035  out of   3163    64%  
   Number with an unused LUT:          1062  out of   3163    33%  
   Number of fully used LUT-FF pairs:    66  out of   3163     2%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         183
 Number of bonded IOBs:                 182  out of    400    45%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1160  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.170ns (Maximum Frequency: 109.057MHz)
   Minimum input arrival time before clock: 8.387ns
   Maximum output required time after clock: 8.964ns
   Maximum combinational path delay: 8.181ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.170ns (frequency: 109.057MHz)
  Total number of paths / destination ports: 6983488 / 2048
-------------------------------------------------------------------------
Delay:               9.170ns (Levels of Logic = 39)
  Source:            U2/register_31_224 (FF)
  Destination:       PCREG/Q_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U2/register_31_224 to PCREG/Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  U2/register_31_224 (U2/register_31_224)
     LUT6:I0->O            1   0.053   0.635  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.053   0.485  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            5   0.053   0.512  AMUX/Mmux_o11 (A<0>)
     LUT3:I1->O            1   0.053   0.000  ALU/ADC/Madd_S<32:0>_Madd_lut<0> (ALU/ADC/Madd_S<32:0>_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<0> (ALU/ADC/Madd_S<32:0>_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<1> (ALU/ADC/Madd_S<32:0>_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<2> (ALU/ADC/Madd_S<32:0>_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<3> (ALU/ADC/Madd_S<32:0>_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<4> (ALU/ADC/Madd_S<32:0>_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<5> (ALU/ADC/Madd_S<32:0>_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<6> (ALU/ADC/Madd_S<32:0>_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<7> (ALU/ADC/Madd_S<32:0>_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<8> (ALU/ADC/Madd_S<32:0>_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<9> (ALU/ADC/Madd_S<32:0>_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<10> (ALU/ADC/Madd_S<32:0>_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<11> (ALU/ADC/Madd_S<32:0>_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<12> (ALU/ADC/Madd_S<32:0>_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<13> (ALU/ADC/Madd_S<32:0>_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<14> (ALU/ADC/Madd_S<32:0>_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<15> (ALU/ADC/Madd_S<32:0>_Madd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<16> (ALU/ADC/Madd_S<32:0>_Madd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<17> (ALU/ADC/Madd_S<32:0>_Madd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<18> (ALU/ADC/Madd_S<32:0>_Madd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<19> (ALU/ADC/Madd_S<32:0>_Madd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<20> (ALU/ADC/Madd_S<32:0>_Madd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<21> (ALU/ADC/Madd_S<32:0>_Madd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<22> (ALU/ADC/Madd_S<32:0>_Madd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<23> (ALU/ADC/Madd_S<32:0>_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<24> (ALU/ADC/Madd_S<32:0>_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<25> (ALU/ADC/Madd_S<32:0>_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<26> (ALU/ADC/Madd_S<32:0>_Madd_cy<26>)
     XORCY:CI->O           2   0.320   0.745  ALU/ADC/Madd_S<32:0>_Madd_xor<27> (ALU/n0005<27>)
     AND2:I0->O            1   0.053   0.725  ALU/XLXI_2/XLXI_8/XLXI_37/XLXI_32 (ALU/XLXI_2/XLXI_8/XLXI_37/XLXN_15)
     OR4:I1->O             1   0.067   0.739  ALU/XLXI_2/XLXI_8/XLXI_37/XLXI_34 (ALU/XLXI_2/XLXI_8/o1<3>)
     AND2:I0->O            1   0.053   0.739  ALU/XLXI_2/XLXI_8/XLXI_12 (ALU/XLXI_2/XLXI_8/XLXN_11)
     OR2:I0->O             3   0.053   0.739  ALU/XLXI_2/XLXI_8/XLXI_10 (res<27>)
     LUT5:I0->O            2   0.053   0.641  ALU/XLXI_10/o4 (ALU/XLXI_10/o3)
     LUT6:I2->O           32   0.053   0.566  zero_MIO_ready_AND_3_o1 (zero_MIO_ready_AND_3_o)
     LUT3:I2->O            1   0.053   0.000  PCREG/Q_27_rstpot (PCREG/Q_27_rstpot)
     FDC:D                     0.011          PCREG/Q_27
    ----------------------------------------
    Total                      9.170ns (1.891ns logic, 7.279ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 306476 / 3320
-------------------------------------------------------------------------
Offset:              8.387ns (Levels of Logic = 37)
  Source:            ALUSrcB<0> (PAD)
  Destination:       PCREG/Q_1 (FF)
  Destination Clock: clk rising

  Data Path: ALUSrcB<0> to PCREG/Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.000   0.796  ALUSrcB_0_IBUF (ALUSrcB_0_IBUF)
     LUT4:I0->O            1   0.053   0.725  U2/Mmux_rdata_B231_SW1 (N20)
     LUT6:I1->O            6   0.053   0.446  BMUX/Mmux_o231 (B<2>)
     LUT3:I2->O            1   0.053   0.000  ALU/ADC/Madd_S<32:0>_Madd_lut<2> (ALU/ADC/Madd_S<32:0>_Madd_lut<2>)
     MUXCY:S->O            1   0.291   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<2> (ALU/ADC/Madd_S<32:0>_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<3> (ALU/ADC/Madd_S<32:0>_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<4> (ALU/ADC/Madd_S<32:0>_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<5> (ALU/ADC/Madd_S<32:0>_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<6> (ALU/ADC/Madd_S<32:0>_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<7> (ALU/ADC/Madd_S<32:0>_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<8> (ALU/ADC/Madd_S<32:0>_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<9> (ALU/ADC/Madd_S<32:0>_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<10> (ALU/ADC/Madd_S<32:0>_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<11> (ALU/ADC/Madd_S<32:0>_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<12> (ALU/ADC/Madd_S<32:0>_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<13> (ALU/ADC/Madd_S<32:0>_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<14> (ALU/ADC/Madd_S<32:0>_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<15> (ALU/ADC/Madd_S<32:0>_Madd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<16> (ALU/ADC/Madd_S<32:0>_Madd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<17> (ALU/ADC/Madd_S<32:0>_Madd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<18> (ALU/ADC/Madd_S<32:0>_Madd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<19> (ALU/ADC/Madd_S<32:0>_Madd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<20> (ALU/ADC/Madd_S<32:0>_Madd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<21> (ALU/ADC/Madd_S<32:0>_Madd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<22> (ALU/ADC/Madd_S<32:0>_Madd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<23> (ALU/ADC/Madd_S<32:0>_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<24> (ALU/ADC/Madd_S<32:0>_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<25> (ALU/ADC/Madd_S<32:0>_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<26> (ALU/ADC/Madd_S<32:0>_Madd_cy<26>)
     XORCY:CI->O           2   0.320   0.745  ALU/ADC/Madd_S<32:0>_Madd_xor<27> (ALU/n0005<27>)
     AND2:I0->O            1   0.053   0.725  ALU/XLXI_2/XLXI_8/XLXI_37/XLXI_32 (ALU/XLXI_2/XLXI_8/XLXI_37/XLXN_15)
     OR4:I1->O             1   0.067   0.739  ALU/XLXI_2/XLXI_8/XLXI_37/XLXI_34 (ALU/XLXI_2/XLXI_8/o1<3>)
     AND2:I0->O            1   0.053   0.739  ALU/XLXI_2/XLXI_8/XLXI_12 (ALU/XLXI_2/XLXI_8/XLXN_11)
     OR2:I0->O             3   0.053   0.739  ALU/XLXI_2/XLXI_8/XLXI_10 (res<27>)
     LUT5:I0->O            2   0.053   0.641  ALU/XLXI_10/o4 (ALU/XLXI_10/o3)
     LUT6:I2->O           32   0.053   0.566  zero_MIO_ready_AND_3_o1 (zero_MIO_ready_AND_3_o)
     LUT3:I2->O            1   0.053   0.000  PCREG/Q_27_rstpot (PCREG/Q_27_rstpot)
     FDC:D                     0.011          PCREG/Q_27
    ----------------------------------------
    Total                      8.387ns (1.526ns logic, 6.861ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 206675 / 129
-------------------------------------------------------------------------
Offset:              8.964ns (Levels of Logic = 21)
  Source:            U2/register_31_224 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: U2/register_31_224 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  U2/register_31_224 (U2/register_31_224)
     LUT6:I0->O            1   0.053   0.635  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.053   0.485  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            5   0.053   0.512  AMUX/Mmux_o11 (A<0>)
     LUT3:I1->O            1   0.053   0.000  ALU/ADC/Madd_S<32:0>_Madd_lut<0> (ALU/ADC/Madd_S<32:0>_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<0> (ALU/ADC/Madd_S<32:0>_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<1> (ALU/ADC/Madd_S<32:0>_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<2> (ALU/ADC/Madd_S<32:0>_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<3> (ALU/ADC/Madd_S<32:0>_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<4> (ALU/ADC/Madd_S<32:0>_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<5> (ALU/ADC/Madd_S<32:0>_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<6> (ALU/ADC/Madd_S<32:0>_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<7> (ALU/ADC/Madd_S<32:0>_Madd_cy<7>)
     XORCY:CI->O           2   0.320   0.745  ALU/ADC/Madd_S<32:0>_Madd_xor<8> (ALU/n0005<8>)
     AND2:I0->O            1   0.053   0.725  ALU/XLXI_2/XLXI_6/XLXI_37/XLXI_9 (ALU/XLXI_2/XLXI_6/XLXI_37/XLXN_3)
     OR4:I1->O             1   0.067   0.739  ALU/XLXI_2/XLXI_6/XLXI_37/XLXI_19 (ALU/XLXI_2/XLXI_6/o1<0>)
     AND2:I0->O            1   0.053   0.739  ALU/XLXI_2/XLXI_6/XLXI_3 (ALU/XLXI_2/XLXI_6/XLXN_2)
     OR2:I0->O             3   0.053   0.616  ALU/XLXI_2/XLXI_6/XLXI_1 (res<8>)
     LUT3:I0->O            1   0.053   0.413  ALU/XLXI_10/o1 (ALU/XLXI_10/o)
     LUT6:I5->O            2   0.053   0.608  ALU/XLXI_10/o2 (ALU/XLXI_10/o1)
     LUT6:I3->O            1   0.053   0.399  ALU/XLXI_10/o8 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      8.964ns (1.595ns logic, 7.369ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8330 / 33
-------------------------------------------------------------------------
Delay:               8.181ns (Levels of Logic = 19)
  Source:            ALUSrcB<0> (PAD)
  Destination:       zero (PAD)

  Data Path: ALUSrcB<0> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.000   0.796  ALUSrcB_0_IBUF (ALUSrcB_0_IBUF)
     LUT4:I0->O            1   0.053   0.725  U2/Mmux_rdata_B231_SW1 (N20)
     LUT6:I1->O            6   0.053   0.446  BMUX/Mmux_o231 (B<2>)
     LUT3:I2->O            1   0.053   0.000  ALU/ADC/Madd_S<32:0>_Madd_lut<2> (ALU/ADC/Madd_S<32:0>_Madd_lut<2>)
     MUXCY:S->O            1   0.291   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<2> (ALU/ADC/Madd_S<32:0>_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<3> (ALU/ADC/Madd_S<32:0>_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<4> (ALU/ADC/Madd_S<32:0>_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<5> (ALU/ADC/Madd_S<32:0>_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<6> (ALU/ADC/Madd_S<32:0>_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ALU/ADC/Madd_S<32:0>_Madd_cy<7> (ALU/ADC/Madd_S<32:0>_Madd_cy<7>)
     XORCY:CI->O           2   0.320   0.745  ALU/ADC/Madd_S<32:0>_Madd_xor<8> (ALU/n0005<8>)
     AND2:I0->O            1   0.053   0.725  ALU/XLXI_2/XLXI_6/XLXI_37/XLXI_9 (ALU/XLXI_2/XLXI_6/XLXI_37/XLXN_3)
     OR4:I1->O             1   0.067   0.739  ALU/XLXI_2/XLXI_6/XLXI_37/XLXI_19 (ALU/XLXI_2/XLXI_6/o1<0>)
     AND2:I0->O            1   0.053   0.739  ALU/XLXI_2/XLXI_6/XLXI_3 (ALU/XLXI_2/XLXI_6/XLXN_2)
     OR2:I0->O             3   0.053   0.616  ALU/XLXI_2/XLXI_6/XLXI_1 (res<8>)
     LUT3:I0->O            1   0.053   0.413  ALU/XLXI_10/o1 (ALU/XLXI_10/o)
     LUT6:I5->O            2   0.053   0.608  ALU/XLXI_10/o2 (ALU/XLXI_10/o1)
     LUT6:I3->O            1   0.053   0.399  ALU/XLXI_10/o8 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      8.181ns (1.230ns logic, 6.951ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.170|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.65 secs
 
--> 

Total memory usage is 462440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    6 (   0 filtered)

