// Seed: 3789135064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input logic [7:0] id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wor id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  final $unsigned(37);
  ;
  assign id_2[1] = id_4 ? id_3 <= id_4 : id_5++;
  parameter integer id_13 = -1;
  parameter id_14 = 1'b0;
  logic id_15;
  assign id_9 = id_5;
  id_16 :
  assert property (@(posedge id_12[-1 : 1]) id_13)
  else $clog2(42);
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output tri1 id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout tri id_2;
  output tri id_1;
  wire id_10, _id_11, id_12;
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_10,
      id_2,
      id_2,
      id_10,
      id_12,
      id_2,
      id_3,
      id_12,
      id_12,
      id_8
  );
  logic [7:0] id_13;
  assign id_1 = -1;
  logic [id_11 : id_11] \id_14 = -1;
  assign id_9 = {-1'b0, id_13[id_11], id_3, 1'b0 + (id_10) - id_13};
  assign id_2 = id_10 ? (id_12 && 1 - id_8[-1'b0 :-1]) : id_8;
endmodule
