{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:23:26 2020 " "Info: Processing started: Mon Nov 30 23:23:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "screen_col\[31\]~31681 " "Info: Detected gated clock \"screen_col\[31\]~31681\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_col\[31\]~31681" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal501~0 " "Info: Detected gated clock \"Equal501~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 148 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal501~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal499~1 " "Info: Detected gated clock \"Equal499~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 142 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal499~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal491~1 " "Info: Detected gated clock \"Equal491~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 118 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal491~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal492~3 " "Info: Detected gated clock \"Equal492~3\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal492~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal496~0 " "Info: Detected gated clock \"Equal496~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 133 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal496~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal495~1 " "Info: Detected gated clock \"Equal495~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 130 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal495~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal495~0 " "Info: Detected gated clock \"Equal495~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 130 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal495~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal498~0 " "Info: Detected gated clock \"Equal498~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal498~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal492~2 " "Info: Detected gated clock \"Equal492~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal492~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal497~2 " "Info: Detected gated clock \"Equal497~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal497~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal497~1 " "Info: Detected gated clock \"Equal497~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal497~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal494~0 " "Info: Detected gated clock \"Equal494~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal494~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal500~1 " "Info: Detected gated clock \"Equal500~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 145 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal500~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal493~0 " "Info: Detected gated clock \"Equal493~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 124 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal493~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal491~0 " "Info: Detected gated clock \"Equal491~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 118 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal491~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal492~1 " "Info: Detected gated clock \"Equal492~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal492~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal503~0 " "Info: Detected gated clock \"Equal503~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 169 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal503~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal505~0 " "Info: Detected gated clock \"Equal505~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 189 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal505~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal502~1 " "Info: Detected gated clock \"Equal502~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 159 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal502~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal502~0 " "Info: Detected gated clock \"Equal502~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 159 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal502~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal499~0 " "Info: Detected gated clock \"Equal499~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 142 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal499~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal504~1 " "Info: Detected gated clock \"Equal504~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal504~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal504~0 " "Info: Detected gated clock \"Equal504~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal504~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal500~0 " "Info: Detected gated clock \"Equal500~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 145 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal500~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal497~0 " "Info: Detected gated clock \"Equal497~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal497~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal492~0 " "Info: Detected gated clock \"Equal492~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal492~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0001 " "Info: Detected ripple clock \"screen_state.0001\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register knife\[0\]\[7\] register screen_col\[27\]\$latch 45.93 MHz 21.77 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.93 MHz between source register \"knife\[0\]\[7\]\" and destination register \"screen_col\[27\]\$latch\" (period= 21.77 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.286 ns + Longest register register " "Info: + Longest register to register delay is 17.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knife\[0\]\[7\] 1 REG LC_X32_Y14_N2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y14_N2; Fanout = 18; REG Node = 'knife\[0\]\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { knife[0][7] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.590 ns) 3.083 ns Decoder0~22 2 COMB LC_X23_Y8_N6 12 " "Info: 2: + IC(2.493 ns) + CELL(0.590 ns) = 3.083 ns; Loc. = LC_X23_Y8_N6; Fanout = 12; COMB Node = 'Decoder0~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { knife[0][7] Decoder0~22 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.881 ns) + CELL(0.590 ns) 8.554 ns screen_col~35101 3 COMB LC_X16_Y7_N4 1 " "Info: 3: + IC(4.881 ns) + CELL(0.590 ns) = 8.554 ns; Loc. = LC_X16_Y7_N4; Fanout = 1; COMB Node = 'screen_col~35101'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.471 ns" { Decoder0~22 screen_col~35101 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.590 ns) 10.340 ns screen_col~35103 4 COMB LC_X16_Y7_N3 1 " "Info: 4: + IC(1.196 ns) + CELL(0.590 ns) = 10.340 ns; Loc. = LC_X16_Y7_N3; Fanout = 1; COMB Node = 'screen_col~35103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { screen_col~35101 screen_col~35103 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.114 ns) 11.714 ns screen_col~35108 5 COMB LC_X15_Y3_N8 1 " "Info: 5: + IC(1.260 ns) + CELL(0.114 ns) = 11.714 ns; Loc. = LC_X15_Y3_N8; Fanout = 1; COMB Node = 'screen_col~35108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { screen_col~35103 screen_col~35108 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.590 ns) 13.424 ns screen_col\[27\]~35109 6 COMB LC_X13_Y3_N2 1 " "Info: 6: + IC(1.120 ns) + CELL(0.590 ns) = 13.424 ns; Loc. = LC_X13_Y3_N2; Fanout = 1; COMB Node = 'screen_col\[27\]~35109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { screen_col~35108 screen_col[27]~35109 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.114 ns) 14.269 ns screen_col\[27\]~35110 7 COMB LC_X14_Y3_N3 1 " "Info: 7: + IC(0.731 ns) + CELL(0.114 ns) = 14.269 ns; Loc. = LC_X14_Y3_N3; Fanout = 1; COMB Node = 'screen_col\[27\]~35110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { screen_col[27]~35109 screen_col[27]~35110 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.292 ns) 15.829 ns screen_col\[27\]~35150 8 COMB LC_X14_Y5_N4 1 " "Info: 8: + IC(1.268 ns) + CELL(0.292 ns) = 15.829 ns; Loc. = LC_X14_Y5_N4; Fanout = 1; COMB Node = 'screen_col\[27\]~35150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { screen_col[27]~35110 screen_col[27]~35150 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.292 ns) 17.286 ns screen_col\[27\]\$latch 9 REG LC_X11_Y5_N9 1 " "Info: 9: + IC(1.165 ns) + CELL(0.292 ns) = 17.286 ns; Loc. = LC_X11_Y5_N9; Fanout = 1; REG Node = 'screen_col\[27\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { screen_col[27]~35150 screen_col[27]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.172 ns ( 18.35 % ) " "Info: Total cell delay = 3.172 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.114 ns ( 81.65 % ) " "Info: Total interconnect delay = 14.114 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.286 ns" { knife[0][7] Decoder0~22 screen_col~35101 screen_col~35103 screen_col~35108 screen_col[27]~35109 screen_col[27]~35110 screen_col[27]~35150 screen_col[27]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.286 ns" { knife[0][7] {} Decoder0~22 {} screen_col~35101 {} screen_col~35103 {} screen_col~35108 {} screen_col[27]~35109 {} screen_col[27]~35110 {} screen_col[27]~35150 {} screen_col[27]$latch {} } { 0.000ns 2.493ns 4.881ns 1.196ns 1.260ns 1.120ns 0.731ns 1.268ns 1.165ns } { 0.000ns 0.590ns 0.590ns 0.590ns 0.114ns 0.590ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.751 ns - Smallest " "Info: - Smallest clock skew is 7.751 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.713 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[12\]~reg0 2 REG LC_X4_Y8_N1 7 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X4_Y8_N1; Fanout = 7; REG Node = 'screen_row\[12\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[12]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 3.504 ns Equal502~1 3 COMB LC_X4_Y8_N1 31 " "Info: 3: + IC(0.000 ns) + CELL(0.378 ns) = 3.504 ns; Loc. = LC_X4_Y8_N1; Fanout = 31; COMB Node = 'Equal502~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { screen_row[12]~reg0 Equal502~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.292 ns) 5.449 ns screen_col\[31\]~31684 4 COMB LC_X7_Y7_N4 32 " "Info: 4: + IC(1.653 ns) + CELL(0.292 ns) = 5.449 ns; Loc. = LC_X7_Y7_N4; Fanout = 32; COMB Node = 'screen_col\[31\]~31684'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { Equal502~1 screen_col[31]~31684 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.150 ns) + CELL(0.114 ns) 10.713 ns screen_col\[27\]\$latch 5 REG LC_X11_Y5_N9 1 " "Info: 5: + IC(5.150 ns) + CELL(0.114 ns) = 10.713 ns; Loc. = LC_X11_Y5_N9; Fanout = 1; REG Node = 'screen_col\[27\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { screen_col[31]~31684 screen_col[27]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.188 ns ( 29.76 % ) " "Info: Total cell delay = 3.188 ns ( 29.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.525 ns ( 70.24 % ) " "Info: Total interconnect delay = 7.525 ns ( 70.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.713 ns" { clk screen_row[12]~reg0 Equal502~1 screen_col[31]~31684 screen_col[27]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.713 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal502~1 {} screen_col[31]~31684 {} screen_col[27]$latch {} } { 0.000ns 0.000ns 0.722ns 0.000ns 1.653ns 5.150ns } { 0.000ns 1.469ns 0.935ns 0.378ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns knife\[0\]\[7\] 2 REG LC_X32_Y14_N2 18 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X32_Y14_N2; Fanout = 18; REG Node = 'knife\[0\]\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk knife[0][7] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk knife[0][7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} knife[0][7] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.713 ns" { clk screen_row[12]~reg0 Equal502~1 screen_col[31]~31684 screen_col[27]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.713 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal502~1 {} screen_col[31]~31684 {} screen_col[27]$latch {} } { 0.000ns 0.000ns 0.722ns 0.000ns 1.653ns 5.150ns } { 0.000ns 1.469ns 0.935ns 0.378ns 0.292ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk knife[0][7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} knife[0][7] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.126 ns + " "Info: + Micro setup delay of destination is 1.126 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.286 ns" { knife[0][7] Decoder0~22 screen_col~35101 screen_col~35103 screen_col~35108 screen_col[27]~35109 screen_col[27]~35110 screen_col[27]~35150 screen_col[27]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.286 ns" { knife[0][7] {} Decoder0~22 {} screen_col~35101 {} screen_col~35103 {} screen_col~35108 {} screen_col[27]~35109 {} screen_col[27]~35110 {} screen_col[27]~35150 {} screen_col[27]$latch {} } { 0.000ns 2.493ns 4.881ns 1.196ns 1.260ns 1.120ns 0.731ns 1.268ns 1.165ns } { 0.000ns 0.590ns 0.590ns 0.590ns 0.114ns 0.590ns 0.114ns 0.292ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.713 ns" { clk screen_row[12]~reg0 Equal502~1 screen_col[31]~31684 screen_col[27]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.713 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal502~1 {} screen_col[31]~31684 {} screen_col[27]$latch {} } { 0.000ns 0.000ns 0.722ns 0.000ns 1.653ns 5.150ns } { 0.000ns 1.469ns 0.935ns 0.378ns 0.292ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk knife[0][7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} knife[0][7] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0001 screen_col\[10\]\$latch clk 12.03 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0001\" and destination pin or register \"screen_col\[10\]\$latch\" for clock \"clk\" (Hold time is 12.03 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.269 ns + Largest " "Info: + Largest clock skew is 14.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.225 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[13\]~reg0 2 REG LC_X5_Y7_N7 8 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y7_N7; Fanout = 8; REG Node = 'screen_row\[13\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[13]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.590 ns) 6.145 ns Equal492~1 3 COMB LC_X5_Y7_N4 5 " "Info: 3: + IC(2.429 ns) + CELL(0.590 ns) = 6.145 ns; Loc. = LC_X5_Y7_N4; Fanout = 5; COMB Node = 'Equal492~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { screen_row[13]~reg0 Equal492~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.442 ns) 7.762 ns Equal492~3 4 COMB LC_X6_Y7_N4 33 " "Info: 4: + IC(1.175 ns) + CELL(0.442 ns) = 7.762 ns; Loc. = LC_X6_Y7_N4; Fanout = 33; COMB Node = 'Equal492~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { Equal492~1 Equal492~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.442 ns) 9.384 ns screen_col\[31\]~31680 5 COMB LC_X10_Y7_N6 1 " "Info: 5: + IC(1.180 ns) + CELL(0.442 ns) = 9.384 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'screen_col\[31\]~31680'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { Equal492~3 screen_col[31]~31680 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.114 ns) 10.634 ns screen_col\[31\]~31682 6 COMB LC_X7_Y7_N3 1 " "Info: 6: + IC(1.136 ns) + CELL(0.114 ns) = 10.634 ns; Loc. = LC_X7_Y7_N3; Fanout = 1; COMB Node = 'screen_col\[31\]~31682'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { screen_col[31]~31680 screen_col[31]~31682 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.114 ns) 11.175 ns screen_col\[31\]~31683 7 COMB LC_X7_Y7_N0 1 " "Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 11.175 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'screen_col\[31\]~31683'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { screen_col[31]~31682 screen_col[31]~31683 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 11.718 ns screen_col\[31\]~31684 8 COMB LC_X7_Y7_N4 32 " "Info: 8: + IC(0.429 ns) + CELL(0.114 ns) = 11.718 ns; Loc. = LC_X7_Y7_N4; Fanout = 32; COMB Node = 'screen_col\[31\]~31684'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { screen_col[31]~31683 screen_col[31]~31684 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.215 ns) + CELL(0.292 ns) 17.225 ns screen_col\[10\]\$latch 9 REG LC_X8_Y19_N4 1 " "Info: 9: + IC(5.215 ns) + CELL(0.292 ns) = 17.225 ns; Loc. = LC_X8_Y19_N4; Fanout = 1; REG Node = 'screen_col\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { screen_col[31]~31684 screen_col[10]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.512 ns ( 26.19 % ) " "Info: Total cell delay = 4.512 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.713 ns ( 73.81 % ) " "Info: Total interconnect delay = 12.713 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.225 ns" { clk screen_row[13]~reg0 Equal492~1 Equal492~3 screen_col[31]~31680 screen_col[31]~31682 screen_col[31]~31683 screen_col[31]~31684 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.225 ns" { clk {} clk~out0 {} screen_row[13]~reg0 {} Equal492~1 {} Equal492~3 {} screen_col[31]~31680 {} screen_col[31]~31682 {} screen_col[31]~31683 {} screen_col[31]~31684 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.722ns 2.429ns 1.175ns 1.180ns 1.136ns 0.427ns 0.429ns 5.215ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.956 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns screen_state.0001 2 REG LC_X8_Y19_N7 117 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X8_Y19_N7; Fanout = 117; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.225 ns" { clk screen_row[13]~reg0 Equal492~1 Equal492~3 screen_col[31]~31680 screen_col[31]~31682 screen_col[31]~31683 screen_col[31]~31684 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.225 ns" { clk {} clk~out0 {} screen_row[13]~reg0 {} Equal492~1 {} Equal492~3 {} screen_col[31]~31680 {} screen_col[31]~31682 {} screen_col[31]~31683 {} screen_col[31]~31684 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.722ns 2.429ns 1.175ns 1.180ns 1.136ns 0.427ns 0.429ns 5.215ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.015 ns - Shortest register register " "Info: - Shortest register to register delay is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0001 1 REG LC_X8_Y19_N7 117 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y19_N7; Fanout = 117; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.590 ns) 1.127 ns screen_col\[10\]~32890 2 COMB LC_X8_Y19_N1 1 " "Info: 2: + IC(0.537 ns) + CELL(0.590 ns) = 1.127 ns; Loc. = LC_X8_Y19_N1; Fanout = 1; COMB Node = 'screen_col\[10\]~32890'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { screen_state.0001 screen_col[10]~32890 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.423 ns screen_col\[10\]~32891 3 COMB LC_X8_Y19_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.423 ns; Loc. = LC_X8_Y19_N2; Fanout = 1; COMB Node = 'screen_col\[10\]~32891'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_col[10]~32890 screen_col[10]~32891 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.719 ns screen_col\[10\]~32931 4 COMB LC_X8_Y19_N3 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 1.719 ns; Loc. = LC_X8_Y19_N3; Fanout = 1; COMB Node = 'screen_col\[10\]~32931'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_col[10]~32891 screen_col[10]~32931 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.015 ns screen_col\[10\]\$latch 5 REG LC_X8_Y19_N4 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 2.015 ns; Loc. = LC_X8_Y19_N4; Fanout = 1; REG Node = 'screen_col\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_col[10]~32931 screen_col[10]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.932 ns ( 46.25 % ) " "Info: Total cell delay = 0.932 ns ( 46.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 53.75 % ) " "Info: Total interconnect delay = 1.083 ns ( 53.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { screen_state.0001 screen_col[10]~32890 screen_col[10]~32891 screen_col[10]~32931 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { screen_state.0001 {} screen_col[10]~32890 {} screen_col[10]~32891 {} screen_col[10]~32931 {} screen_col[10]$latch {} } { 0.000ns 0.537ns 0.182ns 0.182ns 0.182ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.225 ns" { clk screen_row[13]~reg0 Equal492~1 Equal492~3 screen_col[31]~31680 screen_col[31]~31682 screen_col[31]~31683 screen_col[31]~31684 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.225 ns" { clk {} clk~out0 {} screen_row[13]~reg0 {} Equal492~1 {} Equal492~3 {} screen_col[31]~31680 {} screen_col[31]~31682 {} screen_col[31]~31683 {} screen_col[31]~31684 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.722ns 2.429ns 1.175ns 1.180ns 1.136ns 0.427ns 0.429ns 5.215ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { screen_state.0001 screen_col[10]~32890 screen_col[10]~32891 screen_col[10]~32931 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { screen_state.0001 {} screen_col[10]~32890 {} screen_col[10]~32891 {} screen_col[10]~32931 {} screen_col[10]$latch {} } { 0.000ns 0.537ns 0.182ns 0.182ns 0.182ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "human_col\[4\] right_btn clk 8.260 ns register " "Info: tsu for register \"human_col\[4\]\" (data pin = \"right_btn\", clock pin = \"clk\") is 8.260 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.177 ns + Longest pin register " "Info: + Longest pin to register delay is 11.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 5 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 5; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.464 ns) + CELL(0.114 ns) 7.053 ns human_col~41 2 COMB LC_X7_Y20_N6 4 " "Info: 2: + IC(5.464 ns) + CELL(0.114 ns) = 7.053 ns; Loc. = LC_X7_Y20_N6; Fanout = 4; COMB Node = 'human_col~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.578 ns" { right_btn human_col~41 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.590 ns) 8.363 ns LessThan2~0 3 COMB LC_X8_Y20_N4 1 " "Info: 3: + IC(0.720 ns) + CELL(0.590 ns) = 8.363 ns; Loc. = LC_X8_Y20_N4; Fanout = 1; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { human_col~41 LessThan2~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 9.093 ns human_col\[4\]~44 4 COMB LC_X8_Y20_N2 13 " "Info: 4: + IC(0.438 ns) + CELL(0.292 ns) = 9.093 ns; Loc. = LC_X8_Y20_N2; Fanout = 13; COMB Node = 'human_col\[4\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { LessThan2~0 human_col[4]~44 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.575 ns) 10.150 ns human_col\[0\]~30COUT1_101 5 COMB LC_X8_Y20_N5 2 " "Info: 5: + IC(0.482 ns) + CELL(0.575 ns) = 10.150 ns; Loc. = LC_X8_Y20_N5; Fanout = 2; COMB Node = 'human_col\[0\]~30COUT1_101'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { human_col[4]~44 human_col[0]~30COUT1_101 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.230 ns human_col\[1\]~32COUT1_103 6 COMB LC_X8_Y20_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 10.230 ns; Loc. = LC_X8_Y20_N6; Fanout = 2; COMB Node = 'human_col\[1\]~32COUT1_103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[0]~30COUT1_101 human_col[1]~32COUT1_103 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.310 ns human_col\[2\]~34COUT1_105 7 COMB LC_X8_Y20_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 10.310 ns; Loc. = LC_X8_Y20_N7; Fanout = 2; COMB Node = 'human_col\[2\]~34COUT1_105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[1]~32COUT1_103 human_col[2]~34COUT1_105 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.390 ns human_col\[3\]~36COUT1_107 8 COMB LC_X8_Y20_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 10.390 ns; Loc. = LC_X8_Y20_N8; Fanout = 1; COMB Node = 'human_col\[3\]~36COUT1_107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[2]~34COUT1_105 human_col[3]~36COUT1_107 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 11.177 ns human_col\[4\] 9 REG LC_X8_Y20_N9 114 " "Info: 9: + IC(0.000 ns) + CELL(0.787 ns) = 11.177 ns; Loc. = LC_X8_Y20_N9; Fanout = 114; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { human_col[3]~36COUT1_107 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.073 ns ( 36.44 % ) " "Info: Total cell delay = 4.073 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.104 ns ( 63.56 % ) " "Info: Total interconnect delay = 7.104 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.177 ns" { right_btn human_col~41 LessThan2~0 human_col[4]~44 human_col[0]~30COUT1_101 human_col[1]~32COUT1_103 human_col[2]~34COUT1_105 human_col[3]~36COUT1_107 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.177 ns" { right_btn {} right_btn~out0 {} human_col~41 {} LessThan2~0 {} human_col[4]~44 {} human_col[0]~30COUT1_101 {} human_col[1]~32COUT1_103 {} human_col[2]~34COUT1_105 {} human_col[3]~36COUT1_107 {} human_col[4] {} } { 0.000ns 0.000ns 5.464ns 0.720ns 0.438ns 0.482ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.292ns 0.575ns 0.080ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns human_col\[4\] 2 REG LC_X8_Y20_N9 114 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X8_Y20_N9; Fanout = 114; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.177 ns" { right_btn human_col~41 LessThan2~0 human_col[4]~44 human_col[0]~30COUT1_101 human_col[1]~32COUT1_103 human_col[2]~34COUT1_105 human_col[3]~36COUT1_107 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.177 ns" { right_btn {} right_btn~out0 {} human_col~41 {} LessThan2~0 {} human_col[4]~44 {} human_col[0]~30COUT1_101 {} human_col[1]~32COUT1_103 {} human_col[2]~34COUT1_105 {} human_col[3]~36COUT1_107 {} human_col[4] {} } { 0.000ns 0.000ns 5.464ns 0.720ns 0.438ns 0.482ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.292ns 0.575ns 0.080ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[31\] screen_col\[31\]\$latch 28.622 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[31\]\" through register \"screen_col\[31\]\$latch\" is 28.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.029 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[13\]~reg0 2 REG LC_X5_Y7_N7 8 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y7_N7; Fanout = 8; REG Node = 'screen_row\[13\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[13]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.590 ns) 6.145 ns Equal492~1 3 COMB LC_X5_Y7_N4 5 " "Info: 3: + IC(2.429 ns) + CELL(0.590 ns) = 6.145 ns; Loc. = LC_X5_Y7_N4; Fanout = 5; COMB Node = 'Equal492~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { screen_row[13]~reg0 Equal492~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.442 ns) 7.762 ns Equal492~3 4 COMB LC_X6_Y7_N4 33 " "Info: 4: + IC(1.175 ns) + CELL(0.442 ns) = 7.762 ns; Loc. = LC_X6_Y7_N4; Fanout = 33; COMB Node = 'Equal492~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { Equal492~1 Equal492~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.442 ns) 9.384 ns screen_col\[31\]~31680 5 COMB LC_X10_Y7_N6 1 " "Info: 5: + IC(1.180 ns) + CELL(0.442 ns) = 9.384 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'screen_col\[31\]~31680'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { Equal492~3 screen_col[31]~31680 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.114 ns) 10.634 ns screen_col\[31\]~31682 6 COMB LC_X7_Y7_N3 1 " "Info: 6: + IC(1.136 ns) + CELL(0.114 ns) = 10.634 ns; Loc. = LC_X7_Y7_N3; Fanout = 1; COMB Node = 'screen_col\[31\]~31682'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { screen_col[31]~31680 screen_col[31]~31682 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.114 ns) 11.175 ns screen_col\[31\]~31683 7 COMB LC_X7_Y7_N0 1 " "Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 11.175 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'screen_col\[31\]~31683'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { screen_col[31]~31682 screen_col[31]~31683 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 11.718 ns screen_col\[31\]~31684 8 COMB LC_X7_Y7_N4 32 " "Info: 8: + IC(0.429 ns) + CELL(0.114 ns) = 11.718 ns; Loc. = LC_X7_Y7_N4; Fanout = 32; COMB Node = 'screen_col\[31\]~31684'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { screen_col[31]~31683 screen_col[31]~31684 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.197 ns) + CELL(0.114 ns) 17.029 ns screen_col\[31\]\$latch 9 REG LC_X26_Y3_N8 1 " "Info: 9: + IC(5.197 ns) + CELL(0.114 ns) = 17.029 ns; Loc. = LC_X26_Y3_N8; Fanout = 1; REG Node = 'screen_col\[31\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { screen_col[31]~31684 screen_col[31]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.334 ns ( 25.45 % ) " "Info: Total cell delay = 4.334 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.695 ns ( 74.55 % ) " "Info: Total interconnect delay = 12.695 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.029 ns" { clk screen_row[13]~reg0 Equal492~1 Equal492~3 screen_col[31]~31680 screen_col[31]~31682 screen_col[31]~31683 screen_col[31]~31684 screen_col[31]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.029 ns" { clk {} clk~out0 {} screen_row[13]~reg0 {} Equal492~1 {} Equal492~3 {} screen_col[31]~31680 {} screen_col[31]~31682 {} screen_col[31]~31683 {} screen_col[31]~31684 {} screen_col[31]$latch {} } { 0.000ns 0.000ns 0.722ns 2.429ns 1.175ns 1.180ns 1.136ns 0.427ns 0.429ns 5.197ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.593 ns + Longest register pin " "Info: + Longest register to pin delay is 11.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[31\]\$latch 1 REG LC_X26_Y3_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y3_N8; Fanout = 1; REG Node = 'screen_col\[31\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[31]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.469 ns) + CELL(2.124 ns) 11.593 ns screen_col\[31\] 2 PIN PIN_7 0 " "Info: 2: + IC(9.469 ns) + CELL(2.124 ns) = 11.593 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'screen_col\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.593 ns" { screen_col[31]$latch screen_col[31] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 18.32 % ) " "Info: Total cell delay = 2.124 ns ( 18.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.469 ns ( 81.68 % ) " "Info: Total interconnect delay = 9.469 ns ( 81.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.593 ns" { screen_col[31]$latch screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.593 ns" { screen_col[31]$latch {} screen_col[31] {} } { 0.000ns 9.469ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.029 ns" { clk screen_row[13]~reg0 Equal492~1 Equal492~3 screen_col[31]~31680 screen_col[31]~31682 screen_col[31]~31683 screen_col[31]~31684 screen_col[31]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.029 ns" { clk {} clk~out0 {} screen_row[13]~reg0 {} Equal492~1 {} Equal492~3 {} screen_col[31]~31680 {} screen_col[31]~31682 {} screen_col[31]~31683 {} screen_col[31]~31684 {} screen_col[31]$latch {} } { 0.000ns 0.000ns 0.722ns 2.429ns 1.175ns 1.180ns 1.136ns 0.427ns 0.429ns 5.197ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.593 ns" { screen_col[31]$latch screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.593 ns" { screen_col[31]$latch {} screen_col[31] {} } { 0.000ns 9.469ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "screen_state.0001 function_btn clk -3.900 ns register " "Info: th for register \"screen_state.0001\" (data pin = \"function_btn\", clock pin = \"clk\") is -3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.956 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 151 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 151; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns screen_state.0001 2 REG LC_X8_Y19_N7 117 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X8_Y19_N7; Fanout = 117; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.871 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 1; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.087 ns) + CELL(0.309 ns) 6.871 ns screen_state.0001 2 REG LC_X8_Y19_N7 117 " "Info: 2: + IC(5.087 ns) + CELL(0.309 ns) = 6.871 ns; Loc. = LC_X8_Y19_N7; Fanout = 117; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { function_btn screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 25.96 % ) " "Info: Total cell delay = 1.784 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.087 ns ( 74.04 % ) " "Info: Total interconnect delay = 5.087 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { function_btn screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { function_btn {} function_btn~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 5.087ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { function_btn screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { function_btn {} function_btn~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 5.087ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:23:28 2020 " "Info: Processing ended: Mon Nov 30 23:23:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
