Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 17 22:18:19 2025
| Host         : LOA-AsusVivoBook running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CLK_timing_summary_routed.rpt -pb CLK_timing_summary_routed.pb -rpx CLK_timing_summary_routed.rpx -warn_on_violation
| Design       : CLK
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (33)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 3.832ns (55.485%)  route 3.074ns (44.515%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    data_out_reg[24]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.906 r  data_out_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.906    data_out_reg[28]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 3.811ns (55.349%)  route 3.074ns (44.651%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    data_out_reg[24]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.885 r  data_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.885    data_out_reg[28]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 3.737ns (54.864%)  route 3.074ns (45.136%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    data_out_reg[24]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.811 r  data_out_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.811    data_out_reg[28]_i_1_n_5
    SLICE_X0Y20          FDCE                                         r  data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.721ns (54.758%)  route 3.074ns (45.242%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    data_out_reg[24]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.795 r  data_out_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.795    data_out_reg[28]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 3.718ns (54.738%)  route 3.074ns (45.262%))
  Logic Levels:           13  (CARRY4=10 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.792 r  data_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.792    data_out_reg[24]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 3.697ns (54.598%)  route 3.074ns (45.403%))
  Logic Levels:           13  (CARRY4=10 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.771 r  data_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.771    data_out_reg[24]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 3.623ns (54.096%)  route 3.074ns (45.904%))
  Logic Levels:           13  (CARRY4=10 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.697 r  data_out_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.697    data_out_reg[24]_i_1_n_5
    SLICE_X0Y19          FDCE                                         r  data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 3.607ns (53.986%)  route 3.074ns (46.014%))
  Logic Levels:           13  (CARRY4=10 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.458    data_out_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.681 r  data_out_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.681    data_out_reg[24]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.604ns (53.965%)  route 3.074ns (46.035%))
  Logic Levels:           12  (CARRY4=9 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.678 r  data_out_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.678    data_out_reg[20]_i_1_n_6
    SLICE_X0Y18          FDCE                                         r  data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FREC[1]
                            (input port)
  Destination:            data_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 3.583ns (53.820%)  route 3.074ns (46.180%))
  Logic Levels:           12  (CARRY4=9 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FREC[1] (IN)
                         net (fo=0)                   0.000     0.000    FREC[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  FREC_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.823    FREC_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.947 r  PULSE_i_14/O
                         net (fo=1, routed)           0.000     2.947    PULSE_i_14_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.479 r  PULSE_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.479    PULSE_reg_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  PULSE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.593    PULSE_reg_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.843 f  PULSE_reg_i_1/CO[2]
                         net (fo=34, routed)          1.182     5.025    load
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.313     5.338 r  data_out[0]_i_5/O
                         net (fo=1, routed)           0.000     5.338    data_out[0]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    data_out_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    data_out_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.116    data_out_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.230    data_out_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.344    data_out_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.657 r  data_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.657    data_out_reg[20]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  data_out_reg[11]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    data_out_reg[11]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  data_out[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    data_out[8]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  data_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    data_out_reg[8]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  data_out_reg[15]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    data_out_reg[15]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  data_out[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    data_out[12]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  data_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    data_out_reg[12]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  data_out_reg[19]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    data_out_reg[19]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_out[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    data_out[16]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  data_out_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    data_out_reg[16]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  data_out_reg[27]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.173     0.314    data_out_reg[27]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_out[24]_i_2/O
                         net (fo=1, routed)           0.000     0.359    data_out[24]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  data_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    data_out_reg[24]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  data_out_reg[31]/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[31]/Q
                         net (fo=2, routed)           0.173     0.314    data_out_reg[31]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_out[28]_i_2/O
                         net (fo=1, routed)           0.000     0.359    data_out[28]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  data_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    data_out_reg[28]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  data_out_reg[7]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    data_out_reg[7]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_out[4]_i_2/O
                         net (fo=1, routed)           0.000     0.359    data_out[4]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  data_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    data_out_reg[4]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  data_out_reg[23]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[23]/Q
                         net (fo=2, routed)           0.173     0.314    data_out_reg[23]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_out[20]_i_2/O
                         net (fo=1, routed)           0.000     0.359    data_out[20]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  data_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    data_out_reg[20]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    data_out_reg[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    data_out[0]_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  data_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    data_out_reg[0]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.256ns (58.248%)  route 0.183ns (41.752%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  data_out_reg[16]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[16]/Q
                         net (fo=2, routed)           0.183     0.324    data_out_reg[16]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.369 r  data_out[16]_i_5/O
                         net (fo=1, routed)           0.000     0.369    data_out[16]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.439 r  data_out_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.439    data_out_reg[16]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  data_out_reg[12]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_out_reg[12]/Q
                         net (fo=2, routed)           0.184     0.325    data_out_reg[12]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  data_out[12]_i_5/O
                         net (fo=1, routed)           0.000     0.370    data_out[12]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  data_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    data_out_reg[12]_i_1_n_7
    SLICE_X0Y16          FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------





