$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 4 % q [3:0] $end
   $scope module dut $end
    $var wire 1 # clk $end
    $var wire 1 $ reset $end
    $var wire 4 % q [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b0000 %
#5
1#
b0001 %
#10
0#
1$
#15
1#
b0000 %
#20
0#
0$
#25
1#
b0001 %
#30
0#
#35
1#
b0010 %
#40
0#
#45
1#
b0011 %
#50
0#
#55
1#
b0100 %
#60
0#
#65
1#
b0101 %
#70
0#
#75
1#
b0110 %
#80
0#
#85
1#
b0111 %
#90
0#
#95
1#
b1000 %
#100
0#
#105
1#
b1001 %
#110
0#
#115
1#
b1010 %
#120
0#
#125
1#
b1011 %
#130
0#
#135
1#
b1100 %
#140
0#
#145
1#
b1101 %
#150
0#
#155
1#
b1110 %
#160
0#
#165
1#
b1111 %
#170
0#
#175
1#
b0000 %
#180
0#
#185
1#
1$
#190
0#
#195
1#
0$
b0001 %
#200
0#
#205
1#
b0010 %
#210
0#
#215
1#
b0011 %
#220
0#
#225
1#
b0100 %
#230
0#
#235
1#
b0101 %
#240
0#
#245
1#
b0110 %
