 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)


yosys> read_verilog ./module/alphacore.v
1. Executing Verilog-2005 frontend: ./module/alphacore.v
Parsing Verilog input from `./module/alphacore.v' to AST representation.
Generating RTLIL representation for module `\alu_add_only'.
Generating RTLIL representation for module `\alucontrol'.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at ./module/alu.v:13.2-23.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\branch_shiftleft2'.
Generating RTLIL representation for module `\control'.
Generating RTLIL representation for module `\data_memory'.
Warning: Replacing memory \dmemory with list of registers. See ./module/data_memory.v:24
Generating RTLIL representation for module `\instruction_memory'.
Warning: Replacing memory \Imemory with list of registers. See ./module/instruction_memory.v:22
Generating RTLIL representation for module `\jump_shiftleft2'.
Generating RTLIL representation for module `\mux_N_bit'.
Generating RTLIL representation for module `\program_counter'.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \reg_file with list of registers. See ./module/register_file.v:25
Generating RTLIL representation for module `\sign_extension'.
Generating RTLIL representation for module `\alphacore'.
./module/alphacore.v:74: Warning: Identifier `\alusrc' is implicitly declared.
Note: Assuming pure combinatorial block at ./module/alphacore.v:95.2-111.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

yosys> read_liberty -lib ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib

2. Executing Liberty frontend: ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

yosys> synth -top alphacore

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \alphacore
Used module:     \alu_add_only
Used module:     \alu
Used module:     \mux_N_bit
Used module:     \jump_shiftleft2
Used module:     \branch_shiftleft2
Used module:     \sign_extension
Used module:     \alucontrol
Used module:     \control
Used module:     \data_memory
Used module:     \register_file
Used module:     \instruction_memory
Used module:     \program_counter
Parameter 1 (\N) = 32

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_N_bit'.
Parameter 1 (\N) = 32
Generating RTLIL representation for module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Parameter 1 (\N) = 32
Found cached RTLIL representation for module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Parameter 1 (\N) = 32
Found cached RTLIL representation for module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Parameter 1 (\N) = 32
Found cached RTLIL representation for module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Parameter 1 (\N) = 5

3.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_N_bit'.
Parameter 1 (\N) = 5
Generating RTLIL representation for module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.

3.1.4. Analyzing design hierarchy..
Top module:  \alphacore
Used module:     \alu_add_only
Used module:     \alu
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000100000
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000000101
Used module:     \jump_shiftleft2
Used module:     \branch_shiftleft2
Used module:     \sign_extension
Used module:     \alucontrol
Used module:     \control
Used module:     \data_memory
Used module:     \register_file
Used module:     \instruction_memory
Used module:     \program_counter

3.1.5. Analyzing design hierarchy..
Top module:  \alphacore
Used module:     \alu_add_only
Used module:     \alu
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000100000
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000000101
Used module:     \jump_shiftleft2
Used module:     \branch_shiftleft2
Used module:     \sign_extension
Used module:     \alucontrol
Used module:     \control
Used module:     \data_memory
Used module:     \register_file
Used module:     \instruction_memory
Used module:     \program_counter
Removing unused module `\mux_N_bit'.
Removed 1 unused modules.
Warning: Resizing cell port alphacore.instruction_memory1.read_addr from 8 bits to 7 bits.
Warning: Resizing cell port alphacore.program_counter1.pc_out from 8 bits to 7 bits.
Warning: Resizing cell port alphacore.program_counter1.pc_in from 8 bits to 7 bits.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./module/alphacore.v:95$302 in module alphacore.
Removed 1 dead cases from process $proc$./module/register_file.v:0$297 in module register_file.
Marked 1 switch rules as full_case in process $proc$./module/register_file.v:0$297 in module register_file.
Removed 1 dead cases from process $proc$./module/register_file.v:0$294 in module register_file.
Marked 1 switch rules as full_case in process $proc$./module/register_file.v:0$294 in module register_file.
Removed 1 dead cases from process $proc$./module/register_file.v:19$285 in module register_file.
Marked 3 switch rules as full_case in process $proc$./module/register_file.v:19$285 in module register_file.
Marked 1 switch rules as full_case in process $proc$./module/program_counter.v:10$280 in module program_counter.
Removed 1 dead cases from process $proc$./module/instruction_memory.v:0$276 in module instruction_memory.
Marked 1 switch rules as full_case in process $proc$./module/instruction_memory.v:0$276 in module instruction_memory.
Removed 1 dead cases from process $proc$./module/data_memory.v:0$271 in module data_memory.
Marked 1 switch rules as full_case in process $proc$./module/data_memory.v:0$271 in module data_memory.
Removed 1 dead cases from process $proc$./module/data_memory.v:19$263 in module data_memory.
Marked 3 switch rules as full_case in process $proc$./module/data_memory.v:19$263 in module data_memory.
Marked 3 switch rules as full_case in process $proc$./module/alu.v:13$79 in module alu.
Removed a total of 6 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 139 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\register_file.$proc$./module/register_file.v:19$285'.
Found async reset \reset in `\program_counter.$proc$./module/program_counter.v:10$280'.
Found async reset \reset in `\data_memory.$proc$./module/data_memory.v:19$263'.

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~12 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\alphacore.$proc$./module/alphacore.v:95$302'.
     1/4: $0\multi_purpose_reg_write_reg[0:0]
     2/4: $0\multi_purpose_read_addr_reg[4:0]
     3/4: $0\clk_reg[0:0]
     4/4: $0\clkrf_reg[0:0]
Creating decoders for process `\register_file.$proc$./module/register_file.v:0$297'.
     1/1: $1$mem2reg_rd$\reg_file$./module/register_file.v:17$283_DATA[31:0]$299
Creating decoders for process `\register_file.$proc$./module/register_file.v:0$294'.
     1/1: $1$mem2reg_rd$\reg_file$./module/register_file.v:16$282_DATA[31:0]$296
Creating decoders for process `\register_file.$proc$./module/register_file.v:19$285'.
     1/101: $3\reg_file[0][31:0]
     2/101: $3\reg_file[31][31:0]
     3/101: $3\reg_file[30][31:0]
     4/101: $3\reg_file[29][31:0]
     5/101: $3\reg_file[28][31:0]
     6/101: $3\reg_file[27][31:0]
     7/101: $3\reg_file[26][31:0]
     8/101: $3\reg_file[25][31:0]
     9/101: $3\reg_file[24][31:0]
    10/101: $3\reg_file[23][31:0]
    11/101: $3\reg_file[22][31:0]
    12/101: $3\reg_file[21][31:0]
    13/101: $3\reg_file[20][31:0]
    14/101: $3\reg_file[19][31:0]
    15/101: $3\reg_file[18][31:0]
    16/101: $3\reg_file[17][31:0]
    17/101: $3\reg_file[16][31:0]
    18/101: $3\reg_file[15][31:0]
    19/101: $3\reg_file[14][31:0]
    20/101: $3\reg_file[13][31:0]
    21/101: $3\reg_file[12][31:0]
    22/101: $3\reg_file[11][31:0]
    23/101: $3\reg_file[10][31:0]
    24/101: $3\reg_file[9][31:0]
    25/101: $3\reg_file[8][31:0]
    26/101: $3\reg_file[7][31:0]
    27/101: $3\reg_file[6][31:0]
    28/101: $3\reg_file[5][31:0]
    29/101: $3\reg_file[4][31:0]
    30/101: $3\reg_file[3][31:0]
    31/101: $3\reg_file[2][31:0]
    32/101: $3\reg_file[1][31:0]
    33/101: $2\reg_file[31][31:0]
    34/101: $2\reg_file[30][31:0]
    35/101: $2\reg_file[29][31:0]
    36/101: $2\reg_file[28][31:0]
    37/101: $2\reg_file[27][31:0]
    38/101: $2\reg_file[26][31:0]
    39/101: $2\reg_file[25][31:0]
    40/101: $2\reg_file[24][31:0]
    41/101: $2\reg_file[23][31:0]
    42/101: $2\reg_file[22][31:0]
    43/101: $2\reg_file[21][31:0]
    44/101: $2\reg_file[20][31:0]
    45/101: $2\reg_file[19][31:0]
    46/101: $2\reg_file[18][31:0]
    47/101: $2\reg_file[17][31:0]
    48/101: $2\reg_file[16][31:0]
    49/101: $2\reg_file[15][31:0]
    50/101: $2\reg_file[14][31:0]
    51/101: $2\reg_file[13][31:0]
    52/101: $2\reg_file[12][31:0]
    53/101: $2\reg_file[11][31:0]
    54/101: $2\reg_file[10][31:0]
    55/101: $2\reg_file[9][31:0]
    56/101: $2\reg_file[8][31:0]
    57/101: $2\reg_file[7][31:0]
    58/101: $2\reg_file[6][31:0]
    59/101: $2\reg_file[5][31:0]
    60/101: $2\reg_file[4][31:0]
    61/101: $2\reg_file[3][31:0]
    62/101: $2\reg_file[2][31:0]
    63/101: $2\reg_file[1][31:0]
    64/101: $2\reg_file[0][31:0]
    65/101: $2$mem2reg_wr$\reg_file$./module/register_file.v:29$284_ADDR[4:0]$292
    66/101: $2$mem2reg_wr$\reg_file$./module/register_file.v:29$284_DATA[31:0]$293
    67/101: $1$mem2reg_wr$\reg_file$./module/register_file.v:29$284_DATA[31:0]$290
    68/101: $1$mem2reg_wr$\reg_file$./module/register_file.v:29$284_ADDR[4:0]$289
    69/101: $1\reg_file[31][31:0]
    70/101: $1\reg_file[30][31:0]
    71/101: $1\reg_file[29][31:0]
    72/101: $1\reg_file[28][31:0]
    73/101: $1\reg_file[27][31:0]
    74/101: $1\reg_file[26][31:0]
    75/101: $1\reg_file[25][31:0]
    76/101: $1\reg_file[24][31:0]
    77/101: $1\reg_file[23][31:0]
    78/101: $1\reg_file[22][31:0]
    79/101: $1\reg_file[21][31:0]
    80/101: $1\reg_file[20][31:0]
    81/101: $1\reg_file[19][31:0]
    82/101: $1\reg_file[18][31:0]
    83/101: $1\reg_file[17][31:0]
    84/101: $1\reg_file[16][31:0]
    85/101: $1\reg_file[15][31:0]
    86/101: $1\reg_file[14][31:0]
    87/101: $1\reg_file[13][31:0]
    88/101: $1\reg_file[12][31:0]
    89/101: $1\reg_file[11][31:0]
    90/101: $1\reg_file[10][31:0]
    91/101: $1\reg_file[9][31:0]
    92/101: $1\reg_file[8][31:0]
    93/101: $1\reg_file[7][31:0]
    94/101: $1\reg_file[6][31:0]
    95/101: $1\reg_file[5][31:0]
    96/101: $1\reg_file[4][31:0]
    97/101: $1\reg_file[3][31:0]
    98/101: $1\reg_file[2][31:0]
    99/101: $1\reg_file[1][31:0]
   100/101: $1\reg_file[0][31:0]
   101/101: $1\k[31:0]
Creating decoders for process `\program_counter.$proc$./module/program_counter.v:10$280'.
     1/1: $0\pc_out[6:0]
Creating decoders for process `\instruction_memory.$proc$./module/instruction_memory.v:0$276'.
     1/1: $1$mem2reg_rd$\Imemory$./module/instruction_memory.v:16$274_DATA[31:0]$278
Creating decoders for process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
Creating decoders for process `\data_memory.$proc$./module/data_memory.v:0$271'.
     1/1: $1$mem2reg_rd$\dmemory$./module/data_memory.v:17$260_DATA[31:0]$273
Creating decoders for process `\data_memory.$proc$./module/data_memory.v:19$263'.
     1/197: $3\dmemory[0][31:0]
     2/197: $3\dmemory[63][31:0]
     3/197: $3\dmemory[62][31:0]
     4/197: $3\dmemory[61][31:0]
     5/197: $3\dmemory[60][31:0]
     6/197: $3\dmemory[59][31:0]
     7/197: $3\dmemory[58][31:0]
     8/197: $3\dmemory[57][31:0]
     9/197: $3\dmemory[56][31:0]
    10/197: $3\dmemory[55][31:0]
    11/197: $3\dmemory[54][31:0]
    12/197: $3\dmemory[53][31:0]
    13/197: $3\dmemory[52][31:0]
    14/197: $3\dmemory[51][31:0]
    15/197: $3\dmemory[50][31:0]
    16/197: $3\dmemory[49][31:0]
    17/197: $3\dmemory[48][31:0]
    18/197: $3\dmemory[47][31:0]
    19/197: $3\dmemory[46][31:0]
    20/197: $3\dmemory[45][31:0]
    21/197: $3\dmemory[44][31:0]
    22/197: $3\dmemory[43][31:0]
    23/197: $3\dmemory[42][31:0]
    24/197: $3\dmemory[41][31:0]
    25/197: $3\dmemory[40][31:0]
    26/197: $3\dmemory[39][31:0]
    27/197: $3\dmemory[38][31:0]
    28/197: $3\dmemory[37][31:0]
    29/197: $3\dmemory[36][31:0]
    30/197: $3\dmemory[35][31:0]
    31/197: $3\dmemory[34][31:0]
    32/197: $3\dmemory[33][31:0]
    33/197: $3\dmemory[32][31:0]
    34/197: $3\dmemory[31][31:0]
    35/197: $3\dmemory[30][31:0]
    36/197: $3\dmemory[29][31:0]
    37/197: $3\dmemory[28][31:0]
    38/197: $3\dmemory[27][31:0]
    39/197: $3\dmemory[26][31:0]
    40/197: $3\dmemory[25][31:0]
    41/197: $3\dmemory[24][31:0]
    42/197: $3\dmemory[23][31:0]
    43/197: $3\dmemory[22][31:0]
    44/197: $3\dmemory[21][31:0]
    45/197: $3\dmemory[20][31:0]
    46/197: $3\dmemory[19][31:0]
    47/197: $3\dmemory[18][31:0]
    48/197: $3\dmemory[17][31:0]
    49/197: $3\dmemory[16][31:0]
    50/197: $3\dmemory[15][31:0]
    51/197: $3\dmemory[14][31:0]
    52/197: $3\dmemory[13][31:0]
    53/197: $3\dmemory[12][31:0]
    54/197: $3\dmemory[11][31:0]
    55/197: $3\dmemory[10][31:0]
    56/197: $3\dmemory[9][31:0]
    57/197: $3\dmemory[8][31:0]
    58/197: $3\dmemory[7][31:0]
    59/197: $3\dmemory[6][31:0]
    60/197: $3\dmemory[5][31:0]
    61/197: $3\dmemory[4][31:0]
    62/197: $3\dmemory[3][31:0]
    63/197: $3\dmemory[2][31:0]
    64/197: $3\dmemory[1][31:0]
    65/197: $2\dmemory[63][31:0]
    66/197: $2\dmemory[62][31:0]
    67/197: $2\dmemory[61][31:0]
    68/197: $2\dmemory[60][31:0]
    69/197: $2\dmemory[59][31:0]
    70/197: $2\dmemory[58][31:0]
    71/197: $2\dmemory[57][31:0]
    72/197: $2\dmemory[56][31:0]
    73/197: $2\dmemory[55][31:0]
    74/197: $2\dmemory[54][31:0]
    75/197: $2\dmemory[53][31:0]
    76/197: $2\dmemory[52][31:0]
    77/197: $2\dmemory[51][31:0]
    78/197: $2\dmemory[50][31:0]
    79/197: $2\dmemory[49][31:0]
    80/197: $2\dmemory[48][31:0]
    81/197: $2\dmemory[47][31:0]
    82/197: $2\dmemory[46][31:0]
    83/197: $2\dmemory[45][31:0]
    84/197: $2\dmemory[44][31:0]
    85/197: $2\dmemory[43][31:0]
    86/197: $2\dmemory[42][31:0]
    87/197: $2\dmemory[41][31:0]
    88/197: $2\dmemory[40][31:0]
    89/197: $2\dmemory[39][31:0]
    90/197: $2\dmemory[38][31:0]
    91/197: $2\dmemory[37][31:0]
    92/197: $2\dmemory[36][31:0]
    93/197: $2\dmemory[35][31:0]
    94/197: $2\dmemory[34][31:0]
    95/197: $2\dmemory[33][31:0]
    96/197: $2\dmemory[32][31:0]
    97/197: $2\dmemory[31][31:0]
    98/197: $2\dmemory[30][31:0]
    99/197: $2\dmemory[29][31:0]
   100/197: $2\dmemory[28][31:0]
   101/197: $2\dmemory[27][31:0]
   102/197: $2\dmemory[26][31:0]
   103/197: $2\dmemory[25][31:0]
   104/197: $2\dmemory[24][31:0]
   105/197: $2\dmemory[23][31:0]
   106/197: $2\dmemory[22][31:0]
   107/197: $2\dmemory[21][31:0]
   108/197: $2\dmemory[20][31:0]
   109/197: $2\dmemory[19][31:0]
   110/197: $2\dmemory[18][31:0]
   111/197: $2\dmemory[17][31:0]
   112/197: $2\dmemory[16][31:0]
   113/197: $2\dmemory[15][31:0]
   114/197: $2\dmemory[14][31:0]
   115/197: $2\dmemory[13][31:0]
   116/197: $2\dmemory[12][31:0]
   117/197: $2\dmemory[11][31:0]
   118/197: $2\dmemory[10][31:0]
   119/197: $2\dmemory[9][31:0]
   120/197: $2\dmemory[8][31:0]
   121/197: $2\dmemory[7][31:0]
   122/197: $2\dmemory[6][31:0]
   123/197: $2\dmemory[5][31:0]
   124/197: $2\dmemory[4][31:0]
   125/197: $2\dmemory[3][31:0]
   126/197: $2\dmemory[2][31:0]
   127/197: $2\dmemory[1][31:0]
   128/197: $2\dmemory[0][31:0]
   129/197: $2$mem2reg_wr$\dmemory$./module/data_memory.v:28$261_ADDR[5:0]$269
   130/197: $2$mem2reg_wr$\dmemory$./module/data_memory.v:28$261_DATA[31:0]$270
   131/197: $1$mem2reg_wr$\dmemory$./module/data_memory.v:28$261_DATA[31:0]$268
   132/197: $1$mem2reg_wr$\dmemory$./module/data_memory.v:28$261_ADDR[5:0]$267
   133/197: $1\dmemory[63][31:0]
   134/197: $1\dmemory[62][31:0]
   135/197: $1\dmemory[61][31:0]
   136/197: $1\dmemory[60][31:0]
   137/197: $1\dmemory[59][31:0]
   138/197: $1\dmemory[58][31:0]
   139/197: $1\dmemory[57][31:0]
   140/197: $1\dmemory[56][31:0]
   141/197: $1\dmemory[55][31:0]
   142/197: $1\dmemory[54][31:0]
   143/197: $1\dmemory[53][31:0]
   144/197: $1\dmemory[52][31:0]
   145/197: $1\dmemory[51][31:0]
   146/197: $1\dmemory[50][31:0]
   147/197: $1\dmemory[49][31:0]
   148/197: $1\dmemory[48][31:0]
   149/197: $1\dmemory[47][31:0]
   150/197: $1\dmemory[46][31:0]
   151/197: $1\dmemory[45][31:0]
   152/197: $1\dmemory[44][31:0]
   153/197: $1\dmemory[43][31:0]
   154/197: $1\dmemory[42][31:0]
   155/197: $1\dmemory[41][31:0]
   156/197: $1\dmemory[40][31:0]
   157/197: $1\dmemory[39][31:0]
   158/197: $1\dmemory[38][31:0]
   159/197: $1\dmemory[37][31:0]
   160/197: $1\dmemory[36][31:0]
   161/197: $1\dmemory[35][31:0]
   162/197: $1\dmemory[34][31:0]
   163/197: $1\dmemory[33][31:0]
   164/197: $1\dmemory[32][31:0]
   165/197: $1\dmemory[31][31:0]
   166/197: $1\dmemory[30][31:0]
   167/197: $1\dmemory[29][31:0]
   168/197: $1\dmemory[28][31:0]
   169/197: $1\dmemory[27][31:0]
   170/197: $1\dmemory[26][31:0]
   171/197: $1\dmemory[25][31:0]
   172/197: $1\dmemory[24][31:0]
   173/197: $1\dmemory[23][31:0]
   174/197: $1\dmemory[22][31:0]
   175/197: $1\dmemory[21][31:0]
   176/197: $1\dmemory[20][31:0]
   177/197: $1\dmemory[19][31:0]
   178/197: $1\dmemory[18][31:0]
   179/197: $1\dmemory[17][31:0]
   180/197: $1\dmemory[16][31:0]
   181/197: $1\dmemory[15][31:0]
   182/197: $1\dmemory[14][31:0]
   183/197: $1\dmemory[13][31:0]
   184/197: $1\dmemory[12][31:0]
   185/197: $1\dmemory[11][31:0]
   186/197: $1\dmemory[10][31:0]
   187/197: $1\dmemory[9][31:0]
   188/197: $1\dmemory[8][31:0]
   189/197: $1\dmemory[7][31:0]
   190/197: $1\dmemory[6][31:0]
   191/197: $1\dmemory[5][31:0]
   192/197: $1\dmemory[4][31:0]
   193/197: $1\dmemory[3][31:0]
   194/197: $1\dmemory[2][31:0]
   195/197: $1\dmemory[1][31:0]
   196/197: $1\dmemory[0][31:0]
   197/197: $1\k[31:0]
Creating decoders for process `\alu.$proc$./module/alu.v:13$79'.
     1/2: $0\alu_out[31:0]
     2/2: $0\zero[0:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\alphacore.\clk_reg' from process `\alphacore.$proc$./module/alphacore.v:95$302'.
No latch inferred for signal `\alphacore.\multi_purpose_reg_write_reg' from process `\alphacore.$proc$./module/alphacore.v:95$302'.
No latch inferred for signal `\alphacore.\multi_purpose_read_addr_reg' from process `\alphacore.$proc$./module/alphacore.v:95$302'.
Latch inferred for signal `\alphacore.\clkrf_reg' from process `\alphacore.$proc$./module/alphacore.v:95$302': $auto$proc_dlatch.cc:427:proc_dlatch$6344
No latch inferred for signal `\register_file.$mem2reg_rd$\reg_file$./module/register_file.v:17$283_DATA' from process `\register_file.$proc$./module/register_file.v:0$297'.
No latch inferred for signal `\register_file.$mem2reg_rd$\reg_file$./module/register_file.v:16$282_DATA' from process `\register_file.$proc$./module/register_file.v:0$294'.
No latch inferred for signal `\instruction_memory.$mem2reg_rd$\Imemory$./module/instruction_memory.v:16$274_DATA' from process `\instruction_memory.$proc$./module/instruction_memory.v:0$276'.
No latch inferred for signal `\data_memory.$mem2reg_rd$\dmemory$./module/data_memory.v:17$260_DATA' from process `\data_memory.$proc$./module/data_memory.v:0$271'.
No latch inferred for signal `\alu.\alu_out' from process `\alu.$proc$./module/alu.v:13$79'.
No latch inferred for signal `\alu.\zero' from process `\alu.$proc$./module/alu.v:13$79'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\register_file.\k' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6345' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[0]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6346' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[1]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6347' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[2]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6348' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[3]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6349' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[4]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6350' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[5]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6351' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[6]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6352' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[7]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6353' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[8]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6354' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[9]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6355' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[10]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6356' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[11]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6357' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[12]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6358' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[13]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6359' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[14]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6360' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[15]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6361' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[16]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6362' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[17]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6363' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[18]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6364' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[19]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6365' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[20]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6366' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[21]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6367' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[22]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6368' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[23]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6369' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[24]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6370' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[25]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6371' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[26]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6372' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[27]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6373' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[28]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6374' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[29]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6375' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[30]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6376' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_file[31]' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6377' with positive edge clock and positive level reset.
Creating register for signal `\register_file.$mem2reg_wr$\reg_file$./module/register_file.v:29$284_ADDR' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6378' with positive edge clock and positive level reset.
Creating register for signal `\register_file.$mem2reg_wr$\reg_file$./module/register_file.v:29$284_DATA' using process `\register_file.$proc$./module/register_file.v:19$285'.
  created $adff cell `$procdff$6379' with positive edge clock and positive level reset.
Creating register for signal `\program_counter.\pc_out' using process `\program_counter.$proc$./module/program_counter.v:10$280'.
  created $adff cell `$procdff$6380' with positive edge clock and positive level reset.
Creating register for signal `\instruction_memory.\k' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6381' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[0]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6382' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[1]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6383' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[2]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6384' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[3]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6385' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[4]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6386' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[5]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6387' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[6]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6388' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[7]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6389' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[8]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6390' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[9]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6391' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[10]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6392' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[11]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6393' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[12]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6394' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[13]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6395' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[14]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6396' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[15]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6397' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[16]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6398' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[17]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6399' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[18]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6400' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[19]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6401' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[20]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6402' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[21]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6403' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[22]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6404' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[23]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6405' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[24]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6406' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[25]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6407' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[26]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6408' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[27]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6409' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[28]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6410' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[29]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6411' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[30]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6412' with positive edge clock.
Creating register for signal `\instruction_memory.\Imemory[31]' using process `\instruction_memory.$proc$./module/instruction_memory.v:18$275'.
  created $dff cell `$procdff$6413' with positive edge clock.
Creating register for signal `\data_memory.\k' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6414' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[0]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6415' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[1]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6416' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[2]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6417' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[3]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6418' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[4]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6419' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[5]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6420' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[6]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6421' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[7]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6422' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[8]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6423' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[9]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6424' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[10]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6425' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[11]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6426' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[12]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6427' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[13]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6428' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[14]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6429' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[15]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6430' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[16]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6431' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[17]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6432' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[18]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6433' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[19]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6434' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[20]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6435' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[21]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6436' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[22]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6437' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[23]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6438' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[24]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6439' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[25]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6440' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[26]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6441' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[27]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6442' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[28]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6443' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[29]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6444' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[30]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6445' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[31]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6446' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[32]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6447' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[33]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6448' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[34]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6449' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[35]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6450' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[36]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6451' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[37]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6452' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[38]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6453' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[39]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6454' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[40]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6455' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[41]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6456' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[42]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6457' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[43]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6458' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[44]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6459' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[45]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6460' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[46]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6461' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[47]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6462' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[48]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6463' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[49]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6464' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[50]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6465' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[51]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6466' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[52]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6467' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[53]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6468' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[54]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6469' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[55]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6470' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[56]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6471' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[57]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6472' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[58]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6473' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[59]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6474' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[60]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6475' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[61]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6476' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[62]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6477' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.\dmemory[63]' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6478' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.$mem2reg_wr$\dmemory$./module/data_memory.v:28$261_ADDR' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6479' with positive edge clock and positive level reset.
Creating register for signal `\data_memory.$mem2reg_wr$\dmemory$./module/data_memory.v:28$261_DATA' using process `\data_memory.$proc$./module/data_memory.v:19$263'.
  created $adff cell `$procdff$6480' with positive edge clock and positive level reset.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\alphacore.$proc$./module/alphacore.v:95$302'.
Removing empty process `alphacore.$proc$./module/alphacore.v:95$302'.
Found and cleaned up 1 empty switch in `\register_file.$proc$./module/register_file.v:0$297'.
Removing empty process `register_file.$proc$./module/register_file.v:0$297'.
Found and cleaned up 1 empty switch in `\register_file.$proc$./module/register_file.v:0$294'.
Removing empty process `register_file.$proc$./module/register_file.v:0$294'.
Found and cleaned up 2 empty switches in `\register_file.$proc$./module/register_file.v:19$285'.
Removing empty process `register_file.$proc$./module/register_file.v:19$285'.
Removing empty process `program_counter.$proc$./module/program_counter.v:10$280'.
Found and cleaned up 1 empty switch in `\instruction_memory.$proc$./module/instruction_memory.v:0$276'.
Removing empty process `instruction_memory.$proc$./module/instruction_memory.v:0$276'.
Removing empty process `instruction_memory.$proc$./module/instruction_memory.v:18$275'.
Found and cleaned up 1 empty switch in `\data_memory.$proc$./module/data_memory.v:0$271'.
Removing empty process `data_memory.$proc$./module/data_memory.v:0$271'.
Found and cleaned up 2 empty switches in `\data_memory.$proc$./module/data_memory.v:19$263'.
Removing empty process `data_memory.$proc$./module/data_memory.v:19$263'.
Found and cleaned up 3 empty switches in `\alu.$proc$./module/alu.v:13$79'.
Removing empty process `alu.$proc$./module/alu.v:13$79'.
Cleaned up 12 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
<suppressed ~5 debug messages>
Optimizing module sign_extension.
Optimizing module register_file.
<suppressed ~36 debug messages>
Optimizing module program_counter.
<suppressed ~1 debug messages>
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module jump_shiftleft2.
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module data_memory.
<suppressed ~66 debug messages>
Optimizing module control.
Optimizing module branch_shiftleft2.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module alucontrol.
Optimizing module alu_add_only.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module sign_extension.
Optimizing module register_file.
Optimizing module program_counter.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module jump_shiftleft2.
Optimizing module instruction_memory.
Optimizing module data_memory.
Optimizing module control.
Optimizing module branch_shiftleft2.
Optimizing module alu.
Optimizing module alucontrol.
Optimizing module alu_add_only.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \sign_extension..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \alu_add_only..
Removed 12 unused cells and 714 unused wires.
<suppressed ~35 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101...
Checking module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000...
Checking module alphacore...
Warning: Wire alphacore.\aluSrc is used but has no driver.
Warning: Wire alphacore.\clknormal is used but has no driver.
Checking module alu...
Checking module alu_add_only...
Checking module alucontrol...
Checking module branch_shiftleft2...
Checking module control...
Checking module data_memory...
Checking module instruction_memory...
Warning: Wire instruction_memory.\Imemory[32] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[32] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[33] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[34] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[35] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[36] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[37] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[38] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[39] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[40] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[41] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[42] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[43] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[44] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[45] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[46] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[47] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[48] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[49] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[50] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[51] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[52] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[53] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[54] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[55] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[56] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[57] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[58] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[59] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[60] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[61] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[62] [0] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [31] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [30] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [29] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [28] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [27] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [26] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [25] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [24] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [23] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [22] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [21] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [20] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [19] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [18] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [17] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [16] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [15] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [14] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [13] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [12] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [11] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [10] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [9] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [8] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [7] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [6] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [5] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [4] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [3] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [2] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [1] is used but has no driver.
Warning: Wire instruction_memory.\Imemory[63] [0] is used but has no driver.
Checking module jump_shiftleft2...
Checking module program_counter...
Checking module register_file...
Checking module sign_extension...
Found and reported 1026 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
<suppressed ~32 debug messages>
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
<suppressed ~135 debug messages>
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
<suppressed ~399 debug messages>
Finding identical cells in module `\data_memory'.
<suppressed ~12288 debug messages>
Finding identical cells in module `\instruction_memory'.
<suppressed ~15 debug messages>
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
<suppressed ~2976 debug messages>
Finding identical cells in module `\sign_extension'.
Removed a total of 5273 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3805.
    dead port 2/2 on $mux $procmux$4213.
    dead port 2/2 on $mux $procmux$4009.
    dead port 2/2 on $mux $procmux$2105.
    dead port 2/2 on $mux $procmux$1969.
    dead port 2/2 on $mux $procmux$5369.
    dead port 2/2 on $mux $procmux$4893.
    dead port 2/2 on $mux $procmux$1833.
    dead port 2/2 on $mux $procmux$3261.
    dead port 2/2 on $mux $procmux$2581.
    dead port 2/2 on $mux $procmux$5641.
    dead port 2/2 on $mux $procmux$2921.
    dead port 2/2 on $mux $procmux$4689.
    dead port 2/2 on $mux $procmux$5913.
    dead port 2/2 on $mux $procmux$3465.
    dead port 2/2 on $mux $procmux$5165.
    dead port 2/2 on $mux $procmux$2445.
    dead port 2/2 on $mux $procmux$4485.
    dead port 2/2 on $mux $procmux$3669.
    dead port 2/2 on $mux $procmux$4281.
    dead port 2/2 on $mux $procmux$3873.
    dead port 2/2 on $mux $procmux$4077.
    dead port 2/2 on $mux $procmux$5437.
    dead port 2/2 on $mux $procmux$4961.
    dead port 2/2 on $mux $procmux$3125.
    dead port 2/2 on $mux $procmux$2785.
    dead port 2/2 on $mux $procmux$2309.
    dead port 2/2 on $mux $procmux$5709.
    dead port 2/2 on $mux $procmux$2173.
    dead port 2/2 on $mux $procmux$5981.
    dead port 2/2 on $mux $procmux$4757.
    dead port 2/2 on $mux $procmux$3329.
    dead port 2/2 on $mux $procmux$5233.
    dead port 2/2 on $mux $procmux$2037.
    dead port 2/2 on $mux $procmux$2649.
    dead port 2/2 on $mux $procmux$2989.
    dead port 2/2 on $mux $procmux$4553.
    dead port 2/2 on $mux $procmux$3533.
    dead port 2/2 on $mux $procmux$1901.
    dead port 2/2 on $mux $procmux$5505.
    dead port 2/2 on $mux $procmux$4349.
    dead port 2/2 on $mux $procmux$3737.
    dead port 2/2 on $mux $procmux$5029.
    dead port 2/2 on $mux $procmux$4145.
    dead port 2/2 on $mux $procmux$3941.
    dead port 2/2 on $mux $procmux$5777.
    dead port 2/2 on $mux $procmux$2513.
    dead port 2/2 on $mux $procmux$6049.
    dead port 2/2 on $mux $procmux$3193.
    dead port 2/2 on $mux $procmux$4825.
    dead port 2/2 on $mux $procmux$2853.
    dead port 2/2 on $mux $procmux$5301.
    dead port 2/2 on $mux $procmux$2377.
    dead port 2/2 on $mux $procmux$3397.
    dead port 2/2 on $mux $procmux$4621.
    dead port 2/2 on $mux $procmux$5573.
    dead port 2/2 on $mux $procmux$2241.
    dead port 2/2 on $mux $procmux$3601.
    dead port 2/2 on $mux $procmux$5097.
    dead port 2/2 on $mux $procmux$5845.
    dead port 2/2 on $mux $procmux$4417.
    dead port 2/2 on $mux $procmux$2717.
    dead port 2/2 on $mux $procmux$3057.
    dead port 2/2 on $mux $procmux$6117.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/65 on $pmux $procmux$1637.
    dead port 2/65 on $pmux $procmux$1637.
    dead port 3/65 on $pmux $procmux$1637.
    dead port 4/65 on $pmux $procmux$1637.
    dead port 5/65 on $pmux $procmux$1637.
    dead port 6/65 on $pmux $procmux$1637.
    dead port 7/65 on $pmux $procmux$1637.
    dead port 8/65 on $pmux $procmux$1637.
    dead port 9/65 on $pmux $procmux$1637.
    dead port 10/65 on $pmux $procmux$1637.
    dead port 11/65 on $pmux $procmux$1637.
    dead port 12/65 on $pmux $procmux$1637.
    dead port 13/65 on $pmux $procmux$1637.
    dead port 14/65 on $pmux $procmux$1637.
    dead port 15/65 on $pmux $procmux$1637.
    dead port 16/65 on $pmux $procmux$1637.
    dead port 17/65 on $pmux $procmux$1637.
    dead port 18/65 on $pmux $procmux$1637.
    dead port 19/65 on $pmux $procmux$1637.
    dead port 20/65 on $pmux $procmux$1637.
    dead port 21/65 on $pmux $procmux$1637.
    dead port 22/65 on $pmux $procmux$1637.
    dead port 23/65 on $pmux $procmux$1637.
    dead port 24/65 on $pmux $procmux$1637.
    dead port 25/65 on $pmux $procmux$1637.
    dead port 26/65 on $pmux $procmux$1637.
    dead port 27/65 on $pmux $procmux$1637.
    dead port 28/65 on $pmux $procmux$1637.
    dead port 29/65 on $pmux $procmux$1637.
    dead port 30/65 on $pmux $procmux$1637.
    dead port 31/65 on $pmux $procmux$1637.
    dead port 32/65 on $pmux $procmux$1637.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$777.
    dead port 2/2 on $mux $procmux$561.
    dead port 2/2 on $mux $procmux$813.
    dead port 2/2 on $mux $procmux$597.
    dead port 2/2 on $mux $procmux$1173.
    dead port 2/2 on $mux $procmux$1101.
    dead port 2/2 on $mux $procmux$1029.
    dead port 2/2 on $mux $procmux$1353.
    dead port 2/2 on $mux $procmux$849.
    dead port 2/2 on $mux $procmux$1461.
    dead port 2/2 on $mux $procmux$1281.
    dead port 2/2 on $mux $procmux$633.
    dead port 2/2 on $mux $procmux$417.
    dead port 2/2 on $mux $procmux$1209.
    dead port 2/2 on $mux $procmux$1389.
    dead port 2/2 on $mux $procmux$885.
    dead port 2/2 on $mux $procmux$1137.
    dead port 2/2 on $mux $procmux$1065.
    dead port 2/2 on $mux $procmux$1497.
    dead port 2/2 on $mux $procmux$669.
    dead port 2/2 on $mux $procmux$453.
    dead port 2/2 on $mux $procmux$1317.
    dead port 2/2 on $mux $procmux$921.
    dead port 2/2 on $mux $procmux$1245.
    dead port 2/2 on $mux $procmux$1425.
    dead port 2/2 on $mux $procmux$705.
    dead port 2/2 on $mux $procmux$1533.
    dead port 2/2 on $mux $procmux$489.
    dead port 2/2 on $mux $procmux$957.
    dead port 2/2 on $mux $procmux$741.
    dead port 2/2 on $mux $procmux$525.
    dead port 2/2 on $mux $procmux$993.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 128 multiplexer ports.
<suppressed ~108 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
    New ctrl vector for $pmux cell $procmux$5168: { $procmux$1752_CMP $auto$opt_reduce.cc:134:opt_pmux$6482 }
    New ctrl vector for $pmux cell $procmux$2448: { $procmux$1712_CMP $auto$opt_reduce.cc:134:opt_pmux$6484 }
    New ctrl vector for $pmux cell $procmux$4488: { $procmux$1742_CMP $auto$opt_reduce.cc:134:opt_pmux$6486 }
    New ctrl vector for $pmux cell $procmux$3672: { $procmux$1730_CMP $auto$opt_reduce.cc:134:opt_pmux$6488 }
    New ctrl vector for $pmux cell $procmux$4284: { $procmux$1739_CMP $auto$opt_reduce.cc:134:opt_pmux$6490 }
    New ctrl vector for $pmux cell $procmux$3876: { $procmux$1733_CMP $auto$opt_reduce.cc:134:opt_pmux$6492 }
    New ctrl vector for $pmux cell $procmux$1972: { $procmux$1705_CMP $auto$opt_reduce.cc:134:opt_pmux$6494 }
    New ctrl vector for $pmux cell $procmux$4080: { $procmux$1736_CMP $auto$opt_reduce.cc:134:opt_pmux$6496 }
    New ctrl vector for $pmux cell $procmux$4216: { $procmux$1738_CMP $auto$opt_reduce.cc:134:opt_pmux$6498 }
    New ctrl vector for $pmux cell $procmux$5440: { $procmux$1756_CMP $auto$opt_reduce.cc:134:opt_pmux$6500 }
    New ctrl vector for $pmux cell $procmux$5372: { $procmux$1755_CMP $auto$opt_reduce.cc:134:opt_pmux$6502 }
    New ctrl vector for $pmux cell $procmux$4964: { $procmux$1749_CMP $auto$opt_reduce.cc:134:opt_pmux$6504 }
    New ctrl vector for $pmux cell $procmux$3128: { $procmux$1722_CMP $auto$opt_reduce.cc:134:opt_pmux$6506 }
    New ctrl vector for $pmux cell $procmux$4896: { $procmux$1748_CMP $auto$opt_reduce.cc:134:opt_pmux$6508 }
    New ctrl vector for $pmux cell $procmux$2788: { $procmux$1717_CMP $auto$opt_reduce.cc:134:opt_pmux$6510 }
    New ctrl vector for $pmux cell $procmux$2312: { $procmux$1710_CMP $auto$opt_reduce.cc:134:opt_pmux$6512 }
    New ctrl vector for $pmux cell $procmux$5712: { $procmux$1760_CMP $auto$opt_reduce.cc:134:opt_pmux$6514 }
    New ctrl vector for $pmux cell $procmux$2176: { $procmux$1708_CMP $auto$opt_reduce.cc:134:opt_pmux$6516 }
    New ctrl vector for $pmux cell $procmux$1836: { $auto$opt_reduce.cc:134:opt_pmux$6518 $procmux$1703_CMP }
    New ctrl vector for $pmux cell $procmux$5984: { $procmux$1764_CMP $auto$opt_reduce.cc:134:opt_pmux$6520 }
    New ctrl vector for $pmux cell $procmux$4760: { $procmux$1746_CMP $auto$opt_reduce.cc:134:opt_pmux$6522 }
    New ctrl vector for $pmux cell $procmux$3332: { $procmux$1725_CMP $auto$opt_reduce.cc:134:opt_pmux$6524 }
    New ctrl vector for $pmux cell $procmux$5236: { $procmux$1753_CMP $auto$opt_reduce.cc:134:opt_pmux$6526 }
    New ctrl vector for $pmux cell $procmux$2040: { $procmux$1706_CMP $auto$opt_reduce.cc:134:opt_pmux$6528 }
    New ctrl vector for $pmux cell $procmux$2652: { $procmux$1715_CMP $auto$opt_reduce.cc:134:opt_pmux$6530 }
    New ctrl vector for $pmux cell $procmux$3264: { $procmux$1724_CMP $auto$opt_reduce.cc:134:opt_pmux$6532 }
    New ctrl vector for $pmux cell $procmux$2992: { $procmux$1720_CMP $auto$opt_reduce.cc:134:opt_pmux$6534 }
    New ctrl vector for $pmux cell $procmux$4012: { $procmux$1735_CMP $auto$opt_reduce.cc:134:opt_pmux$6536 }
    New ctrl vector for $pmux cell $procmux$4556: { $procmux$1743_CMP $auto$opt_reduce.cc:134:opt_pmux$6538 }
    New ctrl vector for $pmux cell $procmux$2584: { $procmux$1714_CMP $auto$opt_reduce.cc:134:opt_pmux$6540 }
    New ctrl vector for $pmux cell $procmux$3536: { $procmux$1728_CMP $auto$opt_reduce.cc:134:opt_pmux$6542 }
    New ctrl vector for $pmux cell $procmux$1904: { $procmux$1704_CMP $auto$opt_reduce.cc:134:opt_pmux$6544 }
    New ctrl vector for $pmux cell $procmux$1768: { $procmux$1766_CMP $auto$opt_reduce.cc:134:opt_pmux$6546 }
    New ctrl vector for $pmux cell $procmux$5508: { $procmux$1757_CMP $auto$opt_reduce.cc:134:opt_pmux$6548 }
    New ctrl vector for $pmux cell $procmux$4352: { $procmux$1740_CMP $auto$opt_reduce.cc:134:opt_pmux$6550 }
    New ctrl vector for $pmux cell $procmux$3740: { $procmux$1731_CMP $auto$opt_reduce.cc:134:opt_pmux$6552 }
    New ctrl vector for $pmux cell $procmux$5032: { $procmux$1750_CMP $auto$opt_reduce.cc:134:opt_pmux$6554 }
    New ctrl vector for $pmux cell $procmux$4148: { $procmux$1737_CMP $auto$opt_reduce.cc:134:opt_pmux$6556 }
    New ctrl vector for $pmux cell $procmux$3944: { $procmux$1734_CMP $auto$opt_reduce.cc:134:opt_pmux$6558 }
    New ctrl vector for $pmux cell $procmux$5644: { $procmux$1759_CMP $auto$opt_reduce.cc:134:opt_pmux$6560 }
    New ctrl vector for $pmux cell $procmux$5780: { $procmux$1761_CMP $auto$opt_reduce.cc:134:opt_pmux$6562 }
    New ctrl vector for $pmux cell $procmux$2516: { $procmux$1713_CMP $auto$opt_reduce.cc:134:opt_pmux$6564 }
    New ctrl vector for $pmux cell $procmux$6052: { $procmux$1765_CMP $auto$opt_reduce.cc:134:opt_pmux$6566 }
    New ctrl vector for $pmux cell $procmux$3196: { $procmux$1723_CMP $auto$opt_reduce.cc:134:opt_pmux$6568 }
    New ctrl vector for $pmux cell $procmux$2924: { $procmux$1719_CMP $auto$opt_reduce.cc:134:opt_pmux$6570 }
    New ctrl vector for $pmux cell $procmux$4828: { $procmux$1747_CMP $auto$opt_reduce.cc:134:opt_pmux$6572 }
    New ctrl vector for $pmux cell $procmux$3808: { $procmux$1732_CMP $auto$opt_reduce.cc:134:opt_pmux$6574 }
    New ctrl vector for $pmux cell $procmux$2856: { $procmux$1718_CMP $auto$opt_reduce.cc:134:opt_pmux$6576 }
    New ctrl vector for $pmux cell $procmux$4692: { $procmux$1745_CMP $auto$opt_reduce.cc:134:opt_pmux$6578 }
    New ctrl vector for $pmux cell $procmux$5304: { $procmux$1754_CMP $auto$opt_reduce.cc:134:opt_pmux$6580 }
    New ctrl vector for $pmux cell $procmux$2380: { $procmux$1711_CMP $auto$opt_reduce.cc:134:opt_pmux$6582 }
    New ctrl vector for $pmux cell $procmux$3400: { $procmux$1726_CMP $auto$opt_reduce.cc:134:opt_pmux$6584 }
    New ctrl vector for $pmux cell $procmux$4624: { $procmux$1744_CMP $auto$opt_reduce.cc:134:opt_pmux$6586 }
    New ctrl vector for $pmux cell $procmux$5576: { $procmux$1758_CMP $auto$opt_reduce.cc:134:opt_pmux$6588 }
    New ctrl vector for $pmux cell $procmux$2244: { $procmux$1709_CMP $auto$opt_reduce.cc:134:opt_pmux$6590 }
    New ctrl vector for $pmux cell $procmux$3604: { $procmux$1729_CMP $auto$opt_reduce.cc:134:opt_pmux$6592 }
    New ctrl vector for $pmux cell $procmux$2108: { $procmux$1707_CMP $auto$opt_reduce.cc:134:opt_pmux$6594 }
    New ctrl vector for $pmux cell $procmux$5100: { $procmux$1751_CMP $auto$opt_reduce.cc:134:opt_pmux$6596 }
    New ctrl vector for $pmux cell $procmux$5916: { $procmux$1763_CMP $auto$opt_reduce.cc:134:opt_pmux$6598 }
    New ctrl vector for $pmux cell $procmux$5848: { $procmux$1762_CMP $auto$opt_reduce.cc:134:opt_pmux$6600 }
    New ctrl vector for $pmux cell $procmux$4420: { $procmux$1741_CMP $auto$opt_reduce.cc:134:opt_pmux$6602 }
    New ctrl vector for $pmux cell $procmux$3468: { $procmux$1727_CMP $auto$opt_reduce.cc:134:opt_pmux$6604 }
    New ctrl vector for $pmux cell $procmux$2720: { $procmux$1716_CMP $auto$opt_reduce.cc:134:opt_pmux$6606 }
    New ctrl vector for $pmux cell $procmux$3060: { $procmux$1721_CMP $auto$opt_reduce.cc:134:opt_pmux$6608 }
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
    New ctrl vector for $pmux cell $procmux$1637: { $procmux$1701_CMP $procmux$1700_CMP $procmux$1699_CMP $procmux$1698_CMP $procmux$1697_CMP $procmux$1696_CMP $procmux$1695_CMP $procmux$1694_CMP $procmux$1692_CMP $procmux$1691_CMP $auto$opt_reduce.cc:134:opt_pmux$6614 $procmux$1689_CMP $procmux$1688_CMP $procmux$1687_CMP $procmux$1686_CMP $procmux$1685_CMP $procmux$1684_CMP $procmux$1683_CMP $procmux$1682_CMP $procmux$1680_CMP $procmux$1679_CMP $procmux$1677_CMP $procmux$1676_CMP $procmux$1674_CMP $procmux$1673_CMP $auto$opt_reduce.cc:134:opt_pmux$6612 $auto$opt_reduce.cc:134:opt_pmux$6610 }
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
    New ctrl vector for $pmux cell $procmux$816: { $procmux$1008_CMP $auto$opt_reduce.cc:134:opt_pmux$6616 }
    New ctrl vector for $pmux cell $procmux$384: { $procmux$1028_CMP $auto$opt_reduce.cc:134:opt_pmux$6618 }
    New ctrl vector for $pmux cell $procmux$600: { $procmux$1002_CMP $auto$opt_reduce.cc:134:opt_pmux$6620 }
    New ctrl vector for $pmux cell $procmux$1176: { $procmux$1018_CMP $auto$opt_reduce.cc:134:opt_pmux$6622 }
    New ctrl vector for $pmux cell $procmux$1104: { $procmux$1016_CMP $auto$opt_reduce.cc:134:opt_pmux$6624 }
    New ctrl vector for $pmux cell $procmux$1032: { $procmux$1014_CMP $auto$opt_reduce.cc:134:opt_pmux$6626 }
    New ctrl vector for $pmux cell $procmux$1356: { $procmux$1023_CMP $auto$opt_reduce.cc:134:opt_pmux$6628 }
    New ctrl vector for $pmux cell $procmux$852: { $procmux$1009_CMP $auto$opt_reduce.cc:134:opt_pmux$6630 }
    New ctrl vector for $pmux cell $procmux$1464: { $procmux$1026_CMP $auto$opt_reduce.cc:134:opt_pmux$6632 }
    New ctrl vector for $pmux cell $procmux$1284: { $procmux$1021_CMP $auto$opt_reduce.cc:134:opt_pmux$6634 }
    New ctrl vector for $pmux cell $procmux$636: { $procmux$1003_CMP $auto$opt_reduce.cc:134:opt_pmux$6636 }
    New ctrl vector for $pmux cell $procmux$420: { $auto$opt_reduce.cc:134:opt_pmux$6638 $procmux$1033_CMP }
    New ctrl vector for $pmux cell $procmux$1212: { $procmux$1019_CMP $auto$opt_reduce.cc:134:opt_pmux$6640 }
    New ctrl vector for $pmux cell $procmux$1392: { $procmux$1024_CMP $auto$opt_reduce.cc:134:opt_pmux$6642 }
    New ctrl vector for $pmux cell $procmux$888: { $procmux$1010_CMP $auto$opt_reduce.cc:134:opt_pmux$6644 }
    New ctrl vector for $pmux cell $procmux$1140: { $procmux$1017_CMP $auto$opt_reduce.cc:134:opt_pmux$6646 }
    New ctrl vector for $pmux cell $procmux$1068: { $procmux$1015_CMP $auto$opt_reduce.cc:134:opt_pmux$6648 }
    New ctrl vector for $pmux cell $procmux$780: { $procmux$1007_CMP $auto$opt_reduce.cc:134:opt_pmux$6650 }
    New ctrl vector for $pmux cell $procmux$1500: { $procmux$1027_CMP $auto$opt_reduce.cc:134:opt_pmux$6652 }
    New ctrl vector for $pmux cell $procmux$672: { $procmux$1004_CMP $auto$opt_reduce.cc:134:opt_pmux$6654 }
    New ctrl vector for $pmux cell $procmux$456: { $procmux$1034_CMP $auto$opt_reduce.cc:134:opt_pmux$6656 }
    New ctrl vector for $pmux cell $procmux$1320: { $procmux$1022_CMP $auto$opt_reduce.cc:134:opt_pmux$6658 }
    New ctrl vector for $pmux cell $procmux$924: { $procmux$1011_CMP $auto$opt_reduce.cc:134:opt_pmux$6660 }
    New ctrl vector for $pmux cell $procmux$1248: { $procmux$1020_CMP $auto$opt_reduce.cc:134:opt_pmux$6662 }
    New ctrl vector for $pmux cell $procmux$1428: { $procmux$1025_CMP $auto$opt_reduce.cc:134:opt_pmux$6664 }
    New ctrl vector for $pmux cell $procmux$708: { $procmux$1005_CMP $auto$opt_reduce.cc:134:opt_pmux$6666 }
    New ctrl vector for $pmux cell $procmux$492: { $procmux$1035_CMP $auto$opt_reduce.cc:134:opt_pmux$6668 }
    New ctrl vector for $pmux cell $procmux$564: { $procmux$1001_CMP $auto$opt_reduce.cc:134:opt_pmux$6670 }
    New ctrl vector for $pmux cell $procmux$960: { $procmux$1012_CMP $auto$opt_reduce.cc:134:opt_pmux$6672 }
    New ctrl vector for $pmux cell $procmux$744: { $procmux$1006_CMP $auto$opt_reduce.cc:134:opt_pmux$6674 }
    New ctrl vector for $pmux cell $procmux$528: { $procmux$1000_CMP $auto$opt_reduce.cc:134:opt_pmux$6676 }
    New ctrl vector for $pmux cell $procmux$996: { $procmux$1013_CMP $auto$opt_reduce.cc:134:opt_pmux$6678 }
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 97 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 1-bit at position 26 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 1-bit at position 27 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 1-bit at position 31 on $procdff$6386 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 1-bit at position 26 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 1-bit at position 27 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 1-bit at position 31 on $procdff$6387 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 1-bit at position 11 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 1-bit at position 15 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 1-bit at position 24 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6388 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 12 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 15 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 24 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6389 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 1-bit at position 17 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 1-bit at position 21 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 1-bit at position 25 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 1-bit at position 28 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6390 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 1-bit at position 26 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 1-bit at position 27 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 1-bit at position 31 on $procdff$6391 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 6 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 17 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 21 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 25 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 28 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6392 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 17 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 26 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 27 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 1-bit at position 31 on $procdff$6394 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 17 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 25 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 1-bit at position 28 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6395 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 13 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 15 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 20 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 22 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 25 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6396 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 1-bit at position 23 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 1-bit at position 25 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 1-bit at position 28 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6397 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 1-bit at position 12 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 1-bit at position 15 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 1-bit at position 21 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 1-bit at position 25 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6398 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 1-bit at position 27 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6399 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6400 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6401 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 1-bit at position 3 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 1-bit at position 4 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 1-bit at position 27 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6402 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6403 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6404 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6382 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6406 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6407 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 4 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6383 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6409 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 1-bit at position 1 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 1-bit at position 29 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6410 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 1-bit at position 15 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 1-bit at position 24 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6384 ($dff) from module instruction_memory.
Setting constant 0-bit at position 0 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 2 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 5 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 15 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 16 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 19 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 24 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6412 ($dff) from module instruction_memory.
Setting constant 1-bit at position 0 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 1 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 1-bit at position 2 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 3 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 4 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 1-bit at position 5 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 6 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 7 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 8 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 9 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 10 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 11 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 12 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 13 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 14 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 1-bit at position 15 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 1-bit at position 16 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 17 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 18 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 1-bit at position 19 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 20 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 21 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 22 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 23 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 1-bit at position 24 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 25 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 26 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 27 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 28 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 29 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 30 on $procdff$6385 ($dff) from module instruction_memory.
Setting constant 0-bit at position 31 on $procdff$6385 ($dff) from module instruction_memory.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 0 unused cells and 5427 unused wires.
<suppressed ~38 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6478 ($adff) from module data_memory (D = $3\dmemory[63][31:0], Q = \dmemory[63]).
Adding EN signal on $procdff$6477 ($adff) from module data_memory (D = $3\dmemory[62][31:0], Q = \dmemory[62]).
Adding EN signal on $procdff$6476 ($adff) from module data_memory (D = $3\dmemory[61][31:0], Q = \dmemory[61]).
Adding EN signal on $procdff$6475 ($adff) from module data_memory (D = $3\dmemory[60][31:0], Q = \dmemory[60]).
Adding EN signal on $procdff$6474 ($adff) from module data_memory (D = $3\dmemory[59][31:0], Q = \dmemory[59]).
Adding EN signal on $procdff$6473 ($adff) from module data_memory (D = $3\dmemory[58][31:0], Q = \dmemory[58]).
Adding EN signal on $procdff$6472 ($adff) from module data_memory (D = $3\dmemory[57][31:0], Q = \dmemory[57]).
Adding EN signal on $procdff$6471 ($adff) from module data_memory (D = $3\dmemory[56][31:0], Q = \dmemory[56]).
Adding EN signal on $procdff$6470 ($adff) from module data_memory (D = $3\dmemory[55][31:0], Q = \dmemory[55]).
Adding EN signal on $procdff$6469 ($adff) from module data_memory (D = $3\dmemory[54][31:0], Q = \dmemory[54]).
Adding EN signal on $procdff$6468 ($adff) from module data_memory (D = $3\dmemory[53][31:0], Q = \dmemory[53]).
Adding EN signal on $procdff$6467 ($adff) from module data_memory (D = $3\dmemory[52][31:0], Q = \dmemory[52]).
Adding EN signal on $procdff$6466 ($adff) from module data_memory (D = $3\dmemory[51][31:0], Q = \dmemory[51]).
Adding EN signal on $procdff$6465 ($adff) from module data_memory (D = $3\dmemory[50][31:0], Q = \dmemory[50]).
Adding EN signal on $procdff$6464 ($adff) from module data_memory (D = $3\dmemory[49][31:0], Q = \dmemory[49]).
Adding EN signal on $procdff$6463 ($adff) from module data_memory (D = $3\dmemory[48][31:0], Q = \dmemory[48]).
Adding EN signal on $procdff$6462 ($adff) from module data_memory (D = $3\dmemory[47][31:0], Q = \dmemory[47]).
Adding EN signal on $procdff$6461 ($adff) from module data_memory (D = $3\dmemory[46][31:0], Q = \dmemory[46]).
Adding EN signal on $procdff$6460 ($adff) from module data_memory (D = $3\dmemory[45][31:0], Q = \dmemory[45]).
Adding EN signal on $procdff$6459 ($adff) from module data_memory (D = $3\dmemory[44][31:0], Q = \dmemory[44]).
Adding EN signal on $procdff$6458 ($adff) from module data_memory (D = $3\dmemory[43][31:0], Q = \dmemory[43]).
Adding EN signal on $procdff$6457 ($adff) from module data_memory (D = $3\dmemory[42][31:0], Q = \dmemory[42]).
Adding EN signal on $procdff$6456 ($adff) from module data_memory (D = $3\dmemory[41][31:0], Q = \dmemory[41]).
Adding EN signal on $procdff$6455 ($adff) from module data_memory (D = $3\dmemory[40][31:0], Q = \dmemory[40]).
Adding EN signal on $procdff$6454 ($adff) from module data_memory (D = $3\dmemory[39][31:0], Q = \dmemory[39]).
Adding EN signal on $procdff$6453 ($adff) from module data_memory (D = $3\dmemory[38][31:0], Q = \dmemory[38]).
Adding EN signal on $procdff$6452 ($adff) from module data_memory (D = $3\dmemory[37][31:0], Q = \dmemory[37]).
Adding EN signal on $procdff$6451 ($adff) from module data_memory (D = $3\dmemory[36][31:0], Q = \dmemory[36]).
Adding EN signal on $procdff$6450 ($adff) from module data_memory (D = $3\dmemory[35][31:0], Q = \dmemory[35]).
Adding EN signal on $procdff$6449 ($adff) from module data_memory (D = $3\dmemory[34][31:0], Q = \dmemory[34]).
Adding EN signal on $procdff$6448 ($adff) from module data_memory (D = $3\dmemory[33][31:0], Q = \dmemory[33]).
Adding EN signal on $procdff$6447 ($adff) from module data_memory (D = $3\dmemory[32][31:0], Q = \dmemory[32]).
Adding EN signal on $procdff$6446 ($adff) from module data_memory (D = $3\dmemory[31][31:0], Q = \dmemory[31]).
Adding EN signal on $procdff$6445 ($adff) from module data_memory (D = $3\dmemory[30][31:0], Q = \dmemory[30]).
Adding EN signal on $procdff$6444 ($adff) from module data_memory (D = $3\dmemory[29][31:0], Q = \dmemory[29]).
Adding EN signal on $procdff$6443 ($adff) from module data_memory (D = $3\dmemory[28][31:0], Q = \dmemory[28]).
Adding EN signal on $procdff$6442 ($adff) from module data_memory (D = $3\dmemory[27][31:0], Q = \dmemory[27]).
Adding EN signal on $procdff$6441 ($adff) from module data_memory (D = $3\dmemory[26][31:0], Q = \dmemory[26]).
Adding EN signal on $procdff$6440 ($adff) from module data_memory (D = $3\dmemory[25][31:0], Q = \dmemory[25]).
Adding EN signal on $procdff$6439 ($adff) from module data_memory (D = $3\dmemory[24][31:0], Q = \dmemory[24]).
Adding EN signal on $procdff$6438 ($adff) from module data_memory (D = $3\dmemory[23][31:0], Q = \dmemory[23]).
Adding EN signal on $procdff$6437 ($adff) from module data_memory (D = $3\dmemory[22][31:0], Q = \dmemory[22]).
Adding EN signal on $procdff$6436 ($adff) from module data_memory (D = $3\dmemory[21][31:0], Q = \dmemory[21]).
Adding EN signal on $procdff$6435 ($adff) from module data_memory (D = $3\dmemory[20][31:0], Q = \dmemory[20]).
Adding EN signal on $procdff$6434 ($adff) from module data_memory (D = $3\dmemory[19][31:0], Q = \dmemory[19]).
Adding EN signal on $procdff$6433 ($adff) from module data_memory (D = $3\dmemory[18][31:0], Q = \dmemory[18]).
Adding EN signal on $procdff$6432 ($adff) from module data_memory (D = $3\dmemory[17][31:0], Q = \dmemory[17]).
Adding EN signal on $procdff$6431 ($adff) from module data_memory (D = $3\dmemory[16][31:0], Q = \dmemory[16]).
Adding EN signal on $procdff$6430 ($adff) from module data_memory (D = $3\dmemory[15][31:0], Q = \dmemory[15]).
Adding EN signal on $procdff$6429 ($adff) from module data_memory (D = $3\dmemory[14][31:0], Q = \dmemory[14]).
Adding EN signal on $procdff$6428 ($adff) from module data_memory (D = $3\dmemory[13][31:0], Q = \dmemory[13]).
Adding EN signal on $procdff$6427 ($adff) from module data_memory (D = $3\dmemory[12][31:0], Q = \dmemory[12]).
Adding EN signal on $procdff$6426 ($adff) from module data_memory (D = $3\dmemory[11][31:0], Q = \dmemory[11]).
Adding EN signal on $procdff$6425 ($adff) from module data_memory (D = $3\dmemory[10][31:0], Q = \dmemory[10]).
Adding EN signal on $procdff$6424 ($adff) from module data_memory (D = $3\dmemory[9][31:0], Q = \dmemory[9]).
Adding EN signal on $procdff$6423 ($adff) from module data_memory (D = $3\dmemory[8][31:0], Q = \dmemory[8]).
Adding EN signal on $procdff$6422 ($adff) from module data_memory (D = $3\dmemory[7][31:0], Q = \dmemory[7]).
Adding EN signal on $procdff$6421 ($adff) from module data_memory (D = $3\dmemory[6][31:0], Q = \dmemory[6]).
Adding EN signal on $procdff$6420 ($adff) from module data_memory (D = $3\dmemory[5][31:0], Q = \dmemory[5]).
Adding EN signal on $procdff$6419 ($adff) from module data_memory (D = $3\dmemory[4][31:0], Q = \dmemory[4]).
Adding EN signal on $procdff$6418 ($adff) from module data_memory (D = $3\dmemory[3][31:0], Q = \dmemory[3]).
Adding EN signal on $procdff$6417 ($adff) from module data_memory (D = $3\dmemory[2][31:0], Q = \dmemory[2]).
Adding EN signal on $procdff$6416 ($adff) from module data_memory (D = $3\dmemory[1][31:0], Q = \dmemory[1]).
Adding EN signal on $procdff$6415 ($adff) from module data_memory (D = $3\dmemory[0][31:0], Q = \dmemory[0]).
Adding EN signal on $procdff$6377 ($adff) from module register_file (D = $3\reg_file[31][31:0], Q = \reg_file[31]).
Adding EN signal on $procdff$6376 ($adff) from module register_file (D = $3\reg_file[30][31:0], Q = \reg_file[30]).
Adding EN signal on $procdff$6375 ($adff) from module register_file (D = $3\reg_file[29][31:0], Q = \reg_file[29]).
Adding EN signal on $procdff$6374 ($adff) from module register_file (D = $3\reg_file[28][31:0], Q = \reg_file[28]).
Adding EN signal on $procdff$6373 ($adff) from module register_file (D = $3\reg_file[27][31:0], Q = \reg_file[27]).
Adding EN signal on $procdff$6372 ($adff) from module register_file (D = $3\reg_file[26][31:0], Q = \reg_file[26]).
Adding EN signal on $procdff$6371 ($adff) from module register_file (D = $3\reg_file[25][31:0], Q = \reg_file[25]).
Adding EN signal on $procdff$6370 ($adff) from module register_file (D = $3\reg_file[24][31:0], Q = \reg_file[24]).
Adding EN signal on $procdff$6369 ($adff) from module register_file (D = $3\reg_file[23][31:0], Q = \reg_file[23]).
Adding EN signal on $procdff$6368 ($adff) from module register_file (D = $3\reg_file[22][31:0], Q = \reg_file[22]).
Adding EN signal on $procdff$6367 ($adff) from module register_file (D = $3\reg_file[21][31:0], Q = \reg_file[21]).
Adding EN signal on $procdff$6366 ($adff) from module register_file (D = $3\reg_file[20][31:0], Q = \reg_file[20]).
Adding EN signal on $procdff$6365 ($adff) from module register_file (D = $3\reg_file[19][31:0], Q = \reg_file[19]).
Adding EN signal on $procdff$6364 ($adff) from module register_file (D = $3\reg_file[18][31:0], Q = \reg_file[18]).
Adding EN signal on $procdff$6363 ($adff) from module register_file (D = $3\reg_file[17][31:0], Q = \reg_file[17]).
Adding EN signal on $procdff$6362 ($adff) from module register_file (D = $3\reg_file[16][31:0], Q = \reg_file[16]).
Adding EN signal on $procdff$6361 ($adff) from module register_file (D = $3\reg_file[15][31:0], Q = \reg_file[15]).
Adding EN signal on $procdff$6360 ($adff) from module register_file (D = $3\reg_file[14][31:0], Q = \reg_file[14]).
Adding EN signal on $procdff$6359 ($adff) from module register_file (D = $3\reg_file[13][31:0], Q = \reg_file[13]).
Adding EN signal on $procdff$6358 ($adff) from module register_file (D = $3\reg_file[12][31:0], Q = \reg_file[12]).
Adding EN signal on $procdff$6357 ($adff) from module register_file (D = $3\reg_file[11][31:0], Q = \reg_file[11]).
Adding EN signal on $procdff$6356 ($adff) from module register_file (D = $3\reg_file[10][31:0], Q = \reg_file[10]).
Adding EN signal on $procdff$6355 ($adff) from module register_file (D = $3\reg_file[9][31:0], Q = \reg_file[9]).
Adding EN signal on $procdff$6354 ($adff) from module register_file (D = $3\reg_file[8][31:0], Q = \reg_file[8]).
Adding EN signal on $procdff$6353 ($adff) from module register_file (D = $3\reg_file[7][31:0], Q = \reg_file[7]).
Adding EN signal on $procdff$6352 ($adff) from module register_file (D = $3\reg_file[6][31:0], Q = \reg_file[6]).
Adding EN signal on $procdff$6351 ($adff) from module register_file (D = $3\reg_file[5][31:0], Q = \reg_file[5]).
Adding EN signal on $procdff$6350 ($adff) from module register_file (D = $3\reg_file[4][31:0], Q = \reg_file[4]).
Adding EN signal on $procdff$6349 ($adff) from module register_file (D = $3\reg_file[3][31:0], Q = \reg_file[3]).
Adding EN signal on $procdff$6348 ($adff) from module register_file (D = $3\reg_file[2][31:0], Q = \reg_file[2]).
Adding EN signal on $procdff$6347 ($adff) from module register_file (D = $3\reg_file[1][31:0], Q = \reg_file[1]).
Adding EN signal on $procdff$6346 ($adff) from module register_file (D = $3\reg_file[0][31:0], Q = \reg_file[0]).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 96 unused cells and 96 unused wires.
<suppressed ~98 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
<suppressed ~64 debug messages>
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
<suppressed ~32 debug messages>
Optimizing module sign_extension.

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
    New ctrl vector for $pmux cell $procmux$1768: $procmux$1766_CMP
    New ctrl vector for $pmux cell $procmux$1836: $procmux$1703_CMP
    New ctrl vector for $pmux cell $procmux$1904: $procmux$1704_CMP
    New ctrl vector for $pmux cell $procmux$1972: $procmux$1705_CMP
    New ctrl vector for $pmux cell $procmux$2040: $procmux$1706_CMP
    New ctrl vector for $pmux cell $procmux$2108: $procmux$1707_CMP
    New ctrl vector for $pmux cell $procmux$2176: $procmux$1708_CMP
    New ctrl vector for $pmux cell $procmux$2244: $procmux$1709_CMP
    New ctrl vector for $pmux cell $procmux$2312: $procmux$1710_CMP
    New ctrl vector for $pmux cell $procmux$2380: $procmux$1711_CMP
    New ctrl vector for $pmux cell $procmux$2448: $procmux$1712_CMP
    New ctrl vector for $pmux cell $procmux$2516: $procmux$1713_CMP
    New ctrl vector for $pmux cell $procmux$2584: $procmux$1714_CMP
    New ctrl vector for $pmux cell $procmux$2652: $procmux$1715_CMP
    New ctrl vector for $pmux cell $procmux$2720: $procmux$1716_CMP
    New ctrl vector for $pmux cell $procmux$2788: $procmux$1717_CMP
    New ctrl vector for $pmux cell $procmux$2856: $procmux$1718_CMP
    New ctrl vector for $pmux cell $procmux$2924: $procmux$1719_CMP
    New ctrl vector for $pmux cell $procmux$2992: $procmux$1720_CMP
    New ctrl vector for $pmux cell $procmux$3060: $procmux$1721_CMP
    New ctrl vector for $pmux cell $procmux$3128: $procmux$1722_CMP
    New ctrl vector for $pmux cell $procmux$3196: $procmux$1723_CMP
    New ctrl vector for $pmux cell $procmux$3264: $procmux$1724_CMP
    New ctrl vector for $pmux cell $procmux$3332: $procmux$1725_CMP
    New ctrl vector for $pmux cell $procmux$3400: $procmux$1726_CMP
    New ctrl vector for $pmux cell $procmux$3468: $procmux$1727_CMP
    New ctrl vector for $pmux cell $procmux$3536: $procmux$1728_CMP
    New ctrl vector for $pmux cell $procmux$3604: $procmux$1729_CMP
    New ctrl vector for $pmux cell $procmux$3672: $procmux$1730_CMP
    New ctrl vector for $pmux cell $procmux$3740: $procmux$1731_CMP
    New ctrl vector for $pmux cell $procmux$3808: $procmux$1732_CMP
    New ctrl vector for $pmux cell $procmux$3876: $procmux$1733_CMP
    New ctrl vector for $pmux cell $procmux$3944: $procmux$1734_CMP
    New ctrl vector for $pmux cell $procmux$4012: $procmux$1735_CMP
    New ctrl vector for $pmux cell $procmux$4080: $procmux$1736_CMP
    New ctrl vector for $pmux cell $procmux$4148: $procmux$1737_CMP
    New ctrl vector for $pmux cell $procmux$4216: $procmux$1738_CMP
    New ctrl vector for $pmux cell $procmux$4284: $procmux$1739_CMP
    New ctrl vector for $pmux cell $procmux$4352: $procmux$1740_CMP
    New ctrl vector for $pmux cell $procmux$4420: $procmux$1741_CMP
    New ctrl vector for $pmux cell $procmux$4488: $procmux$1742_CMP
    New ctrl vector for $pmux cell $procmux$4556: $procmux$1743_CMP
    New ctrl vector for $pmux cell $procmux$4624: $procmux$1744_CMP
    New ctrl vector for $pmux cell $procmux$4692: $procmux$1745_CMP
    New ctrl vector for $pmux cell $procmux$4760: $procmux$1746_CMP
    New ctrl vector for $pmux cell $procmux$4828: $procmux$1747_CMP
    New ctrl vector for $pmux cell $procmux$4896: $procmux$1748_CMP
    New ctrl vector for $pmux cell $procmux$4964: $procmux$1749_CMP
    New ctrl vector for $pmux cell $procmux$5032: $procmux$1750_CMP
    New ctrl vector for $pmux cell $procmux$5100: $procmux$1751_CMP
    New ctrl vector for $pmux cell $procmux$5168: $procmux$1752_CMP
    New ctrl vector for $pmux cell $procmux$5236: $procmux$1753_CMP
    New ctrl vector for $pmux cell $procmux$5304: $procmux$1754_CMP
    New ctrl vector for $pmux cell $procmux$5372: $procmux$1755_CMP
    New ctrl vector for $pmux cell $procmux$5440: $procmux$1756_CMP
    New ctrl vector for $pmux cell $procmux$5508: $procmux$1757_CMP
    New ctrl vector for $pmux cell $procmux$5576: $procmux$1758_CMP
    New ctrl vector for $pmux cell $procmux$5644: $procmux$1759_CMP
    New ctrl vector for $pmux cell $procmux$5712: $procmux$1760_CMP
    New ctrl vector for $pmux cell $procmux$5780: $procmux$1761_CMP
    New ctrl vector for $pmux cell $procmux$5848: $procmux$1762_CMP
    New ctrl vector for $pmux cell $procmux$5916: $procmux$1763_CMP
    New ctrl vector for $pmux cell $procmux$5984: $procmux$1764_CMP
    New ctrl vector for $pmux cell $procmux$6052: $procmux$1765_CMP
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
    New ctrl vector for $pmux cell $procmux$1032: $procmux$1014_CMP
    New ctrl vector for $pmux cell $procmux$1068: $procmux$1015_CMP
    New ctrl vector for $pmux cell $procmux$1104: $procmux$1016_CMP
    New ctrl vector for $pmux cell $procmux$1140: $procmux$1017_CMP
    New ctrl vector for $pmux cell $procmux$1176: $procmux$1018_CMP
    New ctrl vector for $pmux cell $procmux$1212: $procmux$1019_CMP
    New ctrl vector for $pmux cell $procmux$1248: $procmux$1020_CMP
    New ctrl vector for $pmux cell $procmux$1284: $procmux$1021_CMP
    New ctrl vector for $pmux cell $procmux$1320: $procmux$1022_CMP
    New ctrl vector for $pmux cell $procmux$1356: $procmux$1023_CMP
    New ctrl vector for $pmux cell $procmux$1392: $procmux$1024_CMP
    New ctrl vector for $pmux cell $procmux$1428: $procmux$1025_CMP
    New ctrl vector for $pmux cell $procmux$1464: $procmux$1026_CMP
    New ctrl vector for $pmux cell $procmux$1500: $procmux$1027_CMP
    New ctrl vector for $pmux cell $procmux$384: $procmux$1028_CMP
    New ctrl vector for $pmux cell $procmux$420: $procmux$1033_CMP
    New ctrl vector for $pmux cell $procmux$456: $procmux$1034_CMP
    New ctrl vector for $pmux cell $procmux$492: $procmux$1035_CMP
    New ctrl vector for $pmux cell $procmux$528: $procmux$1000_CMP
    New ctrl vector for $pmux cell $procmux$564: $procmux$1001_CMP
    New ctrl vector for $pmux cell $procmux$600: $procmux$1002_CMP
    New ctrl vector for $pmux cell $procmux$636: $procmux$1003_CMP
    New ctrl vector for $pmux cell $procmux$672: $procmux$1004_CMP
    New ctrl vector for $pmux cell $procmux$708: $procmux$1005_CMP
    New ctrl vector for $pmux cell $procmux$744: $procmux$1006_CMP
    New ctrl vector for $pmux cell $procmux$780: $procmux$1007_CMP
    New ctrl vector for $pmux cell $procmux$816: $procmux$1008_CMP
    New ctrl vector for $pmux cell $procmux$852: $procmux$1009_CMP
    New ctrl vector for $pmux cell $procmux$888: $procmux$1010_CMP
    New ctrl vector for $pmux cell $procmux$924: $procmux$1011_CMP
    New ctrl vector for $pmux cell $procmux$960: $procmux$1012_CMP
    New ctrl vector for $pmux cell $procmux$996: $procmux$1013_CMP
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 96 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.8.16. Rerunning OPT passes. (Maybe there is more to do..)

3.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

3.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.8.20. Executing OPT_DFF pass (perform DFF optimizations).

3.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.8.23. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 8) from wire alphacore.pc_out.
Removed top 25 bits (of 32) from wire alphacore.pc_out_unsign_extended.
Removed top 31 bits (of 32) from mux cell alu.$procmux$6319 ($mux).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$6322_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$6323_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$6324_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$6325_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$procmux$6319_Y.
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1735_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1736_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1737_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1738_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1739_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1740_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1741_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1742_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1743_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1744_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1745_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1746_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1747_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1748_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1749_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell data_memory.$procmux$1750_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1751_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1752_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1753_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1754_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1755_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1756_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1757_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell data_memory.$procmux$1758_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell data_memory.$procmux$1759_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell data_memory.$procmux$1760_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell data_memory.$procmux$1761_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell data_memory.$procmux$1762_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell data_memory.$procmux$1763_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell data_memory.$procmux$1764_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell data_memory.$procmux$1765_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1686_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1687_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1688_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1689_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1690_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1691_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1692_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell instruction_memory.$procmux$1693_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell instruction_memory.$procmux$1694_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell instruction_memory.$procmux$1695_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell instruction_memory.$procmux$1696_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell instruction_memory.$procmux$1697_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell instruction_memory.$procmux$1698_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell instruction_memory.$procmux$1699_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell instruction_memory.$procmux$1700_CMP0 ($eq).
Removed top 1 bits (of 6) from wire instruction_memory.shifted_read_addr.
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$334_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$335_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$336_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$337_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$341_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$342_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$343_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$345_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell register_file.$procmux$346_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell register_file.$procmux$347_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell register_file.$procmux$348_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$367_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$368_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$369_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$370_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$371_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$372_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$373_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$374_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$375_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$376_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$377_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$378_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell register_file.$procmux$379_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell register_file.$procmux$380_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell register_file.$procmux$381_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1013_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1014_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1015_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1016_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1017_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1018_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1019_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell register_file.$procmux$1020_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$1021_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$1022_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$1023_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell register_file.$procmux$1024_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell register_file.$procmux$1025_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell register_file.$procmux$1026_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell register_file.$procmux$1027_CMP0 ($eq).

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 0 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alphacore:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$./module/alu.v:18$82 ($add).
  creating $macc model for $sub$./module/alu.v:19$84 ($sub).
  creating $alu model for $macc $sub$./module/alu.v:19$84.
  creating $alu model for $macc $add$./module/alu.v:18$82.
  creating $alu model for $ge$./module/alu.v:20$86 ($ge): new $alu
  creating $alu cell for $ge$./module/alu.v:20$86: $auto$alumacc.cc:485:replace_alu$7164
  creating $alu cell for $add$./module/alu.v:18$82: $auto$alumacc.cc:485:replace_alu$7177
  creating $alu cell for $sub$./module/alu.v:19$84: $auto$alumacc.cc:485:replace_alu$7180
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_add_only:
  creating $macc model for $add$./module/alu_add_only.v:8$4 ($add).
  creating $alu model for $macc $add$./module/alu_add_only.v:8$4.
  creating $alu cell for $add$./module/alu_add_only.v:8$4: $auto$alumacc.cc:485:replace_alu$7183
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alucontrol:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_shiftleft2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module data_memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instruction_memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module jump_shiftleft2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module register_file:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sign_extension:
  created 0 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.14.16. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
<suppressed ~5 debug messages>
Optimizing module alu.
<suppressed ~4 debug messages>
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
<suppressed ~66 debug messages>
Optimizing module instruction_memory.
<suppressed ~2 debug messages>
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
<suppressed ~34 debug messages>
Optimizing module sign_extension.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$6344 ($dlatch) from module alphacore.

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 3 unused cells and 133 unused wires.
<suppressed ~7 debug messages>

3.17.5. Rerunning OPT passes. (Removed registers in this run.)

3.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.17.8. Executing OPT_DFF pass (perform DFF optimizations).

3.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.17.10. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $pmux cell $procmux$1637:
      Old ports: A=537395232, B=832'0010000000001001000000000011011100000001000010011000000000100100000000010000100110000000001001011010110000010000000000000000010010101100000010000000000000001000000000010000100110001000001000000000000100001001100100000010001010001100000100010000000000000100001100100011001000000000010010000001001000110010000000000000100110001100000100110000000000001000000100100001001100000000000010100000001001010001101000000010101000010010100000000000000000001111000000100010000010010000001000000000100000000000000000000000111000100000000010000000000000000000001000000000100100000000000000000010000000001000000000000000000100100000000010010000000000000001001000000000100000000000000000100010000000001001000000000000001000100000000010000000000000000011001000000000100100000000000000110000100000000000000000000001111100000000000000000000000000000000, Y=\instruction
      New ports: A=23'10000000010000000100000, B=598'1000000001010000011011100000100010110000100100000001000101100001001011011000010000000000010010110000010000000001000000001000101100101000000000010001011010010001000110000100100000000100110010011010000010010000100100110100000000100100110000101100000001000010010001011000000010100000100010011100010101001001010000000000001111000010010000101001000000010000000000000000111010000000010000000000000100000000101000000000001000000001000000000000110000000010100000000001100000000100000000000101000000001010000000001010000000010000000000011100000000101000000000110010000000000000001111100000000000000000000000, Y={ \instruction [29:23] \instruction [21:19] \instruction [17:15] \instruction [13:11] \instruction [6:0] }
      New connections: { \instruction [31:30] \instruction [22] \instruction [18] \instruction [14] \instruction [10:7] } = { \instruction [26] 1'0 \instruction [13] 6'000000 }
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
    Consolidated identical input bits for $mux cell $ternary$./module/sign_extension.v:6$300:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=\sign_out [31:16]
      New ports: A=1'0, B=1'1, Y=\sign_out [16]
      New connections: \sign_out [31:17] = { \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] \sign_out [16] }
  Optimizing cells in module \sign_extension.
Performed a total of 2 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.
<suppressed ~1 debug messages>

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.19.18. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$2ac92093b3a018970605ac4062a50d246209ac99\_90_pmux for cells of type $pmux.
Using template $paramod$dcd17738bbcecd83f7938b6b79f55a32aabd6959\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1888 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
<suppressed ~158 debug messages>
Optimizing module alu_add_only.
<suppressed ~36 debug messages>
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
<suppressed ~378 debug messages>
Optimizing module instruction_memory.
<suppressed ~1216 debug messages>
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
<suppressed ~465 debug messages>
Optimizing module sign_extension.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
<suppressed ~219 debug messages>
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
<suppressed ~12015 debug messages>
Finding identical cells in module `\instruction_memory'.
<suppressed ~582 debug messages>
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
<suppressed ~3633 debug messages>
Finding identical cells in module `\sign_extension'.
Removed a total of 5483 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 108 unused cells and 2411 unused wires.
<suppressed ~113 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 16 wires to a netlist network with 11 inputs and 5 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        5
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.22.2. Extracting gate netlist of module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

3.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

3.22.3. Extracting gate netlist of module `\alphacore' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 21 wires to a netlist network with 14 inputs and 7 outputs.

3.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.3.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        7
Removing temp directory.

3.22.4. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 886 gates and 954 wires to a netlist network with 68 inputs and 33 outputs.

3.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       37
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:             ORNOT cells:       53
ABC RESULTS:               AND cells:       30
ABC RESULTS:               NOR cells:       83
ABC RESULTS:               XOR cells:       61
ABC RESULTS:               MUX cells:       32
ABC RESULTS:              NAND cells:       40
ABC RESULTS:                OR cells:      202
ABC RESULTS:            ANDNOT cells:      275
ABC RESULTS:        internal signals:      853
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

3.22.5. Extracting gate netlist of module `\alu_add_only' to `<abc-temp-dir>/input.blif'..
Extracted 220 gates and 284 wires to a netlist network with 64 inputs and 32 outputs.

3.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.5.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:       43
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:              NAND cells:       18
ABC RESULTS:               NOR cells:       28
ABC RESULTS:            ANDNOT cells:       47
ABC RESULTS:               XOR cells:       29
ABC RESULTS:        internal signals:      188
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       32
Removing temp directory.

3.22.6. Extracting gate netlist of module `\alucontrol' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 35 wires to a netlist network with 6 inputs and 3 outputs.

3.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.6.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.22.7. Extracting gate netlist of module `\branch_shiftleft2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.8. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 46 wires to a netlist network with 6 inputs and 9 outputs.

3.22.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.8.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:                OR cells:       26
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        9
Removing temp directory.

3.22.9. Extracting gate netlist of module `\data_memory' to `<abc-temp-dir>/input.blif'..
Extracted 4761 gates and 6816 wires to a netlist network with 2055 inputs and 96 outputs.

3.22.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.9.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       73
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               NOR cells:       19
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:     2083
ABC RESULTS:                OR cells:     2433
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:     4665
ABC RESULTS:           input signals:     2055
ABC RESULTS:          output signals:       96
Removing temp directory.

3.22.10. Extracting gate netlist of module `\instruction_memory' to `<abc-temp-dir>/input.blif'..
Extracted 206 gates and 213 wires to a netlist network with 5 inputs and 23 outputs.

3.22.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.10.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:               NOR cells:        8
ABC RESULTS:            ANDNOT cells:       61
ABC RESULTS:                OR cells:       78
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:        internal signals:      185
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:       23
Removing temp directory.

3.22.11. Extracting gate netlist of module `\jump_shiftleft2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.12. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.13. Extracting gate netlist of module `\register_file' to `<abc-temp-dir>/input.blif'..
Extracted 4551 gates and 5591 wires to a netlist network with 1040 inputs and 96 outputs.

3.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.13.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       34
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:            ANDNOT cells:     2056
ABC RESULTS:                OR cells:     2239
ABC RESULTS:               MUX cells:       64
ABC RESULTS:        internal signals:     4455
ABC RESULTS:           input signals:     1040
ABC RESULTS:          output signals:       96
Removing temp directory.

3.22.14. Extracting gate netlist of module `\sign_extension' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
<suppressed ~1 debug messages>
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
<suppressed ~2 debug messages>
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 1 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 0 unused cells and 5537 unused wires.
<suppressed ~10 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \alphacore
Used module:     \alucontrol
Used module:     \branch_shiftleft2
Used module:     \control
Used module:     \data_memory
Used module:     \instruction_memory
Used module:     \jump_shiftleft2
Used module:     \program_counter
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000000101
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000100000
Used module:     \alu
Used module:     \alu_add_only
Used module:     \register_file
Used module:     \sign_extension

3.24.2. Analyzing design hierarchy..
Top module:  \alphacore
Used module:     \alucontrol
Used module:     \branch_shiftleft2
Used module:     \control
Used module:     \data_memory
Used module:     \instruction_memory
Used module:     \jump_shiftleft2
Used module:     \program_counter
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000000101
Used module:     $paramod\mux_N_bit\N=s32'00000000000000000000000000100000
Used module:     \alu
Used module:     \alu_add_only
Used module:     \register_file
Used module:     \sign_extension
Removed 0 unused modules.

3.25. Printing statistics.

=== $paramod\mux_N_bit\N=s32'00000000000000000000000000000101 ===

   Number of wires:                  4
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_MUX_                          5

=== $paramod\mux_N_bit\N=s32'00000000000000000000000000100000 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_MUX_                         32

=== alphacore ===

   Number of wires:                 46
   Number of wire bits:            553
   Number of public wires:          46
   Number of public wire bits:     553
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_AND_                          2
     $_MUX_                          5
     $paramod\mux_N_bit\N=s32'00000000000000000000000000000101      1
     $paramod\mux_N_bit\N=s32'00000000000000000000000000100000      4
     alu                             1
     alu_add_only                    2
     alucontrol                      1
     branch_shiftleft2               1
     control                         1
     data_memory                     1
     instruction_memory              1
     jump_shiftleft2                 1
     program_counter                 1
     register_file                   1
     sign_extension                  1

=== alu ===

   Number of wires:                818
   Number of wire bits:            914
   Number of public wires:           5
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                846
     $_ANDNOT_                     275
     $_AND_                         30
     $_MUX_                         32
     $_NAND_                        40
     $_NOR_                         83
     $_NOT_                         37
     $_ORNOT_                       53
     $_OR_                         202
     $_XNOR_                        33
     $_XOR_                         61

=== alu_add_only ===

   Number of wires:                191
   Number of wire bits:            284
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                220
     $_ANDNOT_                      47
     $_AND_                         13
     $_NAND_                        18
     $_NOR_                         28
     $_ORNOT_                        8
     $_OR_                          43
     $_XNOR_                        34
     $_XOR_                         29

=== alucontrol ===

   Number of wires:                 24
   Number of wire bits:             33
   Number of public wires:           3
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_ANDNOT_                       6
     $_MUX_                          1
     $_NOR_                          1
     $_NOT_                          2
     $_ORNOT_                        3
     $_OR_                          11

=== branch_shiftleft2 ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== control ===

   Number of wires:                 39
   Number of wire bits:             45
   Number of public wires:          10
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_ANDNOT_                       7
     $_NOT_                          4
     $_ORNOT_                        1
     $_OR_                          26

=== data_memory ===

   Number of wires:               4688
   Number of wire bits:           6746
   Number of public wires:          72
   Number of public wire bits:    2130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6696
     $_ANDNOT_                    2083
     $_AND_                          1
     $_DFFE_PP0P_                 2048
     $_MUX_                         32
     $_NAND_                        73
     $_NOR_                         19
     $_ORNOT_                        7
     $_OR_                        2433

=== instruction_memory ===

   Number of wires:                184
   Number of wire bits:           1217
   Number of public wires:          36
   Number of public wire bits:    1069
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                171
     $_ANDNOT_                      61
     $_AND_                          6
     $_MUX_                          2
     $_NAND_                         3
     $_NOR_                          8
     $_NOT_                          1
     $_ORNOT_                       12
     $_OR_                          78

=== jump_shiftleft2 ===

   Number of wires:                  2
   Number of wire bits:             54
   Number of public wires:           2
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== program_counter ===

   Number of wires:                  4
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PP0_                      7

=== register_file ===

   Number of wires:               4390
   Number of wire bits:           5487
   Number of public wires:          41
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5437
     $_ANDNOT_                    2056
     $_AND_                          2
     $_DFFE_PP0P_                 1024
     $_MUX_                         64
     $_NAND_                        34
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                        2239

=== sign_extension ===

   Number of wires:                  2
   Number of wire bits:             48
   Number of public wires:           2
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   alphacore                         1
     $paramod\mux_N_bit\N=s32'00000000000000000000000000000101      1
     $paramod\mux_N_bit\N=s32'00000000000000000000000000100000      4
     alu                             1
     alu_add_only                    2
     alucontrol                      1
     branch_shiftleft2               1
     control                         1
     data_memory                     1
     instruction_memory              1
     jump_shiftleft2                 1
     program_counter                 1
     register_file                   1
     sign_extension                  1

   Number of wires:              10601
   Number of wire bits:          16149
   Number of public wires:         249
   Number of public wire bits:    5797
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13799
     $_ANDNOT_                    4582
     $_AND_                         67
     $_DFFE_PP0P_                 3072
     $_DFF_PP0_                      7
     $_MUX_                        269
     $_NAND_                       186
     $_NOR_                        168
     $_NOT_                         47
     $_ORNOT_                      106
     $_OR_                        5075
     $_XNOR_                       101
     $_XOR_                        119

3.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101...
Checking module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000...
Checking module alphacore...
Checking module alu...
Checking module alu_add_only...
Checking module alucontrol...
Checking module branch_shiftleft2...
Checking module control...
Checking module data_memory...
Checking module instruction_memory...
Checking module jump_shiftleft2...
Checking module program_counter...
Checking module register_file...
Checking module sign_extension...
Found and reported 0 problems.

yosys> dfflibmap -liberty ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

4.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101':
Mapping DFF cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000':
Mapping DFF cells in module `\alphacore':
Mapping DFF cells in module `\alu':
Mapping DFF cells in module `\alu_add_only':
Mapping DFF cells in module `\alucontrol':
Mapping DFF cells in module `\branch_shiftleft2':
Mapping DFF cells in module `\control':
Mapping DFF cells in module `\data_memory':
  mapped 2048 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
Mapping DFF cells in module `\instruction_memory':
Mapping DFF cells in module `\jump_shiftleft2':
Mapping DFF cells in module `\program_counter':
  mapped 7 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
Mapping DFF cells in module `\register_file':
  mapped 1024 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
Mapping DFF cells in module `\sign_extension':

yosys> opt

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
<suppressed ~6141 debug messages>
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
<suppressed ~18 debug messages>
Finding identical cells in module `\register_file'.
<suppressed ~3069 debug messages>
Finding identical cells in module `\sign_extension'.
Removed a total of 3076 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..
Removed 0 unused cells and 3076 unused wires.
<suppressed ~3 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alphacore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_add_only..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alucontrol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \jump_shiftleft2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sign_extension..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
  Optimizing cells in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
  Optimizing cells in module \alphacore.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_add_only.
  Optimizing cells in module \alucontrol.
  Optimizing cells in module \branch_shiftleft2.
  Optimizing cells in module \control.
  Optimizing cells in module \data_memory.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \jump_shiftleft2.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \register_file.
  Optimizing cells in module \sign_extension.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101'.
Finding identical cells in module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alphacore'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_add_only'.
Finding identical cells in module `\alucontrol'.
Finding identical cells in module `\branch_shiftleft2'.
Finding identical cells in module `\control'.
Finding identical cells in module `\data_memory'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\jump_shiftleft2'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\register_file'.
Finding identical cells in module `\sign_extension'.
Removed a total of 0 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101..
Finding unused cells or wires in module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alphacore..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_add_only..
Finding unused cells or wires in module \alucontrol..
Finding unused cells or wires in module \branch_shiftleft2..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \data_memory..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \jump_shiftleft2..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \register_file..
Finding unused cells or wires in module \sign_extension..

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Optimizing module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Optimizing module alphacore.
Optimizing module alu.
Optimizing module alu_add_only.
Optimizing module alucontrol.
Optimizing module branch_shiftleft2.
Optimizing module control.
Optimizing module data_memory.
Optimizing module instruction_memory.
Optimizing module jump_shiftleft2.
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module sign_extension.

5.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -liberty ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib -script +strash;scorr;ifraig;retime;{D};strash;dch,-f;map,-M,1,{D}

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `$paramod\mux_N_bit\N=s32'00000000000000000000000000000101' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 16 wires to a netlist network with 11 inputs and 5 outputs.

6.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.13 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.20 sec
ABC: Memory =   19.84 MB. Time =     0.20 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        5
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

6.2. Extracting gate netlist of module `$paramod\mux_N_bit\N=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

6.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

6.3. Extracting gate netlist of module `\alphacore' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 21 wires to a netlist network with 14 inputs and 7 outputs.

6.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        7
Removing temp directory.

6.4. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 846 gates and 914 wires to a netlist network with 68 inputs and 33 outputs.

6.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0p_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      137
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      110
ABC RESULTS:        internal signals:      813
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

6.5. Extracting gate netlist of module `\alu_add_only' to `<abc-temp-dir>/input.blif'..
Extracted 220 gates and 284 wires to a netlist network with 64 inputs and 32 outputs.

6.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0p_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       18
ABC RESULTS:        internal signals:      188
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       32
Removing temp directory.

6.6. Extracting gate netlist of module `\alucontrol' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 30 wires to a netlist network with 6 inputs and 3 outputs.

6.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        1
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

6.7. Extracting gate netlist of module `\branch_shiftleft2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.8. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 38 gates and 44 wires to a netlist network with 6 inputs and 9 outputs.

6.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.8.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        1
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        9
Removing temp directory.

6.9. Extracting gate netlist of module `\data_memory' to `<abc-temp-dir>/input.blif'..
Extracted 6697 gates and 8785 wires to a netlist network with 2088 inputs and 2081 outputs.

6.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.13 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.24 sec
ABC: Memory =   19.84 MB. Time =     0.24 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.9.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o2111a_1 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:      263
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      234
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:     1700
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      380
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:     2313
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:     1984
ABC RESULTS:        internal signals:     4616
ABC RESULTS:           input signals:     2088
ABC RESULTS:          output signals:     2081
Removing temp directory.

6.10. Extracting gate netlist of module `\instruction_memory' to `<abc-temp-dir>/input.blif'..
Extracted 171 gates and 176 wires to a netlist network with 5 inputs and 23 outputs.

6.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.10.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        4
ABC RESULTS:        internal signals:      148
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:       23
Removing temp directory.

6.11. Extracting gate netlist of module `\jump_shiftleft2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.12. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

6.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.12.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

6.13. Extracting gate netlist of module `\register_file' to `<abc-temp-dir>/input.blif'..
Extracted 5438 gates and 6511 wires to a netlist network with 1073 inputs and 1089 outputs.

6.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/alphadelta1803/Desktop/projects/pes_riscv_processor/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.84 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.13.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:      384
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:       96
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:      690
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:      193
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:     1331
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:     1128
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      960
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       32
ABC RESULTS:        internal signals:     4349
ABC RESULTS:           input signals:     1073
ABC RESULTS:          output signals:     1089
Removing temp directory.

6.14. Extracting gate netlist of module `\sign_extension' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

yosys> flatten

7. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\mux_N_bit\N=s32'00000000000000000000000000000101.
Deleting now unused module $paramod\mux_N_bit\N=s32'00000000000000000000000000100000.
Deleting now unused module alu.
Deleting now unused module alu_add_only.
Deleting now unused module alucontrol.
Deleting now unused module branch_shiftleft2.
Deleting now unused module control.
Deleting now unused module data_memory.
Deleting now unused module instruction_memory.
Deleting now unused module jump_shiftleft2.
Deleting now unused module program_counter.
Deleting now unused module register_file.
Deleting now unused module sign_extension.
<suppressed ~17 debug messages>

yosys> setundef -zero

8. Executing SETUNDEF pass (replace undef values with defined constants).

yosys> clean -purge
Removed 601 unused cells and 18075 unused wires.

yosys> rename -enumerate

yosys> stat

9. Printing statistics.

=== alphacore ===

   Number of wires:              13329
   Number of wire bits:          16691
   Number of public wires:       13329
   Number of public wire bits:   16691
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16546
     sky130_fd_sc_hd__a211oi_1      38
     sky130_fd_sc_hd__a21boi_0       2
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_1      165
     sky130_fd_sc_hd__a221oi_1       8
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a31oi_1       11
     sky130_fd_sc_hd__and2_2        18
     sky130_fd_sc_hd__and2b_2       11
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__clkinv_1    1177
     sky130_fd_sc_hd__dfrtp_1     3079
     sky130_fd_sc_hd__lpflow_inputiso0p_1     11
     sky130_fd_sc_hd__nand2_1     3710
     sky130_fd_sc_hd__nand3_1      486
     sky130_fd_sc_hd__nand3b_1       2
     sky130_fd_sc_hd__nand4_1     3067
     sky130_fd_sc_hd__nor2_1       479
     sky130_fd_sc_hd__nor3_1       218
     sky130_fd_sc_hd__nor3b_1        1
     sky130_fd_sc_hd__nor4_1        71
     sky130_fd_sc_hd__o2111a_1     130
     sky130_fd_sc_hd__o2111ai_1    165
     sky130_fd_sc_hd__o211a_1        2
     sky130_fd_sc_hd__o211ai_1      17
     sky130_fd_sc_hd__o21a_1         6
     sky130_fd_sc_hd__o21ai_0     3105
     sky130_fd_sc_hd__o21bai_1      18
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o221ai_1      47
     sky130_fd_sc_hd__o22ai_1      409
     sky130_fd_sc_hd__o2bb2ai_1      1
     sky130_fd_sc_hd__o311ai_0       1
     sky130_fd_sc_hd__o31ai_1        1
     sky130_fd_sc_hd__o41ai_1       34
     sky130_fd_sc_hd__or2_2         13
     sky130_fd_sc_hd__xnor2_1       11
     sky130_fd_sc_hd__xor2_1        26

yosys> write_verilog -noattr ../output/synth/alphacore.synth.v
10. Executing Verilog backend.

10.1. Executing BMUXMAP pass.

10.2. Executing DEMUXMAP pass.
Dumping module `\alphacore'.

yosys> exit

Warnings: 1059 unique messages, 1267 total
End of script. Logfile hash: 1355ffa9eb, CPU: user 24.54s system 0.24s, MEM: 86.56 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 33% 2x abc (11 sec), 21% 2x write_verilog (7 sec), ...