--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: mblaze.vhd
-- /___/   /\     Timestamp: Thu May  5 19:04:31 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl /home/jo/workspaces/papilio-one250/uart_3/ipcore_dir/tmp/_cg/mblaze.ngc /home/jo/workspaces/papilio-one250/uart_3/ipcore_dir/tmp/_cg/mblaze.vhd 
-- Device	: 3s250evq100-5
-- Input file	: /home/jo/workspaces/papilio-one250/uart_3/ipcore_dir/tmp/_cg/mblaze.ngc
-- Output file	: /home/jo/workspaces/papilio-one250/uart_3/ipcore_dir/tmp/_cg/mblaze.vhd
-- # of Entities	: 1
-- Design Name	: mblaze
-- Xilinx	: /home/jo/.local/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity mblaze is
  port (
    Clk : in STD_LOGIC := 'X'; 
    IO_Read_Strobe : out STD_LOGIC; 
    Reset : in STD_LOGIC := 'X'; 
    IO_Addr_Strobe : out STD_LOGIC; 
    IO_Ready : in STD_LOGIC := 'X'; 
    UART_Rx : in STD_LOGIC := 'X'; 
    UART_Tx : out STD_LOGIC; 
    IO_Write_Strobe : out STD_LOGIC; 
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end mblaze;

architecture STRUCTURE of mblaze is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N143 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal U0_LMB_Rst_108 : STD_LOGIC; 
  signal U0_LMB_Rst_or0000 : STD_LOGIC; 
  signal U0_dlmb_LMB_Ready : STD_LOGIC; 
  signal U0_dlmb_LMB_Rst : STD_LOGIC; 
  signal U0_dlmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_dlmb_M_ReadStrobe : STD_LOGIC; 
  signal U0_dlmb_M_WriteStrobe : STD_LOGIC; 
  signal U0_dlmb_cntlr_Sl_Rdy_217 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_as_218 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_select : STD_LOGIC; 
  signal U0_ilmb_LMB_Rst : STD_LOGIC; 
  signal U0_ilmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_ilmb_Sl_Ready : STD_LOGIC; 
  signal U0_ilmb_cntlr_Sl_Rdy_271 : STD_LOGIC; 
  signal U0_ilmb_cntlr_lmb_as_272 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_307 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_315 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_316 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_338 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_342 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_343 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_367 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_372 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_396 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_400 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_403 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_405 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_rx_frame_error : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_rx_overrun_error : STD_LOGIC; 
  signal U0_iomodule_0_IO_Addr_Strobe_442 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Addr_Strobe_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Address_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Read_Strobe_481 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Write_Strobe_514 : STD_LOGIC; 
  signal U0_iomodule_0_N1 : STD_LOGIC; 
  signal U0_iomodule_0_N7 : STD_LOGIC; 
  signal U0_iomodule_0_Sl_Ready_or00001_517 : STD_LOGIC; 
  signal U0_iomodule_0_io_bus_read_data_and0000_inv : STD_LOGIC; 
  signal U0_iomodule_0_io_read_keep_551 : STD_LOGIC; 
  signal U0_iomodule_0_io_read_keep_mux0000 : STD_LOGIC; 
  signal U0_iomodule_0_io_read_keep_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_io_ready_Q_554 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_io_select_keep_561 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_io_select_keep_inv : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_563 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_Q_564 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_and00001 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_566 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_and00001 : STD_LOGIC; 
  signal U0_iomodule_0_uart_status_read : STD_LOGIC; 
  signal U0_iomodule_0_uart_tx_write : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_EX_CarryIn_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_control_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1347 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_1566 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux0002 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_1572 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N0 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N16 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N4 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N411 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N8 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11_1594 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Dbg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_1603 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_1605 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_1606 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_1610 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_1611 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_1613 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt_1614 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_1615 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1628 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_1629 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000033 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000331_1641 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_1652 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_1661 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000_1676 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_1678 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_1681 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000218_1689 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000228_1690 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000235 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_1702 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1703 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_1733 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017_1760 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006_1761 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029_1764 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000033_1765 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00005_1766 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_1769 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Mshreg_sync_reset_1775 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_alu_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_bip_Active : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_carry_In : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupts : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_imm_Instr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_new_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_pc_Incr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_neg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_zero : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_res_Forward1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_res_Forward2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_set_BIP : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_write_Carry : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_MUXCY_X_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3_LO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED : STD_LOGIC;
 
  signal U0_dlmb_LMB_ReadDBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_ABus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_BE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_M_DBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_Sl_Ready : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_dlmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_port_BRAM_WEN : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_ilmb_M_ABus : STD_LOGIC_VECTOR ( 29 downto 18 ); 
  signal U0_ilmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intc_cipr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IO_Address : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IO_Byte_Enable : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_iomodule_0_IO_Write_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_io_bus_read_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_lmb_abus_Q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_iomodule_0_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in2 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in3 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in4 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in5 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in6 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in2 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in3 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in4 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in5 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in6 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I : STD_LOGIC_VECTOR ( 29 downto 29 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II : STD_LOGIC_VECTOR ( 30 downto 28 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits : STD_LOGIC_VECTOR ( 29 downto 29 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result : STD_LOGIC_VECTOR ( 31 downto 30 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i : STD_LOGIC_VECTOR ( 28 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I : STD_LOGIC_VECTOR ( 29 downto 18 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Op1_Low : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_alu_Op : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read : STD_LOGIC_VECTOR ( 31 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_imm_Value : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_reset_vec : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  IO_Read_Strobe <= U0_iomodule_0_IO_Read_Strobe_481;
  IO_Addr_Strobe <= U0_iomodule_0_IO_Addr_Strobe_442;
  UART_Tx <= U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_367;
  IO_Write_Strobe <= U0_iomodule_0_IO_Write_Strobe_514;
  IO_Address(31) <= U0_iomodule_0_IO_Address(31);
  IO_Address(30) <= U0_iomodule_0_IO_Address(30);
  IO_Address(29) <= U0_iomodule_0_IO_Address(29);
  IO_Address(28) <= U0_iomodule_0_IO_Address(28);
  IO_Address(27) <= U0_iomodule_0_IO_Address(27);
  IO_Address(26) <= U0_iomodule_0_IO_Address(26);
  IO_Address(25) <= U0_iomodule_0_IO_Address(25);
  IO_Address(24) <= U0_iomodule_0_IO_Address(24);
  IO_Address(23) <= U0_iomodule_0_IO_Address(23);
  IO_Address(22) <= U0_iomodule_0_IO_Address(22);
  IO_Address(21) <= U0_iomodule_0_IO_Address(21);
  IO_Address(20) <= U0_iomodule_0_IO_Address(20);
  IO_Address(19) <= U0_iomodule_0_IO_Address(19);
  IO_Address(18) <= U0_iomodule_0_IO_Address(18);
  IO_Address(17) <= U0_iomodule_0_IO_Address(17);
  IO_Address(16) <= U0_iomodule_0_IO_Address(16);
  IO_Address(15) <= U0_iomodule_0_IO_Address(15);
  IO_Address(14) <= U0_iomodule_0_IO_Address(14);
  IO_Address(13) <= U0_iomodule_0_IO_Address(13);
  IO_Address(12) <= U0_iomodule_0_IO_Address(12);
  IO_Address(11) <= U0_iomodule_0_IO_Address(11);
  IO_Address(10) <= U0_iomodule_0_IO_Address(10);
  IO_Address(9) <= U0_iomodule_0_IO_Address(9);
  IO_Address(8) <= U0_iomodule_0_IO_Address(8);
  IO_Address(7) <= U0_iomodule_0_IO_Address(7);
  IO_Address(6) <= U0_iomodule_0_IO_Address(6);
  IO_Address(5) <= U0_iomodule_0_IO_Address(5);
  IO_Address(4) <= U0_iomodule_0_IO_Address(4);
  IO_Address(3) <= U0_iomodule_0_IO_Address(3);
  IO_Address(2) <= U0_iomodule_0_IO_Address(2);
  IO_Address(1) <= U0_iomodule_0_IO_Address(1);
  IO_Address(0) <= U0_iomodule_0_IO_Address(0);
  IO_Byte_Enable(3) <= U0_iomodule_0_IO_Byte_Enable(3);
  IO_Byte_Enable(2) <= U0_iomodule_0_IO_Byte_Enable(2);
  IO_Byte_Enable(1) <= U0_iomodule_0_IO_Byte_Enable(1);
  IO_Byte_Enable(0) <= U0_iomodule_0_IO_Byte_Enable(0);
  IO_Write_Data(31) <= U0_iomodule_0_IO_Write_Data(31);
  IO_Write_Data(30) <= U0_iomodule_0_IO_Write_Data(30);
  IO_Write_Data(29) <= U0_iomodule_0_IO_Write_Data(29);
  IO_Write_Data(28) <= U0_iomodule_0_IO_Write_Data(28);
  IO_Write_Data(27) <= U0_iomodule_0_IO_Write_Data(27);
  IO_Write_Data(26) <= U0_iomodule_0_IO_Write_Data(26);
  IO_Write_Data(25) <= U0_iomodule_0_IO_Write_Data(25);
  IO_Write_Data(24) <= U0_iomodule_0_IO_Write_Data(24);
  IO_Write_Data(23) <= U0_iomodule_0_IO_Write_Data(23);
  IO_Write_Data(22) <= U0_iomodule_0_IO_Write_Data(22);
  IO_Write_Data(21) <= U0_iomodule_0_IO_Write_Data(21);
  IO_Write_Data(20) <= U0_iomodule_0_IO_Write_Data(20);
  IO_Write_Data(19) <= U0_iomodule_0_IO_Write_Data(19);
  IO_Write_Data(18) <= U0_iomodule_0_IO_Write_Data(18);
  IO_Write_Data(17) <= U0_iomodule_0_IO_Write_Data(17);
  IO_Write_Data(16) <= U0_iomodule_0_IO_Write_Data(16);
  IO_Write_Data(15) <= U0_iomodule_0_IO_Write_Data(15);
  IO_Write_Data(14) <= U0_iomodule_0_IO_Write_Data(14);
  IO_Write_Data(13) <= U0_iomodule_0_IO_Write_Data(13);
  IO_Write_Data(12) <= U0_iomodule_0_IO_Write_Data(12);
  IO_Write_Data(11) <= U0_iomodule_0_IO_Write_Data(11);
  IO_Write_Data(10) <= U0_iomodule_0_IO_Write_Data(10);
  IO_Write_Data(9) <= U0_iomodule_0_IO_Write_Data(9);
  IO_Write_Data(8) <= U0_iomodule_0_IO_Write_Data(8);
  IO_Write_Data(7) <= U0_iomodule_0_IO_Write_Data(7);
  IO_Write_Data(6) <= U0_iomodule_0_IO_Write_Data(6);
  IO_Write_Data(5) <= U0_iomodule_0_IO_Write_Data(5);
  IO_Write_Data(4) <= U0_iomodule_0_IO_Write_Data(4);
  IO_Write_Data(3) <= U0_iomodule_0_IO_Write_Data(3);
  IO_Write_Data(2) <= U0_iomodule_0_IO_Write_Data(2);
  IO_Write_Data(1) <= U0_iomodule_0_IO_Write_Data(1);
  IO_Write_Data(0) <= U0_iomodule_0_IO_Write_Data(0);
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_7_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(7),
      LO => U0_microblaze_I_MicroBlaze_Core_I_reg_zero
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_6_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(6),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(5),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(4),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(1),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(0),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start : MUXCY_L
    port map (
      CI => N1,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1347,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg_neg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_bip_Active,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_Pre_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_1611,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_I_ALU_LUT_1 : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_I_ALU_LUT_2 : LUT4
    generic map(
      INIT => X"FA0A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_alu_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(32),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(32),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(31),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(31),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(30),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(30),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(29),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(28),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(27),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(26),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(25),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(24),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(23),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(22),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(21),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(20),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(19),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(18),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(17),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(17),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(16),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(16),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(15),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(15),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(14),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(14),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(13),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(13),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(12),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(12),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(11),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(11),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(10),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(10),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(9),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(9),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(8),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(8),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(7),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY : MUXCY_L
    port map (
      CI => N0,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_EX_CarryIn_I,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_control_carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_EX_CarryIn_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      I2 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_control_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => N0,
      I1 => N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244,
      I3 => U0_dlmb_LMB_ReadDBus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_set_BIP,
      Q => U0_microblaze_I_MicroBlaze_Core_I_bip_Active
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits(29),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I(29),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_write_Carry,
      Q => U0_microblaze_I_MicroBlaze_Core_I_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write,
      D => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30),
      S => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupts,
      Q => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_pc_Incr,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => N0,
      DI => U0_microblaze_I_MicroBlaze_Core_I_pc_Incr,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => N0,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(29),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(28),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(27),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(26),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(25),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(24),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(23),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(22),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(21),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(20),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I,
      I2 => N0,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(19),
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_MUXCY_X_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => N0,
      O => U0_ilmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(29),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(28),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(27),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(27),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(26),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(26),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(25),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(25),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(24),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(24),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(23),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(23),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(22),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(22),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(21),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(21),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(20),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(20),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(19),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(19),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(18),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(18),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_1678,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0 : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and0000,
      D => N0,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      S => U0_ilmb_M_AddrStrobe,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I : FDR
    port map (
      C => Clk,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_1629,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1628
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n : FDSE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux0001,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1703
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and0000,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000_1676,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_1605,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux0001,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_1611
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_1702,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_1681,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_1733,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux0002,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_1566
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_1610,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_1603,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0 : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_1661,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or0000,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_1606
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      Q => U0_microblaze_I_MicroBlaze_Core_I_carry_In
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_1652,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => N0,
      D => N0,
      R => N0,
      S => N0,
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY : MUXCY_L
    port map (
      CI => U0_ilmb_Sl_Ready,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_1615,
      LO => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_jump,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_dlmb_LMB_Ready,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select : LUT4
    generic map(
      INIT => X"00F0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry,
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_alu_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_1613,
      LO => U0_microblaze_I_MicroBlaze_Core_I_new_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_new_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_1572,
      S => U0_microblaze_I_MicroBlaze_Core_I_write_Carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I1 => N0,
      I2 => N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => N0,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_reg_zero,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel,
      LO => U0_microblaze_I_MicroBlaze_Core_I_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I,
      DI => N0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt_1614,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      DI => N0,
      S => N1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => N0,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      DI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(3),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(2),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_0_I : LUT4
    generic map(
      INIT => X"8A8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_dlmb_M_BE(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_1_I : LUT4
    generic map(
      INIT => X"0BAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      O => U0_dlmb_M_BE(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_2_I : LUT4
    generic map(
      INIT => X"454F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_dlmb_M_BE(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_3_I : LUT4
    generic map(
      INIT => X"151F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_dlmb_M_BE(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT4_Target_ReadSel_READ_SEL_LEFT_I : 
LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => N143,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT4_Target_ReadSel_READ_SEL_RIGHT_I : 
LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => N144,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT4_Target_WriteSel_WRITE_MSB_SEL_LEFT_I : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_LEFT_I : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_dlmb_M_ABus(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_RIGHT_I : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1),
      O => U0_dlmb_M_ABus(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_7_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(16),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in6(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_7_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(8),
      I1 => U0_dlmb_LMB_ReadDBus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in6(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_7_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(0),
      I1 => U0_dlmb_LMB_ReadDBus(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_6_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(17),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in5(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_6_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(9),
      I1 => U0_dlmb_LMB_ReadDBus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in5(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_6_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(1),
      I1 => U0_dlmb_LMB_ReadDBus(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_5_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(18),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in4(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_5_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(10),
      I1 => U0_dlmb_LMB_ReadDBus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in4(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_5_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(2),
      I1 => U0_dlmb_LMB_ReadDBus(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_4_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(19),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in3(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_4_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(11),
      I1 => U0_dlmb_LMB_ReadDBus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in3(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_4_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(3),
      I1 => U0_dlmb_LMB_ReadDBus(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_3_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(20),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in2(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_3_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(12),
      I1 => U0_dlmb_LMB_ReadDBus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in2(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_3_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(4),
      I1 => U0_dlmb_LMB_ReadDBus(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_2_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(21),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in1(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_2_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(13),
      I1 => U0_dlmb_LMB_ReadDBus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in1(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_2_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(5),
      I1 => U0_dlmb_LMB_ReadDBus(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_1_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(22),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in0(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_1_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(14),
      I1 => U0_dlmb_LMB_ReadDBus(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in0(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_1_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(6),
      I1 => U0_dlmb_LMB_ReadDBus(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_0_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(23),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_0_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(15),
      I1 => U0_dlmb_LMB_ReadDBus(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_0_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(7),
      I1 => U0_dlmb_LMB_ReadDBus(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_7_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(15),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in6(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_7_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in6(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_7_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(15),
      I1 => U0_dlmb_M_DBus(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_6_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(14),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in5(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_6_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in5(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_6_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(14),
      I1 => U0_dlmb_M_DBus(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_5_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(13),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in4(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_5_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in4(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_5_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(13),
      I1 => U0_dlmb_M_DBus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_4_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(12),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in3(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_4_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in3(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_4_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(12),
      I1 => U0_dlmb_M_DBus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_3_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(11),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in2(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_3_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in2(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_3_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(11),
      I1 => U0_dlmb_M_DBus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_2_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(10),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in1(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_2_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in1(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_2_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(10),
      I1 => U0_dlmb_M_DBus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_1_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(9),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in0(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_1_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in0(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_1_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(9),
      I1 => U0_dlmb_M_DBus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_0_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(8),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_0_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_0_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(8),
      I1 => U0_dlmb_M_DBus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(8)
    );
  U0_iomodule_0_IO_Address_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(31),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(0)
    );
  U0_iomodule_0_IO_Address_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(30),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(1)
    );
  U0_iomodule_0_IO_Address_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(29),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(2)
    );
  U0_iomodule_0_IO_Address_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(28),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(3)
    );
  U0_iomodule_0_IO_Address_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(27),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(4)
    );
  U0_iomodule_0_IO_Address_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(26),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(5)
    );
  U0_iomodule_0_IO_Address_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(25),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(6)
    );
  U0_iomodule_0_IO_Address_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(24),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(7)
    );
  U0_iomodule_0_IO_Address_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(23),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(8)
    );
  U0_iomodule_0_IO_Address_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(22),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(9)
    );
  U0_iomodule_0_IO_Address_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(21),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(10)
    );
  U0_iomodule_0_IO_Address_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(20),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(11)
    );
  U0_iomodule_0_IO_Address_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(19),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(12)
    );
  U0_iomodule_0_IO_Address_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(18),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(13)
    );
  U0_iomodule_0_IO_Address_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(17),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(14)
    );
  U0_iomodule_0_IO_Address_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(16),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(15)
    );
  U0_iomodule_0_IO_Address_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(15),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(16)
    );
  U0_iomodule_0_IO_Address_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(14),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(17)
    );
  U0_iomodule_0_IO_Address_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(13),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(18)
    );
  U0_iomodule_0_IO_Address_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(12),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(19)
    );
  U0_iomodule_0_IO_Address_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(11),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(20)
    );
  U0_iomodule_0_IO_Address_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(10),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(21)
    );
  U0_iomodule_0_IO_Address_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(9),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(22)
    );
  U0_iomodule_0_IO_Address_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(8),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(23)
    );
  U0_iomodule_0_IO_Address_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(7),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(24)
    );
  U0_iomodule_0_IO_Address_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(6),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(25)
    );
  U0_iomodule_0_IO_Address_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(5),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(26)
    );
  U0_iomodule_0_IO_Address_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(4),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(27)
    );
  U0_iomodule_0_IO_Address_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(3),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(28)
    );
  U0_iomodule_0_IO_Address_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(2),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(29)
    );
  U0_iomodule_0_IO_Address_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(1),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(30)
    );
  U0_iomodule_0_IO_Address_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_ABus(0),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Address(31)
    );
  U0_iomodule_0_io_bus_read_data_0 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(0),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(0)
    );
  U0_iomodule_0_io_bus_read_data_1 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(1),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(1)
    );
  U0_iomodule_0_io_bus_read_data_2 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(2),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(2)
    );
  U0_iomodule_0_io_bus_read_data_3 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(3),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(3)
    );
  U0_iomodule_0_io_bus_read_data_4 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(4),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(4)
    );
  U0_iomodule_0_io_bus_read_data_5 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(5),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(5)
    );
  U0_iomodule_0_io_bus_read_data_6 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(6),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(6)
    );
  U0_iomodule_0_io_bus_read_data_7 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(7),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(7)
    );
  U0_iomodule_0_io_bus_read_data_8 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(8),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(8)
    );
  U0_iomodule_0_io_bus_read_data_9 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(9),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(9)
    );
  U0_iomodule_0_io_bus_read_data_10 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(10),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(10)
    );
  U0_iomodule_0_io_bus_read_data_11 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(11),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(11)
    );
  U0_iomodule_0_io_bus_read_data_12 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(12),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(12)
    );
  U0_iomodule_0_io_bus_read_data_13 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(13),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(13)
    );
  U0_iomodule_0_io_bus_read_data_14 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(14),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(14)
    );
  U0_iomodule_0_io_bus_read_data_15 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(15),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(15)
    );
  U0_iomodule_0_io_bus_read_data_16 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(16),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(16)
    );
  U0_iomodule_0_io_bus_read_data_17 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(17),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(17)
    );
  U0_iomodule_0_io_bus_read_data_18 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(18),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(18)
    );
  U0_iomodule_0_io_bus_read_data_19 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(19),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(19)
    );
  U0_iomodule_0_io_bus_read_data_20 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(20),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(20)
    );
  U0_iomodule_0_io_bus_read_data_21 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(21),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(21)
    );
  U0_iomodule_0_io_bus_read_data_22 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(22),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(22)
    );
  U0_iomodule_0_io_bus_read_data_23 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(23),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(23)
    );
  U0_iomodule_0_io_bus_read_data_24 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(24),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(24)
    );
  U0_iomodule_0_io_bus_read_data_25 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(25),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(25)
    );
  U0_iomodule_0_io_bus_read_data_26 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(26),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(26)
    );
  U0_iomodule_0_io_bus_read_data_27 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(27),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(27)
    );
  U0_iomodule_0_io_bus_read_data_28 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(28),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(28)
    );
  U0_iomodule_0_io_bus_read_data_29 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(29),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(29)
    );
  U0_iomodule_0_io_bus_read_data_30 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(30),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(30)
    );
  U0_iomodule_0_io_bus_read_data_31 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(31),
      R => U0_iomodule_0_io_bus_read_data_and0000_inv,
      Q => U0_iomodule_0_io_bus_read_data(31)
    );
  U0_iomodule_0_IO_Byte_Enable_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_BE(3),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Byte_Enable(0)
    );
  U0_iomodule_0_IO_Byte_Enable_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_BE(2),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Byte_Enable(1)
    );
  U0_iomodule_0_IO_Byte_Enable_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_BE(1),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Byte_Enable(2)
    );
  U0_iomodule_0_IO_Byte_Enable_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_BE(0),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Byte_Enable(3)
    );
  U0_iomodule_0_lmb_io_select_keep : FDRSE
    port map (
      C => Clk,
      CE => IO_Ready,
      D => N0,
      R => U0_LMB_Rst_108,
      S => U0_iomodule_0_IO_Address_and0000,
      Q => U0_iomodule_0_lmb_io_select_keep_561
    );
  U0_iomodule_0_lmb_abus_Q_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(29),
      Q => U0_iomodule_0_lmb_abus_Q(5)
    );
  U0_iomodule_0_lmb_abus_Q_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(28),
      Q => U0_iomodule_0_lmb_abus_Q(4)
    );
  U0_iomodule_0_lmb_abus_Q_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(27),
      Q => U0_iomodule_0_lmb_abus_Q(3)
    );
  U0_iomodule_0_lmb_abus_Q_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(26),
      Q => U0_iomodule_0_lmb_abus_Q(2)
    );
  U0_iomodule_0_lmb_abus_Q_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(25),
      Q => U0_iomodule_0_lmb_abus_Q(1)
    );
  U0_iomodule_0_lmb_abus_Q_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(24),
      Q => U0_iomodule_0_lmb_abus_Q(0)
    );
  U0_iomodule_0_IO_Addr_Strobe : FDR
    port map (
      C => Clk,
      D => N1,
      R => U0_iomodule_0_IO_Addr_Strobe_or0000,
      Q => U0_iomodule_0_IO_Addr_Strobe_442
    );
  U0_iomodule_0_write_data_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(31),
      Q => U0_iomodule_0_write_data(0)
    );
  U0_iomodule_0_write_data_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(30),
      Q => U0_iomodule_0_write_data(1)
    );
  U0_iomodule_0_write_data_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(29),
      Q => U0_iomodule_0_write_data(2)
    );
  U0_iomodule_0_write_data_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(28),
      Q => U0_iomodule_0_write_data(3)
    );
  U0_iomodule_0_write_data_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(27),
      Q => U0_iomodule_0_write_data(4)
    );
  U0_iomodule_0_write_data_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(26),
      Q => U0_iomodule_0_write_data(5)
    );
  U0_iomodule_0_write_data_6 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(25),
      Q => U0_iomodule_0_write_data(6)
    );
  U0_iomodule_0_write_data_7 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(24),
      Q => U0_iomodule_0_write_data(7)
    );
  U0_iomodule_0_write_data_8 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(23),
      Q => U0_iomodule_0_write_data(8)
    );
  U0_iomodule_0_write_data_9 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(22),
      Q => U0_iomodule_0_write_data(9)
    );
  U0_iomodule_0_write_data_10 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(21),
      Q => U0_iomodule_0_write_data(10)
    );
  U0_iomodule_0_write_data_11 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(20),
      Q => U0_iomodule_0_write_data(11)
    );
  U0_iomodule_0_write_data_12 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(19),
      Q => U0_iomodule_0_write_data(12)
    );
  U0_iomodule_0_write_data_13 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(18),
      Q => U0_iomodule_0_write_data(13)
    );
  U0_iomodule_0_write_data_14 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(17),
      Q => U0_iomodule_0_write_data(14)
    );
  U0_iomodule_0_write_data_15 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(16),
      Q => U0_iomodule_0_write_data(15)
    );
  U0_iomodule_0_write_data_16 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(15),
      Q => U0_iomodule_0_write_data(16)
    );
  U0_iomodule_0_write_data_17 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(14),
      Q => U0_iomodule_0_write_data(17)
    );
  U0_iomodule_0_write_data_18 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(13),
      Q => U0_iomodule_0_write_data(18)
    );
  U0_iomodule_0_write_data_19 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(12),
      Q => U0_iomodule_0_write_data(19)
    );
  U0_iomodule_0_write_data_20 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(11),
      Q => U0_iomodule_0_write_data(20)
    );
  U0_iomodule_0_write_data_21 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(10),
      Q => U0_iomodule_0_write_data(21)
    );
  U0_iomodule_0_write_data_22 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(9),
      Q => U0_iomodule_0_write_data(22)
    );
  U0_iomodule_0_write_data_23 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(8),
      Q => U0_iomodule_0_write_data(23)
    );
  U0_iomodule_0_write_data_24 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(7),
      Q => U0_iomodule_0_write_data(24)
    );
  U0_iomodule_0_write_data_25 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(6),
      Q => U0_iomodule_0_write_data(25)
    );
  U0_iomodule_0_write_data_26 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(5),
      Q => U0_iomodule_0_write_data(26)
    );
  U0_iomodule_0_write_data_27 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(4),
      Q => U0_iomodule_0_write_data(27)
    );
  U0_iomodule_0_write_data_28 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(3),
      Q => U0_iomodule_0_write_data(28)
    );
  U0_iomodule_0_write_data_29 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(2),
      Q => U0_iomodule_0_write_data(29)
    );
  U0_iomodule_0_write_data_30 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(1),
      Q => U0_iomodule_0_write_data(30)
    );
  U0_iomodule_0_write_data_31 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(0),
      Q => U0_iomodule_0_write_data(31)
    );
  U0_iomodule_0_IO_Write_Strobe : FDR
    port map (
      C => Clk,
      D => U0_dlmb_M_WriteStrobe,
      R => U0_iomodule_0_IO_Addr_Strobe_or0000,
      Q => U0_iomodule_0_IO_Write_Strobe_514
    );
  U0_iomodule_0_IO_Write_Data_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(31),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(0)
    );
  U0_iomodule_0_IO_Write_Data_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(30),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(1)
    );
  U0_iomodule_0_IO_Write_Data_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(29),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(2)
    );
  U0_iomodule_0_IO_Write_Data_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(28),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(3)
    );
  U0_iomodule_0_IO_Write_Data_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(27),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(4)
    );
  U0_iomodule_0_IO_Write_Data_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(26),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(5)
    );
  U0_iomodule_0_IO_Write_Data_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(25),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(6)
    );
  U0_iomodule_0_IO_Write_Data_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(24),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(7)
    );
  U0_iomodule_0_IO_Write_Data_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(23),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(8)
    );
  U0_iomodule_0_IO_Write_Data_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(22),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(9)
    );
  U0_iomodule_0_IO_Write_Data_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(21),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(10)
    );
  U0_iomodule_0_IO_Write_Data_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(20),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(11)
    );
  U0_iomodule_0_IO_Write_Data_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(19),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(12)
    );
  U0_iomodule_0_IO_Write_Data_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(18),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(13)
    );
  U0_iomodule_0_IO_Write_Data_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(17),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(14)
    );
  U0_iomodule_0_IO_Write_Data_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(16),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(15)
    );
  U0_iomodule_0_IO_Write_Data_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(15),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(16)
    );
  U0_iomodule_0_IO_Write_Data_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(14),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(17)
    );
  U0_iomodule_0_IO_Write_Data_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(13),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(18)
    );
  U0_iomodule_0_IO_Write_Data_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(12),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(19)
    );
  U0_iomodule_0_IO_Write_Data_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(11),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(20)
    );
  U0_iomodule_0_IO_Write_Data_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(10),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(21)
    );
  U0_iomodule_0_IO_Write_Data_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(9),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(22)
    );
  U0_iomodule_0_IO_Write_Data_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(8),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(23)
    );
  U0_iomodule_0_IO_Write_Data_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(7),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(24)
    );
  U0_iomodule_0_IO_Write_Data_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(6),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(25)
    );
  U0_iomodule_0_IO_Write_Data_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(5),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(26)
    );
  U0_iomodule_0_IO_Write_Data_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(4),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(27)
    );
  U0_iomodule_0_IO_Write_Data_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(3),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(28)
    );
  U0_iomodule_0_IO_Write_Data_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(2),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(29)
    );
  U0_iomodule_0_IO_Write_Data_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(1),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(30)
    );
  U0_iomodule_0_IO_Write_Data_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IO_Address_and0000,
      D => U0_dlmb_M_DBus(0),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IO_Write_Data(31)
    );
  U0_iomodule_0_io_read_keep : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_io_read_keep_not0001,
      D => U0_iomodule_0_io_read_keep_mux0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_io_read_keep_551
    );
  U0_iomodule_0_IO_Read_Strobe : FDR
    port map (
      C => Clk,
      D => U0_dlmb_M_ReadStrobe,
      R => U0_iomodule_0_IO_Addr_Strobe_or0000,
      Q => U0_iomodule_0_IO_Read_Strobe_481
    );
  U0_iomodule_0_lmb_reg_read_Q : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_563,
      Q => U0_iomodule_0_lmb_reg_read_Q_564
    );
  U0_iomodule_0_io_ready_Q : FDR
    port map (
      C => Clk,
      D => IO_Ready,
      R => U0_iomodule_0_lmb_io_select_keep_inv,
      Q => U0_iomodule_0_io_ready_Q_554
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 : FDS
    port map (
      C => Clk,
      D => UART_Rx,
      S => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_342
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not0001,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2 : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_342,
      S => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => N1,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or0000,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_343
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not0001,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_338
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N1,
      A1 => N1,
      A2 => N1,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N1,
      A2 => N1,
      A3 => N0,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => N0,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or0000,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_405
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_403
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_372
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and0000,
      S => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_367
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and0000,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_400
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2),
      S => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1),
      S => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0),
      S => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out,
      R => U0_LMB_Rst_108,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_396
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I : MUXF6
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N1,
      A1 => N1,
      A2 => N1,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N0,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not0001,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_status_read,
      D => N0,
      R => U0_LMB_Rst_108,
      S => U0_iomodule_0_IOModule_Core_I1_rx_overrun_error,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_316
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_343,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_status_read,
      D => N0,
      R => U0_LMB_Rst_108,
      S => U0_iomodule_0_IOModule_Core_I1_rx_frame_error,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_315
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_316,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_315,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N1,
      A1 => N1,
      A2 => N1,
      A3 => N1,
      CE => N1,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N1,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_307,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_307
    );
  U0_dlmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_dlmb_M_AddrStrobe,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_lmb_as_218
    );
  U0_dlmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_dlmb_cntlr_lmb_select,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_Sl_Rdy_217
    );
  U0_dlmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => N0,
      S => U0_LMB_Rst_108,
      Q => U0_dlmb_LMB_Rst
    );
  U0_ilmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_ilmb_M_AddrStrobe,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_lmb_as_272
    );
  U0_ilmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => N1,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_Sl_Rdy_271
    );
  U0_ilmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => N0,
      S => U0_LMB_Rst_108,
      Q => U0_ilmb_LMB_Rst
    );
  U0_reset_vec_2 : FD
    port map (
      C => Clk,
      D => U0_reset_vec(1),
      Q => U0_reset_vec(2)
    );
  U0_reset_vec_1 : FD
    port map (
      C => Clk,
      D => U0_reset_vec(0),
      Q => U0_reset_vec(1)
    );
  U0_LMB_Rst : FD
    port map (
      C => Clk,
      D => U0_LMB_Rst_or0000,
      Q => U0_LMB_Rst_108
    );
  U0_reset_vec_0 : FD
    port map (
      C => Clk,
      D => Reset,
      Q => U0_reset_vec(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux00001 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and00001 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_403,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_400,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_396,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and00001 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_338,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and0000
    );
  U0_LMB_Rst_or00001 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_reset_vec(1),
      I1 => U0_reset_vec(0),
      I2 => U0_reset_vec(2),
      O => U0_LMB_Rst_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and00001 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_400,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_405,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_403,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and00001 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_372,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_403,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_400,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and00001 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP_0_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_set_BIP
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Enable_Interrupts_0_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupts
    );
  U0_iomodule_0_io_bus_read_data_and0000_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => IO_Ready,
      I1 => U0_iomodule_0_io_read_keep_551,
      O => U0_iomodule_0_io_bus_read_data_and0000_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_108,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_372,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Overrun_Error1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_343,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_336,
      O => U0_iomodule_0_IOModule_Core_I1_rx_overrun_error
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_28_mux00001 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_671 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_451 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_231 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_011 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Carry_i1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Read_Strobe_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      O => U0_dlmb_M_ReadStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux00011 : LUT4
    generic map(
      INIT => X"5702"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1703,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I3 => U0_ilmb_Sl_Ready,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux0001
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      O => N2
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_563,
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => N2,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd_439
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not000131 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry
    );
  U0_iomodule_0_uart_tx_write1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_N1,
      O => U0_iomodule_0_uart_tx_write
    );
  U0_iomodule_0_gpo1_write11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_reg_write_566,
      I2 => U0_iomodule_0_lmb_abus_Q(1),
      I3 => U0_iomodule_0_lmb_abus_Q(0),
      O => U0_iomodule_0_N1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_SW0 : LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => N4
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry : LUT4
    generic map(
      INIT => X"4CEC"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => N4,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_1572
    );
  U0_ilmb_cntlr_Sl_Ready_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_ilmb_cntlr_Sl_Rdy_271,
      I1 => U0_ilmb_cntlr_lmb_as_272,
      O => U0_ilmb_Sl_Ready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write_0_or000011 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N0
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1628,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => U0_dlmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not00011 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry,
      I1 => U0_dlmb_LMB_Ready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not00011 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I1 => U0_dlmb_LMB_Ready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_23_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(23),
      O => U0_dlmb_M_DBus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_22_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(22),
      O => U0_dlmb_M_DBus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_21_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(21),
      O => U0_dlmb_M_DBus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_20_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(20),
      O => U0_dlmb_M_DBus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_19_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(19),
      O => U0_dlmb_M_DBus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_18_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(18),
      O => U0_dlmb_M_DBus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_17_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(17),
      O => U0_dlmb_M_DBus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_16_mux00001 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_dlmb_M_DBus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(16),
      O => U0_dlmb_M_DBus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe_No_Dbg_and0000 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      I3 => N6,
      O => U0_dlmb_M_WriteStrobe
    );
  U0_iomodule_0_uart_status_read_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_N7,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_uart_status_read
    );
  U0_iomodule_0_uart_rx_read_and000011 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_reg_read_563,
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      O => U0_iomodule_0_N7
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_30_mux00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or00001 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_High_or00002 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => N133,
      O => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low_or00001 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_1769,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Dbg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_or00001 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_7_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg_neg,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_6_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_3_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_2_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux00011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and00001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_5_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I1 => N8,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q_1244
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write_0_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not00011 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1703,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => N134,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not00012 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N4,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_0_and00011 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N0,
      I3 => U0_ilmb_Sl_Ready,
      O => U0_ilmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_4_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle11 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_3_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_2_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_1_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not00011 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not0001
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not00011 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_0_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or000011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n1 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_1566,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_1606,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_306,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_364,
      O => U0_iomodule_0_IOModule_Core_I1_rx_frame_error
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000 : LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I3 => N10,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_1629
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      O => N12
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Start_Div_i_mux0002111 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux00001 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => N137,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux0002
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux00001 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux00001 : LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => N136,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => N22,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_1733
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I3 => N138,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_1678
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => N142,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => N24,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000_1676
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000 : LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => N28,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N8,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N411,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_1610
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11_1594
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry_0_mux00001 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000011 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N8
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => N30
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => N30,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_1702
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_SW1 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => N135,
      O => N33
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => N32,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I3 => N33,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_1681
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr_0_and00001 : LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      O => U0_microblaze_I_MicroBlaze_Core_I_pc_Incr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Mxor_low_addr_i_1_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i2 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_0_1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and00001 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i11 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_2 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i1 : LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i1 : LUT4
    generic map(
      INIT => X"2400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i1 : LUT4
    generic map(
      INIT => X"2400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux00023 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => N35,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000019 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006_1761,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017_1760,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000218 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000218_1689
    );
  U0_iomodule_0_IO_Addr_Strobe_or00001 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => U0_LMB_Rst_108,
      I1 => U0_dlmb_M_AddrStrobe,
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_iomodule_0_IO_Addr_Strobe_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Mxor_low_addr_i_0_xo_0_1 : LUT4
    generic map(
      INIT => X"9666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000022 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => N141,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr_0_and00001 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"4450"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg
    );
  U0_dlmb_cntlr_lmb_we_3_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(3),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(3)
    );
  U0_dlmb_cntlr_lmb_we_2_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(2),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(2)
    );
  U0_dlmb_cntlr_lmb_we_1_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(1),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(1)
    );
  U0_dlmb_cntlr_lmb_we_0_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(0),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg
    );
  U0_iomodule_0_io_read_keep_mux000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_dlmb_M_AddrStrobe,
      I1 => U0_dlmb_M_ABus(1),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_iomodule_0_IO_Address_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel1_PC_0_mux0000 : LUT4
    generic map(
      INIT => X"CCFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I2 => N39,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC
    );
  U0_dlmb_or0023 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N41,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(23),
      O => U0_dlmb_LMB_ReadDBus(23)
    );
  U0_dlmb_or0022 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N43,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(22),
      O => U0_dlmb_LMB_ReadDBus(22)
    );
  U0_dlmb_or0021 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N45,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(21),
      O => U0_dlmb_LMB_ReadDBus(21)
    );
  U0_dlmb_or0020 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N47,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(20),
      O => U0_dlmb_LMB_ReadDBus(20)
    );
  U0_dlmb_or0019 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N49,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(19),
      O => U0_dlmb_LMB_ReadDBus(19)
    );
  U0_dlmb_or0018 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N51,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(18),
      O => U0_dlmb_LMB_ReadDBus(18)
    );
  U0_dlmb_or0017 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N53,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(17),
      O => U0_dlmb_LMB_ReadDBus(17)
    );
  U0_dlmb_or0016 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N55,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(16),
      O => U0_dlmb_LMB_ReadDBus(16)
    );
  U0_dlmb_or0030 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N57,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(30),
      O => U0_dlmb_LMB_ReadDBus(30)
    );
  U0_dlmb_or0029 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N59,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(29),
      O => U0_dlmb_LMB_ReadDBus(29)
    );
  U0_dlmb_or0027 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N61,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(27),
      O => U0_dlmb_LMB_ReadDBus(27)
    );
  U0_dlmb_or0024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N63,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(24),
      O => U0_dlmb_LMB_ReadDBus(24)
    );
  U0_dlmb_or0031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N65,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(31),
      O => U0_dlmb_LMB_ReadDBus(31)
    );
  U0_dlmb_or0028 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N67,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(28),
      O => U0_dlmb_LMB_ReadDBus(28)
    );
  U0_dlmb_or0026 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N69,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(26),
      O => U0_dlmb_LMB_ReadDBus(26)
    );
  U0_dlmb_or0025 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N71,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(25),
      O => U0_dlmb_LMB_ReadDBus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"FAEE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg
    );
  U0_dlmb_or0015_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(16),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16),
      O => N73
    );
  U0_dlmb_or0015 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N73,
      I1 => N140,
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(15),
      O => U0_dlmb_LMB_ReadDBus(15)
    );
  U0_dlmb_or0014_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(17),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17),
      O => N75
    );
  U0_dlmb_or0014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N75,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => N139,
      I3 => U0_dlmb_port_BRAM_Din(14),
      O => U0_dlmb_LMB_ReadDBus(14)
    );
  U0_dlmb_or0013 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N77,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(13),
      O => U0_dlmb_LMB_ReadDBus(13)
    );
  U0_dlmb_or0012 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N79,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(12),
      O => U0_dlmb_LMB_ReadDBus(12)
    );
  U0_dlmb_or0011 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N81,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(11),
      O => U0_dlmb_LMB_ReadDBus(11)
    );
  U0_dlmb_or0010 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N83,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(10),
      O => U0_dlmb_LMB_ReadDBus(10)
    );
  U0_dlmb_or0009 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N85,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(9),
      O => U0_dlmb_LMB_ReadDBus(9)
    );
  U0_dlmb_or0008 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N87,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(8),
      O => U0_dlmb_LMB_ReadDBus(8)
    );
  U0_dlmb_or0007 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N89,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(7),
      O => U0_dlmb_LMB_ReadDBus(7)
    );
  U0_dlmb_or0006 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N91,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(6),
      O => U0_dlmb_LMB_ReadDBus(6)
    );
  U0_dlmb_or0005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N93,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(5),
      O => U0_dlmb_LMB_ReadDBus(5)
    );
  U0_dlmb_or0004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N95,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(4),
      O => U0_dlmb_LMB_ReadDBus(4)
    );
  U0_dlmb_or0003 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N97,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(3),
      O => U0_dlmb_LMB_ReadDBus(3)
    );
  U0_dlmb_or0002 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N99,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(2),
      O => U0_dlmb_LMB_ReadDBus(2)
    );
  U0_dlmb_or0001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N101,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(1),
      O => U0_dlmb_LMB_ReadDBus(1)
    );
  U0_dlmb_or0000 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N103,
      I1 => U0_dlmb_Sl_Ready(1),
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_port_BRAM_Din(0),
      O => U0_dlmb_LMB_ReadDBus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029 : LUT4
    generic map(
      INIT => X"01F1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029_1764
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_1 : LUT4
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I3 => N105,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5
    );
  U0_iomodule_0_lmb_reg_read : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_and00001,
      R => U0_dlmb_M_ABus(1),
      Q => U0_iomodule_0_lmb_reg_read_563
    );
  U0_iomodule_0_lmb_reg_read_and000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_dlmb_M_ReadStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_lmb_reg_read_and00001
    );
  U0_iomodule_0_lmb_reg_write : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_write_and00001,
      R => U0_dlmb_M_ABus(1),
      Q => U0_iomodule_0_lmb_reg_write_566
    );
  U0_iomodule_0_lmb_reg_write_and000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_lmb_reg_write_and00001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_0 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000235,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000228_1690,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1347
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1703,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_1615
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_1613
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt_1614
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_1_mux00021 : LUT4
    generic map(
      INIT => X"1202"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => N110,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1)
    );
  U0_iomodule_0_io_read_keep_not00011 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => IO_Ready,
      I1 => U0_dlmb_M_AddrStrobe,
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_iomodule_0_io_read_keep_not0001
    );
  U0_iomodule_0_io_read_keep_mux00002 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_dlmb_M_ReadStrobe,
      I1 => U0_dlmb_M_ABus(1),
      I2 => U0_dlmb_M_ABus(0),
      I3 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_io_read_keep_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00005 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00005_1766
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000100 : LUT4
    generic map(
      INIT => X"2373"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00005_1766,
      I1 => N112,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => N113,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_0_mux00011 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_SW0 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => N112
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006 : LUT4
    generic map(
      INIT => X"0103"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006_1761
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_29_mux00001 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_new_Carry,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29)
    );
  U0_dlmb_LMB_Ready1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_217,
      I1 => U0_dlmb_cntlr_lmb_as_218,
      I2 => U0_iomodule_0_Sl_Ready_or00001_517,
      O => U0_dlmb_LMB_Ready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_0_and0000 : LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => N115,
      O => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux0002351 : LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000235
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_SW1_F : LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000033_1765,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029_1764,
      O => N117
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i35 : LUT4
    generic map(
      INIT => X"FFF9"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11_1594,
      I3 => N119,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000015_SW0 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => N121
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_N7,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump_or00001 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_N7,
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or00001 : LUT4
    generic map(
      INIT => X"7350"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1703,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_ilmb_Sl_Ready,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux00001 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or00001 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => U0_iomodule_0_N7,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_LMB_Rst_108,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I1 => U0_ilmb_cntlr_Sl_Rdy_271,
      I2 => U0_ilmb_cntlr_lmb_as_272,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux00001 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_ilmb_cntlr_Sl_Rdy_271,
      I1 => U0_ilmb_cntlr_lmb_as_272,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux00002 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N411,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux00001 : LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N16,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I_29_mux00011 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i : LUT4
    generic map(
      INIT => X"FFD3"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => N123,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_1652
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N411,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => N125,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_1605
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N411,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => N127,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_1603
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000228 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000218_1689,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I3 => N129,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000228_1690
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits_29_mux00021 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000 : LUT4
    generic map(
      INIT => X"0047"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I3 => N131,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_1661
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not00011_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_405,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not0001
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_0_mux00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0)
    );
  U0_iomodule_0_lmb_io_select_keep_inv1_INV_0 : INV
    port map (
      I => U0_iomodule_0_lmb_io_select_keep_561,
      O => U0_iomodule_0_lmb_io_select_keep_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB_0_not00001_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_not00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_400,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_1_mux00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_2_mux00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid_0_not00001_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid
    );
  U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_cmp_eq00001_INV_0 : INV
    port map (
      I => U0_dlmb_M_ABus(0),
      O => U0_dlmb_cntlr_lmb_select
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(0),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(0),
      DIB(2) => U0_dlmb_M_DBus(1),
      DIB(1) => U0_dlmb_M_DBus(2),
      DIB(0) => U0_dlmb_M_DBus(3),
      DOA(3) => U0_ilmb_port_BRAM_Din(0),
      DOA(2) => U0_ilmb_port_BRAM_Din(1),
      DOA(1) => U0_ilmb_port_BRAM_Din(2),
      DOA(0) => U0_ilmb_port_BRAM_Din(3),
      DOB(3) => U0_dlmb_port_BRAM_Din(0),
      DOB(2) => U0_dlmb_port_BRAM_Din(1),
      DOB(1) => U0_dlmb_port_BRAM_Din(2),
      DOB(0) => U0_dlmb_port_BRAM_Din(3)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(0),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(4),
      DIB(2) => U0_dlmb_M_DBus(5),
      DIB(1) => U0_dlmb_M_DBus(6),
      DIB(0) => U0_dlmb_M_DBus(7),
      DOA(3) => U0_ilmb_port_BRAM_Din(4),
      DOA(2) => U0_ilmb_port_BRAM_Din(5),
      DOA(1) => U0_ilmb_port_BRAM_Din(6),
      DOA(0) => U0_ilmb_port_BRAM_Din(7),
      DOB(3) => U0_dlmb_port_BRAM_Din(4),
      DOB(2) => U0_dlmb_port_BRAM_Din(5),
      DOB(1) => U0_dlmb_port_BRAM_Din(6),
      DOB(0) => U0_dlmb_port_BRAM_Din(7)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(1),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(8),
      DIB(2) => U0_dlmb_M_DBus(9),
      DIB(1) => U0_dlmb_M_DBus(10),
      DIB(0) => U0_dlmb_M_DBus(11),
      DOA(3) => U0_ilmb_port_BRAM_Din(8),
      DOA(2) => U0_ilmb_port_BRAM_Din(9),
      DOA(1) => U0_ilmb_port_BRAM_Din(10),
      DOA(0) => U0_ilmb_port_BRAM_Din(11),
      DOB(3) => U0_dlmb_port_BRAM_Din(8),
      DOB(2) => U0_dlmb_port_BRAM_Din(9),
      DOB(1) => U0_dlmb_port_BRAM_Din(10),
      DOB(0) => U0_dlmb_port_BRAM_Din(11)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(1),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(12),
      DIB(2) => U0_dlmb_M_DBus(13),
      DIB(1) => U0_dlmb_M_DBus(14),
      DIB(0) => U0_dlmb_M_DBus(15),
      DOA(3) => U0_ilmb_port_BRAM_Din(12),
      DOA(2) => U0_ilmb_port_BRAM_Din(13),
      DOA(1) => U0_ilmb_port_BRAM_Din(14),
      DOA(0) => U0_ilmb_port_BRAM_Din(15),
      DOB(3) => U0_dlmb_port_BRAM_Din(12),
      DOB(2) => U0_dlmb_port_BRAM_Din(13),
      DOB(1) => U0_dlmb_port_BRAM_Din(14),
      DOB(0) => U0_dlmb_port_BRAM_Din(15)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(2),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(16),
      DIB(2) => U0_dlmb_M_DBus(17),
      DIB(1) => U0_dlmb_M_DBus(18),
      DIB(0) => U0_dlmb_M_DBus(19),
      DOA(3) => U0_ilmb_port_BRAM_Din(16),
      DOA(2) => U0_ilmb_port_BRAM_Din(17),
      DOA(1) => U0_ilmb_port_BRAM_Din(18),
      DOA(0) => U0_ilmb_port_BRAM_Din(19),
      DOB(3) => U0_dlmb_port_BRAM_Din(16),
      DOB(2) => U0_dlmb_port_BRAM_Din(17),
      DOB(1) => U0_dlmb_port_BRAM_Din(18),
      DOB(0) => U0_dlmb_port_BRAM_Din(19)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(2),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(20),
      DIB(2) => U0_dlmb_M_DBus(21),
      DIB(1) => U0_dlmb_M_DBus(22),
      DIB(0) => U0_dlmb_M_DBus(23),
      DOA(3) => U0_ilmb_port_BRAM_Din(20),
      DOA(2) => U0_ilmb_port_BRAM_Din(21),
      DOA(1) => U0_ilmb_port_BRAM_Din(22),
      DOA(0) => U0_ilmb_port_BRAM_Din(23),
      DOB(3) => U0_dlmb_port_BRAM_Din(20),
      DOB(2) => U0_dlmb_port_BRAM_Din(21),
      DOB(1) => U0_dlmb_port_BRAM_Din(22),
      DOB(0) => U0_dlmb_port_BRAM_Din(23)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(3),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(24),
      DIB(2) => U0_dlmb_M_DBus(25),
      DIB(1) => U0_dlmb_M_DBus(26),
      DIB(0) => U0_dlmb_M_DBus(27),
      DOA(3) => U0_ilmb_port_BRAM_Din(24),
      DOA(2) => U0_ilmb_port_BRAM_Din(25),
      DOA(1) => U0_ilmb_port_BRAM_Din(26),
      DOA(0) => U0_ilmb_port_BRAM_Din(27),
      DOB(3) => U0_dlmb_port_BRAM_Din(24),
      DOB(2) => U0_dlmb_port_BRAM_Din(25),
      DOB(1) => U0_dlmb_port_BRAM_Din(26),
      DOB(0) => U0_dlmb_port_BRAM_Din(27)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7_RAMB16_S4_1 : RAMB16_S4_S4
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => N0,
      SSRB => N0,
      WEA => N0,
      WEB => U0_dlmb_port_BRAM_WEN(3),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(3) => U0_dlmb_M_DBus(28),
      DIB(2) => U0_dlmb_M_DBus(29),
      DIB(1) => U0_dlmb_M_DBus(30),
      DIB(0) => U0_dlmb_M_DBus(31),
      DOA(3) => U0_ilmb_port_BRAM_Din(28),
      DOA(2) => U0_ilmb_port_BRAM_Din(29),
      DOA(1) => U0_ilmb_port_BRAM_Din(30),
      DOA(0) => U0_ilmb_port_BRAM_Din(31),
      DOB(3) => U0_dlmb_port_BRAM_Din(28),
      DOB(2) => U0_dlmb_port_BRAM_Din(29),
      DOB(1) => U0_dlmb_port_BRAM_Din(30),
      DOB(0) => U0_dlmb_port_BRAM_Din(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000331 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000033
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000332 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => N121,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I2 => U0_dlmb_LMB_Ready,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000331_1641
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000033_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000331_1641,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000033,
      S => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe_No_Dbg_and0000_SW0 : LUT2_L
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      LO => N6
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_High_or000011 : LUT4_D
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_dlmb_LMB_Ready,
      LO => N133,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Dbg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_SW0 : LUT3_L
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      LO => N8
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not000111 : LUT4_D
    generic map(
      INIT => X"2FFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I1 => U0_ilmb_Sl_Ready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      LO => N134,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N4
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not00011 : LUT2_D
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      LO => N135,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => N12,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_1769
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux000011 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      LO => N136,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N411
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux000011 : LUT3_D
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      LO => N137,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N16
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_SW0 : LUT4_L
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      LO => N22
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_SW0 : LUT4_D
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      LO => N138,
      O => N24
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_SW0 : LUT4_L
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      LO => N28
    );
  U0_dlmb_cntlr_Sl_Ready_i1 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_217,
      I1 => U0_dlmb_cntlr_lmb_as_218,
      LO => N139,
      O => U0_dlmb_Sl_Ready(0)
    );
  U0_iomodule_0_Sl_Ready_or00001 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_io_ready_Q_554,
      I1 => U0_iomodule_0_lmb_reg_write_566,
      I2 => U0_iomodule_0_lmb_reg_read_Q_564,
      LO => N140,
      O => U0_dlmb_Sl_Ready(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux00023_SW0 : LUT3_L
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      LO => N35
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel1_PC_0_mux0000_SW0 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      LO => N39
    );
  U0_dlmb_or0023_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8),
      LO => N41
    );
  U0_dlmb_or0022_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(9),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9),
      LO => N43
    );
  U0_dlmb_or0021_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(10),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10),
      LO => N45
    );
  U0_dlmb_or0020_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(11),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11),
      LO => N47
    );
  U0_dlmb_or0019_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(12),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12),
      LO => N49
    );
  U0_dlmb_or0018_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(13),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13),
      LO => N51
    );
  U0_dlmb_or0017_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(14),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14),
      LO => N53
    );
  U0_dlmb_or0016_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(15),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15),
      LO => N55
    );
  U0_dlmb_or0030_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1),
      I2 => U0_iomodule_0_io_bus_read_data(1),
      LO => N57
    );
  U0_dlmb_or0029_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2),
      I2 => U0_iomodule_0_io_bus_read_data(2),
      LO => N59
    );
  U0_dlmb_or0027_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4),
      I2 => U0_iomodule_0_io_bus_read_data(4),
      LO => N61
    );
  U0_dlmb_or0024_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7),
      I2 => U0_iomodule_0_io_bus_read_data(7),
      LO => N63
    );
  U0_dlmb_or0031_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0),
      LO => N65
    );
  U0_dlmb_or0028_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3),
      LO => N67
    );
  U0_dlmb_or0026_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5),
      LO => N69
    );
  U0_dlmb_or0025_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6),
      LO => N71
    );
  U0_dlmb_or0013_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(18),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18),
      LO => N77
    );
  U0_dlmb_or0012_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(19),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19),
      LO => N79
    );
  U0_dlmb_or0011_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(20),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20),
      LO => N81
    );
  U0_dlmb_or0010_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(21),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21),
      LO => N83
    );
  U0_dlmb_or0009_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(22),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22),
      LO => N85
    );
  U0_dlmb_or0008_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(23),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23),
      LO => N87
    );
  U0_dlmb_or0007_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(24),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24),
      LO => N89
    );
  U0_dlmb_or0006_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(25),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25),
      LO => N91
    );
  U0_dlmb_or0005_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(26),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26),
      LO => N93
    );
  U0_dlmb_or0004_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(27),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27),
      LO => N95
    );
  U0_dlmb_or0003_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(28),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28),
      LO => N97
    );
  U0_dlmb_or0002_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(29),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29),
      LO => N99
    );
  U0_dlmb_or0001_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(30),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30),
      LO => N101
    );
  U0_dlmb_or0000_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(31),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31),
      LO => N103
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18_0_and000011 : LUT3_D
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      LO => N141,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000033 : LUT2_L
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000033_1765
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18_0_and000021 : LUT2_D
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      LO => N142,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_1_SW0 : LUT3_L
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      LO => N105
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_1_mux00021_SW0 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      LO => N110
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects_0_1 : LUT4_D
    generic map(
      INIT => X"6A95"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      LO => N143,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_not00001 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => N12,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_SW0 : LUT4_L
    generic map(
      INIT => X"ECFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      LO => N10
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017_1760
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects_1_1 : LUT2_D
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      LO => N144,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_SW0 : LUT4_L
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      LO => N32
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_0_and0000_SW1 : LUT4_L
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      LO => N115
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i35_SW0 : LUT3_L
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      LO => N119
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_SW1 : LUT4_L
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      LO => N123
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_SW1 : LUT4_L
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      LO => N125
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_SW1 : LUT4_L
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      LO => N127
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000228_SW0 : LUT3_L
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      LO => N129
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_SW1 : LUT4_L
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      LO => N131
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_SW11 : LUT4_L
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_disable_Interrupts,
      I3 => N117,
      LO => N113
    );
  U0_iomodule_0_Sl_Ready_or00001_1 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_io_ready_Q_554,
      I1 => U0_iomodule_0_lmb_reg_write_566,
      I2 => U0_iomodule_0_lmb_reg_read_Q_564,
      LO => U0_iomodule_0_Sl_Ready_or00001_517
    );
  U0_microblaze_I_MicroBlaze_Core_I_Mshreg_sync_reset : SRL16
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CLK => Clk,
      D => U0_ilmb_LMB_Rst,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Mshreg_sync_reset_1775
    );
  U0_microblaze_I_MicroBlaze_Core_I_sync_reset : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Mshreg_sync_reset_1775,
      Q => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1868
    );

end STRUCTURE;

-- synthesis translate_on

