<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::Netlist::Module - Module within a Verilog Netlist</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::Netlist::Module - Module within a Verilog Netlist

</pre><h4><b>SYNOPSIS</b></h4><pre>
         use Verilog::Netlist;

         ...
         my $module = $netlist-&gt;find_module('modname');
         my $cell = $self-&gt;find_cell('name')
         my $port =  $self-&gt;find_port('name')
         my $net =  $self-&gt;find_net('name')

</pre><h4><b>DESCRIPTION</b></h4><pre>
       A Verilog::Netlist::Module object is created by Verilog::Netlist for every module, macromodule, primitive
       or program in the design.

</pre><h4><b>ACCESSORS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;cells
           Returns list of references to Verilog::Netlist::Cell in the module.

       $self-&gt;cells_sorted
           Returns list of name sorted references to Verilog::Netlist::Cell in the module.

       $self-&gt;comment
           Returns   any   comments   following   the   definition.    keep_comments=&gt;1   must   be   passed  to
           Verilog::Netlist::new for comments to be retained.

       $self-&gt;find_port_by_index
           Returns the port name associated with  the  given  index.   Indexes  start  at  1  (pin  numbers  are
           traditionally  counted  from  pin  1..pin  N, not starting at zero.  This was probably an unfortunate
           choice, sorry.)

       $self-&gt;is_top
           Returns true if the module has no cells referencing it (is at the top of the hierarchy.)

       $self-&gt;keyword
           Returns the keyword used to declare the module ("module", "macromodule", "primitive"  or  "program".)
           It  might  at  first  not  seem  obvious that programs are considered modules, but in most cases they
           contain the same type of objects so can be handled identically.

       $self-&gt;name
           The name of the module.

       $self-&gt;netlist
           Reference to the Verilog::Netlist the module is under.

       $self-&gt;nets
           Returns list of references to Verilog::Netlist::Net in the module.

       $self-&gt;nets_sorted
           Returns list of name sorted references to Verilog::Netlist::Net in the module.

       $self-&gt;nets_and_ports_sorted
           Returns list of name sorted references to Verilog::Netlist::Net  and  Verilog::Netlist::Port  in  the
           module.

       $self-&gt;ports
           Returns list of references to Verilog::Netlist::Port in the module.

       $self-&gt;ports_ordered
           Returns list of references to Verilog::Netlist::Port in the module sorted by pin number.

       $self-&gt;ports_sorted
           Returns list of references to Verilog::Netlist::Port in the module sorted by name.

       $self-&gt;statements
           Returns  list  of  references  to  Verilog::Netlist::ContAssign in the module.  Other statement types
           (Always, etc) may also be added to this list in the future.

       $self-&gt;statements_sorted
           Returns list of  name  sorted  references  to  Verilog::Netlist::ContAssign  in  the  module.   Other
           statement types (Always, etc) may also be added to this list in the future.

</pre><h4><b>MEMBER</b> <b>FUNCTIONS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;find_cell(<u>name</u>)
           Returns Verilog::Netlist::Cell matching given name.

       $self-&gt;find_port(<u>name</u>)
           Returns Verilog::Netlist::Port matching given name.

       $self-&gt;find_net(<u>name</u>)
           Returns Verilog::Netlist::Net matching given name.

       $self-&gt;is_libcell
           Returns if module declared inside a `celldefine.

       $self-&gt;level
           Returns  the  reverse depth of this module with respect to other modules.  Leaf modules (modules with
           no cells) will be level 1.  Modules which instantiate cells of level 1 will be level 2 modules and so
           forth.  See also Netlist's modules_sorted_level.

       $self-&gt;lint
           Checks the module for errors.

       $self-&gt;link
           Creates interconnections between this module and other modules.

       $self-&gt;modulename_from_filename
           Uses a rough algorithm (drop the extension) to convert a filename to the module that is  expected  to
           be inside it.

       $self-&gt;new_cell
           Creates a new Verilog::Netlist::Cell.

       $self-&gt;new_port
           Creates a new Verilog::Netlist::Port.

       $self-&gt;new_net
           Creates a new Verilog::Netlist::Net.

       $self-&gt;dump
           Prints debugging information for this module.

       $self-&gt;verilog_text
           Returns verilog code which represents this module.  Returned as an array that must be joined together
           to form the final text string.  The netlist must be already -&gt;link'ed for this to work correctly.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright  2000-2024  by  Wilson  Snyder.   This package is free software; you can redistribute it and/or
       modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl  Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist

perl v5.40.1                                       2025-04-20                               <u>Netlist::<a href="../man3pm/Module.3pm.html">Module</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>