(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_00")
  (DATE "2024-06-10 00:54:55")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_///AND/D    Pos: x51y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1258:1416:1576)(1295:1447:1603))
          (PORT IN2 (442:502:564)(428:478:529))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1410:1499:1588)(1444:1519:1598))
          (PORT SR (3474:3746:4025)(3663:3918:4178))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x53y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:626:705)(538:607:679))
          (PORT IN2 (358:412:467)(343:385:428))
          (PORT IN3 (388:443:499)(376:424:472))
          (PORT IN4 (553:632:711)(555:629:704))
          (PORT IN6 (362:414:467)(346:387:430))
          (PORT IN8 (547:630:715)(551:632:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1375:1470:1567)(1420:1503:1587))
          (PORT EN (3892:4207:4527)(4083:4365:4655))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x52y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (609:692:776)(617:694:772))
          (PORT IN8 (560:633:708)(552:610:671))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a4_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1984:2123:2266)(2022:2146:2272))
          (PORT SR (3891:4207:4527)(4084:4367:4658))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x54y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (751:855:960)(794:900:1008))
          (PORT IN7 (773:872:975)(770:861:955))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1618:1739:1861)(1651:1751:1853))
          (PORT SR (3320:3569:3823)(3501:3728:3960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (568:649:731)(590:668:748))
          (PORT IN4 (367:424:481)(338:383:429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1618:1739:1861)(1651:1751:1853))
          (PORT SR (3320:3569:3823)(3501:3728:3960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x53y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (725:831:940)(745:844:945))
          (PORT IN7 (727:837:948)(741:841:943))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1543:1662:1782)(1585:1684:1785))
          (PORT SR (3280:3525:3776)(3466:3690:3919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (550:634:720)(549:621:695))
          (PORT IN4 (1077:1229:1384)(1108:1256:1408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1543:1662:1782)(1585:1684:1785))
          (PORT SR (3280:3525:3776)(3466:3690:3919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x46y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a9_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:1018:1126)(908:1002:1098))
          (PORT IN5 (398:455:512)(384:433:482))
          (PORT IN6 (863:990:1121)(869:988:1109))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a9_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1861:2007:2154)(1905:2030:2158))
          (PORT EN (544:602:663)(522:569:617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x45y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (941:1061:1182)(967:1078:1192))
          (PORT IN7 (554:648:743)(524:595:667))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2229:2427:2630)(2323:2507:2695))
          (PORT EN (731:834:940)(724:809:897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (771:869:968)(776:861:948))
          (PORT IN3 (1090:1226:1363)(1102:1235:1370))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2229:2427:2630)(2323:2507:2695))
          (PORT EN (731:834:940)(724:809:897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x47y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1553:1722)(1457:1611:1770))
          (PORT IN4 (755:848:943)(758:838:919))
          (PORT IN6 (362:414:466)(346:389:432))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2085:2254:2428)(2166:2310:2456))
          (PORT SR (4006:4323:4647)(4196:4492:4799))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x55y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (757:859:964)(750:842:935))
          (PORT IN2 (1102:1223:1347)(1128:1244:1363))
          (PORT IN5 (1233:1386:1541)(1286:1430:1578))
          (PORT IN6 (762:856:952)(754:837:924))
          (PORT IN8 (1442:1632:1825)(1491:1680:1872))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x54y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a16_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1087:1234:1384)(1162:1305:1451))
          (PORT IN2 (570:645:722)(556:619:684))
          (PORT IN4 (523:612:701)(523:600:679))
          (PORT IN7 (1017:1146:1278)(1013:1126:1242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a16_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1664:1769:1875)(1713:1805:1897))
          (PORT SR (3449:3712:3979)(3631:3867:4112))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x56y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1375:1547:1720)(1440:1596:1758))
          (PORT IN2 (760:856:956)(771:861:954))
          (PORT IN4 (583:663:744)(591:666:743))
          (PORT IN5 (774:874:976)(786:883:982))
          (PORT IN6 (1121:1253:1389)(1157:1285:1418))
          (PORT IN7 (749:856:963)(748:848:949))
          (PORT IN8 (1442:1617:1797)(1524:1698:1876))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x54y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (934:1056:1180)(979:1097:1217))
          (PORT IN7 (1639:1858:2082)(1707:1916:2129))
          (PORT IN8 (557:634:712)(569:643:719))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x49y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a20_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1304:1449:1597)(1317:1441:1569))
          (PORT IN3 (750:861:975)(738:842:948))
          (PORT IN4 (1452:1637:1825)(1538:1710:1883))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x52y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (748:855:964)(752:851:953))
          (PORT IN4 (374:431:488)(370:420:471))
          (PORT IN5 (784:896:1009)(803:912:1025))
          (PORT IN6 (820:939:1059)(826:936:1049))
          (PORT IN8 (372:431:492)(344:391:439))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x49y47
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:1065:1189)(975:1087:1203))
          (PORT IN4 (942:1068:1196)(985:1100:1216))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x51y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1097:1222:1349)(1110:1219:1332))
          (PORT IN7 (566:656:746)(546:614:682))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x46y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (416:479:543)(404:462:520))
          (PORT IN6 (615:690:766)(624:688:754))
          (PORT IN7 (973:1097:1225)(983:1102:1222))
          (PORT IN8 (945:1064:1183)(970:1079:1189))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/D    Pos: x47y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a27_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (791:909:1029)(804:905:1008))
          (PORT IN3 (961:1094:1228)(973:1099:1227))
          (PORT IN4 (1420:1594:1772)(1425:1585:1750))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1684:1808:1935)(1746:1848:1952))
          (PORT SR (3526:3795:4069)(3720:3972:4230))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x49y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a28_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (771:860:950)(768:841:915))
          (PORT IN2 (1315:1468:1625)(1337:1484:1635))
          (PORT IN3 (614:692:771)(608:675:744))
          (PORT IN4 (1046:1194:1345)(1051:1185:1320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x54y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a29_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1049:1185)(924:1046:1170))
          (PORT IN2 (354:412:471)(331:376:423))
          (PORT IN4 (385:440:497)(366:409:452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x50y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:866:985)(763:863:966))
          (PORT IN5 (748:866:986)(741:844:950))
          (PORT IN6 (1046:1177:1310)(1063:1185:1309))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x51y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1428:1612:1798)(1481:1660:1843))
          (PORT IN7 (752:852:953)(769:859:950))
          (PORT IN8 (767:866:968)(769:857:948))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2255:2422:2594)(2306:2456:2611))
          (PORT SR (3967:4284:4605)(4169:4461:4763))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x52y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (919:1058:1199)(935:1056:1179))
          (PORT IN4 (1218:1388:1561)(1204:1348:1495))
          (PORT IN5 (743:842:944)(762:854:950))
          (PORT IN6 (1262:1438:1615)(1337:1505:1678))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR/DST///    Pos: x50y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1411:1562:1718)(1458:1591:1728))
          (PORT IN2 (712:818:927)(704:795:886))
          (PORT IN4 (982:1118:1255)(1044:1170:1298))
          (PORT IN5 (1105:1270:1438)(1118:1270:1427))
          (PORT IN6 (1192:1354:1520)(1186:1326:1469))
          (PORT IN7 (1523:1722:1925)(1617:1806:1999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2253:2416:2584)(2301:2449:2603))
          (PORT EN (1125:1250:1379)(1138:1255:1374))
          (PORT SR (3601:3888:4178)(3817:4082:4357))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x46y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1378:1527)(1304:1441:1581))
          (PORT IN2 (1222:1378:1536)(1247:1399:1555))
          (PORT IN3 (946:1069:1195)(947:1063:1181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x45y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (918:1051:1185)(936:1062:1191))
          (PORT IN6 (571:652:734)(587:664:741))
          (PORT IN7 (570:644:718)(558:619:682))
          (PORT IN8 (986:1116:1247)(1010:1133:1261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x49y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (885:1010:1138)(877:992:1111))
          (PORT IN6 (585:666:749)(597:677:758))
          (PORT IN8 (892:1014:1139)(883:995:1111))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x50y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (858:990:1125)(886:1006:1130))
          (PORT IN8 (766:879:992)(771:876:981))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a40_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1755:1963)(1581:1781:1982))
          (PORT IN3 (937:1057:1181)(962:1076:1192))
          (PORT IN4 (1106:1241:1381)(1144:1284:1429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x47y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (571:656:741)(577:657:739))
          (PORT IN7 (937:1062:1189)(968:1088:1209))
          (PORT IN8 (1009:1153:1299)(1008:1139:1272))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x46y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a45_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:838:940)(749:838:931))
          (PORT IN3 (902:1031:1164)(911:1029:1152))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2237:2404:2574)(2291:2439:2590))
          (PORT EN (753:849:946)(750:842:936))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x50y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1066:1201)(953:1075:1198))
          (PORT IN2 (718:831:947)(719:818:918))
          (PORT IN3 (728:823:920)(735:819:907))
          (PORT IN7 (1021:1149:1278)(1015:1121:1230))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1585:1702:1822)(1619:1719:1823))
          (PORT SR (3252:3497:3747)(3417:3636:3860))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x49y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a47_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (923:1045:1169)(968:1082:1197))
          (PORT IN8 (413:473:533)(401:455:509))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x51y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1614:1838:2068)(1701:1925:2151))
          (PORT IN6 (1059:1191:1326)(1102:1226:1353))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (940:1060:1182)(971:1092:1215))
          (PORT IN3 (777:893:1010)(792:896:1000))
          (PORT IN4 (397:457:519)(382:435:489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x49y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a52_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:858:961)(751:842:934))
          (PORT IN3 (601:683:767)(597:671:747))
          (PORT IN4 (563:663:764)(538:613:690))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x48y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (589:666:744)(570:634:700))
          (PORT IN6 (1145:1284:1428)(1197:1328:1462))
          (PORT IN8 (772:867:963)(787:879:973))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (383:440:498)(361:406:452))
          (PORT IN2 (952:1068:1188)(983:1086:1192))
          (PORT IN4 (725:828:931)(732:829:929))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x47y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (977:1103:1234)(999:1116:1235))
          (PORT IN7 (432:493:556)(410:464:518))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1411:1505:1602)(1441:1523:1606))
          (PORT SR (3479:3748:4023)(3672:3927:4188))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1183:1335:1493)(1230:1377:1526))
          (PORT IN2 (604:675:748)(580:640:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1411:1505:1602)(1441:1523:1606))
          (PORT SR (3479:3748:4023)(3672:3927:4188))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x47y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (383:447:512)(375:432:489))
          (PORT IN2 (766:858:953)(772:848:926))
          (PORT IN4 (897:1024:1151)(920:1043:1169))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND/D///    Pos: x45y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1422:1582:1748)(1425:1570:1720))
          (PORT IN3 (561:639:719)(553:623:695))
          (PORT IN5 (1210:1365:1522)(1214:1354:1497))
          (PORT IN6 (777:877:979)(789:876:965))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1719:1831:1946)(1758:1857:1960))
          (PORT SR (3445:3708:3978)(3610:3853:4102))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x49y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (398:459:522)(364:411:459))
          (PORT IN2 (1234:1380:1530)(1238:1374:1513))
          (PORT IN4 (373:434:496)(349:398:449))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ICOMP////D    Pos: x45y61
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1279:1455:1634)(1343:1516:1692))
          (PORT IN3 (1074:1235:1399)(1087:1232:1381))
          (PORT IN4 (2776:3026:3280)(2896:3117:3345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2174:2345:2518)(2223:2371:2521))
          (PORT EN (1267:1428:1589)(1307:1458:1612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x45y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1189:1312)(1068:1171:1277))
          (PORT IN7 (699:809:919)(691:786:883))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND/D///    Pos: x44y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1142:1285:1433)(1164:1310:1459))
          (PORT IN7 (561:641:722)(564:635:707))
          (PORT IN8 (541:619:699)(540:610:682))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2040:2212:2389)(2089:2236:2388))
          (PORT SR (3110:3327:3549)(3260:3456:3657))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x51y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1336:1501:1667)(1397:1553:1712))
          (PORT IN6 (424:487:550)(408:459:512))
          (PORT IN7 (369:425:482)(341:383:427))
          (PORT IN8 (2038:2217:2401)(2141:2305:2472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2221:2394:2571)(2302:2450:2602))
          (PORT SR (3566:3852:4143)(3775:4033:4301))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x50y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:426:483)(349:393:438))
          (PORT IN4 (733:830:929)(738:824:912))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x48y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (955:1089:1227)(972:1099:1228))
          (PORT IN2 (1090:1235:1381)(1134:1270:1409))
          (PORT IN3 (1653:1860:2073)(1736:1941:2150))
          (PORT IN4 (1069:1214:1360)(1083:1225:1368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x49y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a75_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1563:1775:1992)(1603:1803:2006))
          (PORT IN2 (577:660:745)(582:656:732))
          (PORT IN3 (905:1024:1146)(925:1036:1151))
          (PORT IN4 (396:452:508)(379:427:476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/DST    Pos: x46y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a78_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1417:1589:1763)(1445:1602:1764))
          (PORT IN2 (1298:1456:1617)(1326:1477:1631))
          (PORT IN3 (575:659:745)(572:646:721))
          (PORT IN4 (900:1041:1184)(927:1061:1199))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a78_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1707:1816:1927)(1770:1861:1952))
          (PORT SR (4459:4866:5280)(4738:5133:5540))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x50y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1529:1731:1940)(1578:1768:1963))
          (PORT IN7 (360:414:469)(339:384:429))
          (PORT IN8 (1462:1639:1818)(1539:1715:1896))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/DST    Pos: x50y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a87_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (957:1072:1188)(977:1078:1181))
          (PORT IN2 (580:668:758)(577:660:744))
          (PORT IN3 (547:627:708)(549:620:693))
          (PORT IN4 (3259:3573:3895)(3390:3658:3933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a87_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1695:1817:1941)(1769:1870:1973))
          (PORT SR (3742:4052:4368)(3967:4252:4547))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x49y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (589:667:746)(596:669:743))
          (PORT IN3 (418:477:536)(398:446:496))
          (PORT IN4 (558:648:739)(560:634:710))
          (PORT IN7 (1330:1526:1727)(1334:1507:1684))
          (PORT IN8 (542:625:709)(535:604:675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x50y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1652:1845:2042)(1718:1907:2100))
          (PORT IN4 (1805:2006:2212)(1849:2038:2234))
          (PORT IN6 (1136:1260:1387)(1151:1268:1388))
          (PORT IN7 (1793:2006:2224)(1834:2038:2247))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x46y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (597:683:770)(594:674:755))
          (PORT IN6 (363:417:472)(345:388:432))
          (PORT IN7 (394:456:518)(362:408:456))
          (PORT IN8 (1079:1226:1377)(1113:1251:1393))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x45y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a95_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:653:734)(587:661:738))
          (PORT IN2 (898:1013:1130)(929:1040:1153))
          (PORT IN3 (757:859:963)(759:853:950))
          (PORT IN4 (552:629:708)(550:622:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x45y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (399:455:512)(393:442:492))
          (PORT IN6 (531:608:686)(525:594:665))
          (PORT IN7 (582:669:757)(562:636:713))
          (PORT IN8 (1254:1425:1600)(1301:1466:1635))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x45y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (388:443:500)(382:429:478))
          (PORT IN6 (720:813:907)(730:813:898))
          (PORT IN7 (573:652:732)(559:625:694))
          (PORT IN8 (370:424:480)(348:392:436))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x46y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a98_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:668:750)(591:667:745))
          (PORT IN2 (736:829:924)(754:841:929))
          (PORT IN3 (955:1083:1213)(981:1103:1228))
          (PORT IN4 (729:829:932)(748:845:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x46y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (402:457:514)(384:432:481))
          (PORT IN6 (552:622:693)(549:607:666))
          (PORT IN7 (762:866:971)(770:864:961))
          (PORT IN8 (548:625:705)(547:617:688))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x47y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (589:668:750)(593:669:746))
          (PORT IN6 (731:824:918)(750:835:922))
          (PORT IN7 (954:1082:1212)(981:1102:1227))
          (PORT IN8 (732:833:937)(753:851:951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x45y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1379:1582:1789)(1404:1596:1789))
          (PORT IN2 (1138:1297:1460)(1184:1337:1493))
          (PORT IN3 (389:449:510)(356:402:449))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x49y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1080:1244:1409)(1105:1252:1402))
          (PORT IN5 (1075:1226:1379)(1126:1270:1417))
          (PORT IN6 (1306:1474:1647)(1356:1519:1686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND/D///    Pos: x51y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1644:1852:2066)(1708:1905:2108))
          (PORT IN2 (891:1010:1133)(910:1017:1127))
          (PORT IN4 (1405:1605:1808)(1455:1651:1854))
          (PORT IN7 (875:997:1119)(906:1019:1134))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a103_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1696:1799:1905)(1751:1838:1930))
          (PORT SR (3421:3684:3950)(3626:3865:4113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR////    Pos: x45y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1570:1740)(1408:1558:1713))
          (PORT IN2 (1530:1709:1892)(1578:1743:1916))
          (PORT IN3 (1417:1609:1805)(1450:1625:1803))
          (PORT IN4 (369:421:475)(351:393:436))
          (PORT IN5 (1178:1345:1514)(1183:1326:1473))
          (PORT IN7 (2069:2276:2485)(2185:2378:2575))
          (PORT IN8 (349:402:456)(327:369:412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x44y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1398:1570)(1270:1439:1610))
          (PORT IN3 (1146:1292:1443)(1189:1324:1462))
          (PORT IN5 (1065:1211:1358)(1066:1196:1329))
          (PORT IN6 (438:504:571)(428:481:535))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x52y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (751:859:968)(771:872:976))
          (PORT IN7 (566:647:730)(583:662:743))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (412:475:540)(401:454:508))
          (PORT IN5 (751:859:968)(771:872:976))
          (PORT IN7 (566:647:730)(583:662:743))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x52y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (731:844:960)(738:842:948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1313:1484:1658)(1344:1510:1679))
          (PORT IN8 (731:844:960)(738:842:948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x52y46
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (864:972:1084)(858:953:1049))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2/D//ADDF2/D    Pos: x48y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (413:472:532)(391:443:496))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2302:2507:2716)(2412:2596:2780))
          (PORT SR (4205:4547:4897)(4418:4742:5078))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (420:484:548)(401:452:505))
          (PORT IN7 (413:472:532)(391:443:496))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (391:442:494)(391:447:503))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2302:2507:2716)(2412:2596:2780))
          (PORT SR (4205:4547:4897)(4418:4742:5078))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1570:1780:1992)(1651:1859:2072))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1652:1763:1878)(1698:1795:1894))
          (PORT SR (3959:4302:4653)(4201:4532:4871))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1271:1454:1639)(1320:1494:1672))
          (PORT IN8 (1570:1780:1992)(1651:1859:2072))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1652:1763:1878)(1698:1795:1894))
          (PORT SR (3959:4302:4653)(4201:4532:4871))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (372:433:496)(347:393:440))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2133:2290:2451)(2193:2334:2480))
          (PORT SR (4351:4735:5125)(4638:5019:5412))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (390:448:507)(362:406:450))
          (PORT IN7 (372:433:496)(347:393:440))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (391:442:494)(391:447:503))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2133:2290:2451)(2193:2334:2480))
          (PORT SR (4351:4735:5125)(4638:5019:5412))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1585:1779:1977)(1617:1808:2003))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2255:2421:2590)(2309:2460:2611))
          (PORT SR (4380:4766:5160)(4664:5048:5442))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1210:1372:1536)(1241:1390:1543))
          (PORT IN8 (1585:1779:1977)(1617:1808:2003))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2255:2421:2590)(2309:2460:2611))
          (PORT SR (4380:4766:5160)(4664:5048:5442))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (414:474:536)(394:448:503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1707:1831:1955)(1741:1848:1956))
          (PORT SR (4490:4897:5311)(4783:5185:5598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (420:481:543)(399:450:502))
          (PORT IN7 (414:474:536)(394:448:503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (391:442:494)(391:447:503))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1707:1831:1955)(1741:1848:1956))
          (PORT SR (4490:4897:5311)(4783:5185:5598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:457:516)(368:414:461))
          (PORT IN8 (1231:1390:1552)(1268:1412:1561))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a124_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2180:2340:2502)(2231:2369:2509))
          (PORT SR (3335:3577:3824)(3496:3719:3949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1393:1564:1740)(1461:1632:1808))
          (PORT IN6 (399:457:516)(368:414:461))
          (PORT IN8 (1231:1390:1552)(1268:1412:1561))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a124_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2180:2340:2502)(2231:2369:2509))
          (PORT SR (3335:3577:3824)(3496:3719:3949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1292:1445:1601)(1309:1449:1592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a126_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1742:1863:1985)(1805:1904:2007))
          (PORT SR (3508:3797:4094)(3656:3929:4208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1411:1572:1739)(1434:1592:1754))
          (PORT IN8 (1292:1445:1601)(1309:1449:1592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a126_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1742:1863:1985)(1805:1904:2007))
          (PORT SR (3508:3797:4094)(3656:3929:4208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (384:439:494)(354:398:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2392:2561)(2278:2427:2577))
          (PORT SR (3313:3575:3846)(3447:3690:3940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (370:423:477)(342:384:426))
          (PORT IN7 (384:439:494)(354:398:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (391:442:494)(391:447:503))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2392:2561)(2278:2427:2577))
          (PORT SR (3313:3575:3846)(3447:3690:3940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1222:1380:1542)(1239:1389:1543))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a130_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2398:2569)(2282:2433:2585))
          (PORT SR (3260:3524:3797)(3378:3614:3855))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1468:1629:1793)(1491:1638:1789))
          (PORT IN8 (1222:1380:1542)(1239:1389:1543))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a130_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2398:2569)(2282:2433:2585))
          (PORT SR (3260:3524:3797)(3378:3614:3855))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF/D///    Pos: x48y59
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (379:442:507)(358:405:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:354:386)(323:366:411))  // in 3 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a132_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1753:1868:1984)(1792:1890:1990))
          (PORT SR (3451:3742:4044)(3594:3859:4129))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (414:474:536)(394:448:503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a134_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2370:2575:2782)(2447:2629:2814))
          (PORT SR (4097:4455:4820)(4348:4688:5040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (420:481:543)(399:450:502))
          (PORT IN7 (414:474:536)(394:448:503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (391:442:494)(391:447:503))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a134_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2370:2575:2782)(2447:2629:2814))
          (PORT SR (4097:4455:4820)(4348:4688:5040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (901:1029:1161)(926:1043:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a136_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2088:2256:2429)(2172:2326:2486))
          (PORT SR (3467:3733:4004)(3640:3884:4134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (933:1056:1182)(950:1061:1174))
          (PORT IN8 (901:1029:1161)(926:1043:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a136_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2088:2256:2429)(2172:2326:2486))
          (PORT SR (3467:3733:4004)(3640:3884:4134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (384:439:494)(354:398:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a138_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1815:1960:2109)(1884:2003:2124))
          (PORT SR (4131:4482:4838)(4398:4732:5076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (370:423:477)(342:384:426))
          (PORT IN7 (384:439:494)(354:398:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (391:442:494)(391:447:503))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a138_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1815:1960:2109)(1884:2003:2124))
          (PORT SR (4131:4482:4838)(4398:4732:5076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/D    Pos: x48y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1252:1410:1572)(1286:1436:1590))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a140_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2173:2341:2515)(2252:2397:2547))
          (PORT SR (3719:4013:4312)(3934:4213:4498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a140_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2190:2440:2696)(2325:2558:2795))
          (PORT IN8 (1252:1410:1572)(1286:1436:1590))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (414:472:532)(429:486:543))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (228:236:244)(190:202:215))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a140_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2173:2341:2515)(2252:2397:2547))
          (PORT SR (3719:4013:4312)(3934:4213:4498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x50y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (593:666:742)(597:660:726))
          (PORT IN8 (1085:1219:1356)(1116:1242:1371))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (949:1066:1187)(970:1080:1193))
          (PORT IN6 (593:666:742)(597:660:726))
          (PORT IN8 (1085:1219:1356)(1116:1242:1371))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x47y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (592:681:773)(591:671:752))
          (PORT IN8 (1265:1454:1645)(1311:1486:1664))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (937:1058:1182)(934:1045:1158))
          (PORT IN5 (592:681:773)(591:671:752))
          (PORT IN8 (1265:1454:1645)(1311:1486:1664))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x47y48
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1258:1416:1579)(1286:1439:1594))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x47y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (572:659:748)(578:661:747))
          (PORT IN7 (384:441:499)(352:397:442))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1052:1174)(956:1074:1195))
          (PORT IN5 (572:659:748)(578:661:747))
          (PORT IN7 (384:441:499)(352:397:442))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x47y44
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (705:806:910)(711:804:900))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a153)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
    )))
 // C_AND/D///    Pos: x43y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2658:2905:3158)(2799:3034:3275))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a172_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2002:2175:2349)(2045:2189:2338))
          (PORT EN (901:1017:1135)(899:1006:1115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x54y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1388:1583:1781)(1457:1651:1851))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a175_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1751:1863:1976)(1803:1896:1990))
          (PORT EN (1238:1384:1535)(1248:1381:1519))
          (PORT SR (3785:4075:4370)(3976:4240:4513))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x51y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (722:833:947)(713:807:902))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a176_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1883:2031:2182)(1926:2053:2183))
          (PORT EN (896:1015:1136)(892:1003:1117))
          (PORT SR (3286:3525:3769)(3469:3684:3906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1092:1231:1372)(1125:1252:1380))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a176_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1883:2031:2182)(1926:2053:2183))
          (PORT EN (896:1015:1136)(892:1003:1117))
          (PORT SR (3286:3525:3769)(3469:3684:3906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x54y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (412:473:534)(403:456:511))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a177_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1763:1873:1986)(1811:1904:1999))
          (PORT EN (1106:1249:1395)(1131:1268:1408))
          (PORT SR (3497:3761:4030)(3710:3955:4207))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1182:1347:1514)(1236:1398:1563))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a177_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1763:1873:1986)(1811:1904:1999))
          (PORT EN (1106:1249:1395)(1131:1268:1408))
          (PORT SR (3497:3761:4030)(3710:3955:4207))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x52y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (911:1038:1168)(929:1049:1173))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a178_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2074:2224:2376)(2169:2308:2449))
          (PORT EN (1384:1553:1728)(1391:1542:1698))
          (PORT SR (3748:4058:4373)(3977:4262:4557))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a178_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (770:874:979)(768:860:954))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a178_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2074:2224:2376)(2169:2308:2449))
          (PORT EN (1384:1553:1728)(1391:1542:1698))
          (PORT SR (3748:4058:4373)(3977:4262:4557))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x53y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (891:1024:1158)(916:1043:1170))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a179_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2439:2627:2820)(2503:2672:2849))
          (PORT EN (576:644:714)(562:622:684))
          (PORT SR (3118:3335:3555)(3284:3474:3670))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x47y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2869:3141:3417)(3044:3298:3558))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a183_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2016:2185:2358)(2092:2250:2410))
          (PORT EN (1125:1271:1420)(1154:1293:1436))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x47y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2517:2740:2966)(2640:2838:3041))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a184_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2202:2373)(2122:2273:2427))
          (PORT EN (961:1072:1185)(949:1052:1156))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x50y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2668:2916:3169)(2841:3079:3323))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a186_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1889:2026:2167)(1931:2049:2169))
          (PORT EN (938:1036:1138)(956:1050:1146))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x45y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2310:2509:2711)(2422:2596:2776))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a188_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1728:1841:1956)(1768:1868:1970))
          (PORT EN (924:1040:1159)(937:1051:1166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x50y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2843:3113:3388)(2985:3237:3495))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a189_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2061:2237:2415)(2178:2335:2497))
          (PORT EN (1046:1190:1336)(1056:1191:1327))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x52y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2366:2570:2778)(2481:2661:2844))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a190_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1771:1885:2000)(1823:1922:2023))
          (PORT EN (1291:1445:1601)(1318:1465:1616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x53y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (532:613:695)(514:588:663))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a196_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2097:2248:2402)(2187:2328:2471))
          (PORT EN (1152:1290:1431)(1195:1329:1466))
          (PORT SR (3801:4113:4430)(4044:4340:4645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x45y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a197_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:636:722)(549:617:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a197_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2208:2418:2634)(2285:2475:2669))
          (PORT EN (560:629:700)(559:621:685))
          (PORT SR (3805:4118:4436)(4030:4330:4640))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x45y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (399:455:512)(393:442:492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a198_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2069:2252:2439)(2144:2314:2487))
          (PORT EN (574:642:712)(571:633:697))
          (PORT SR (3802:4116:4436)(4025:4328:4639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x46y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1396:1568)(1270:1432:1596))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a199_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2142:2311:2486)(2225:2370:2519))
          (PORT EN (741:834:929)(760:850:943))
          (PORT SR (3987:4324:4666)(4230:4557:4895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x46y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (930:1046:1163)(953:1069:1187))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a200_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2142:2311:2486)(2225:2370:2519))
          (PORT EN (741:834:929)(760:850:943))
          (PORT SR (3987:4324:4666)(4230:4557:4895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x47y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (755:856:958)(791:892:994))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a201_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1751:1865)(1690:1786:1884))
          (PORT EN (928:1045:1164)(969:1086:1206))
          (PORT SR (4166:4526:4892)(4430:4784:5149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x46y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1100:1257:1417)(1162:1313:1467))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1595:1710:1829)(1635:1733:1835))
          (PORT EN (764:856:951)(782:872:964))
          (PORT SR (3998:4337:4682)(4243:4573:4912))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x45y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (564:655:747)(564:639:715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a203_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1586:1699:1816)(1625:1722:1822))
          (PORT EN (730:825:922)(723:806:891))
          (PORT SR (3930:4266:4608)(4161:4480:4808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x51y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (743:859:976)(742:849:958))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a208_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1708:1832:1959)(1780:1889:1998))
          (PORT EN (1585:1781:1985)(1650:1853:2061))
          (PORT SR (3604:3884:4167)(3830:4084:4346))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x45y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (791:893:998)(816:910:1006))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a209_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1559:1683:1808)(1592:1692:1795))
          (PORT EN (1253:1420:1593)(1290:1453:1620))
          (PORT SR (3950:4286:4628)(4177:4496:4825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x45y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1053:1200:1350)(1094:1234:1376))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a210_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1559:1683:1808)(1592:1692:1795))
          (PORT EN (1253:1420:1593)(1290:1453:1620))
          (PORT SR (3950:4286:4628)(4177:4496:4825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x49y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (553:622:692)(536:595:656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a211_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2144:2321:2501)(2186:2338:2493))
          (PORT EN (1234:1386:1541)(1301:1454:1610))
          (PORT SR (4502:4907:5318)(4814:5219:5637))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x44y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (733:842:952)(746:846:950))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1878:2024:2174)(1925:2053:2184))
          (PORT EN (1423:1611:1804)(1490:1671:1855))
          (PORT SR (3623:3914:4210)(3821:4097:4381))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (371:430:490)(349:399:450))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a213_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1878:2024:2174)(1925:2053:2184))
          (PORT EN (1423:1611:1804)(1490:1671:1855))
          (PORT SR (3623:3914:4210)(3821:4097:4381))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x43y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1237:1389:1543)(1265:1405:1548))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1601:1717:1838)(1657:1765:1878))
          (PORT EN (1579:1791:2009)(1643:1858:2078))
          (PORT SR (3577:3865:4158)(3763:4029:4303))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x45y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (404:470:537)(374:423:472))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a215_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2436:2650)(2299:2490:2686))
          (PORT EN (775:872:972)(774:863:955))
          (PORT SR (3388:3659:3935)(3567:3817:4073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x49y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (768:875:984)(795:900:1006))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a218_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1991:2161:2334)(2114:2265:2419))
          (PORT EN (925:1036:1151)(930:1034:1140))
          (PORT SR (3945:4271:4602)(4195:4502:4818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x46y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (545:627:711)(530:604:680))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a219_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1925:2053:2181)(1998:2103:2209))
          (PORT EN (1207:1365:1527)(1199:1335:1475))
          (PORT SR (3583:3878:4179)(3781:4058:4342))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x46y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (907:1051:1196)(933:1067:1203))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a220_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1883:2016:2150)(1943:2053:2164))
          (PORT EN (959:1076:1197)(955:1063:1172))
          (PORT SR (3320:3564:3813)(3494:3719:3949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (396:455:514)(363:408:454))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a220_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1883:2016:2150)(1943:2053:2164))
          (PORT EN (959:1076:1197)(955:1063:1172))
          (PORT SR (3320:3564:3813)(3494:3719:3949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x47y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1273:1434:1598)(1309:1464:1624))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a222_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2128:2288:2453)(2197:2341:2488))
          (PORT EN (1203:1358:1518)(1182:1307:1436))
          (PORT SR (4302:4685:5075)(4573:4947:5331))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x47y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (842:953:1066)(836:934:1034))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a223_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2097:2264:2435)(2175:2319:2464))
          (PORT EN (1036:1170:1307)(1015:1124:1236))
          (PORT SR (3770:4089:4415)(3991:4295:4606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1127:1284:1442)(1180:1329:1481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a223_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2097:2264:2435)(2175:2319:2464))
          (PORT EN (1036:1170:1307)(1015:1124:1236))
          (PORT SR (3770:4089:4415)(3991:4295:4606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x50y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (725:832:941)(725:823:923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a225_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2200:2367:2539)(2287:2434:2584))
          (PORT EN (1104:1240:1380)(1132:1265:1400))
          (PORT SR (3778:4081:4388)(4015:4296:4586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1353:1530:1709)(1411:1585:1764))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a225_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2200:2367:2539)(2287:2434:2584))
          (PORT EN (1104:1240:1380)(1132:1265:1400))
          (PORT SR (3778:4081:4388)(4015:4296:4586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x46y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2954:3227:3504)(3092:3339:3593))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a227_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2354:2558:2766)(2433:2623:2816))
          (PORT EN (1665:1867:2073)(1728:1933:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x50y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (566:651:738)(579:661:743))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a229_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1693:1806:1921)(1751:1846:1944))
          (PORT EN (575:646:719)(567:632:699))
          (PORT SR (3893:4236:4584)(4117:4429:4751))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x50y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (762:866:974)(780:884:990))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a230_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2218:2388:2564)(2303:2452:2605))
          (PORT EN (1388:1560:1736)(1398:1563:1731))
          (PORT SR (3787:4089:4394)(4026:4306:4596))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x44y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1022:1173:1325)(1044:1186:1330))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a231_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1620)(1472:1554:1640))
          (PORT EN (803:901:1002)(797:886:977))
          (PORT SR (3763:4075:4392)(3968:4260:4561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x45y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (393:451:510)(377:429:482))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a232_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2042:2222:2406)(2117:2284:2454))
          (PORT EN (1656:1825:2000)(1688:1843:2003))
          (PORT SR (3980:4309:4644)(4229:4544:4866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x44y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (541:619:699)(540:610:683))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a233_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1877:2021:2169)(1923:2044:2170))
          (PORT EN (1473:1618:1768)(1482:1611:1744))
          (PORT SR (3790:4095:4405)(4016:4304:4599))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:617:696)(525:595:665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a234_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1620)(1472:1554:1640))
          (PORT EN (803:901:1002)(797:886:977))
          (PORT SR (3763:4075:4392)(3968:4260:4561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x43y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (737:846:956)(740:836:934))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a235_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1837:1984:2133)(1880:2001:2126))
          (PORT EN (1276:1421:1570)(1318:1460:1606))
          (PORT SR (3724:4045:4372)(3914:4207:4508))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1630:1776:1926)(1673:1792:1916))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a236_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2083:2245:2411)(2140:2284:2434))
          (PORT EN (1812:2022:2238)(1927:2131:2338))
          (PORT SR (3615:3904:4198)(3820:4094:4377))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x51y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (960:1088:1220)(989:1116:1244))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a237_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1892:2030:2170)(1934:2053:2174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x54y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2533:2762:2995)(2645:2843:3045))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1923:2070:2219)(1972:2098:2227))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x49y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (384:443:504)(355:401:448))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a242_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1736:1853:1973)(1779:1880:1986))
          (PORT SR (3766:4076:4389)(3993:4284:4585))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x47y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (933:1041:1152)(928:1025:1125))
          (PORT IN4 (576:658:740)(586:664:744))
          (PORT IN5 (369:426:484)(347:391:437))
          (PORT IN6 (377:434:491)(359:405:452))
          (PORT IN7 (384:441:499)(352:397:442))
          (PORT IN8 (1254:1411:1570)(1287:1443:1601))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x47y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:649:733)(549:616:684))
          (PORT IN4 (906:1033:1162)(941:1060:1182))
          (PORT IN5 (398:453:510)(376:423:471))
          (PORT IN6 (1407:1582:1758)(1412:1571:1734))
          (PORT IN7 (1252:1429:1609)(1281:1447:1617))
          (PORT IN8 (910:1044:1181)(929:1049:1171))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // IBF    Pos: x0y99
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a260)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a261)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y95
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a262)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y69
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a263)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x57y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a264)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x101y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a265)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x0y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a266)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y51
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a267)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a268)
    )
 // C_OR////    Pos: x47y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (369:422:476)(346:387:429))
          (PORT IN7 (562:644:727)(550:620:692))
          (PORT IN8 (874:999:1126)(899:1011:1127))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a271)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_OR////    Pos: x52y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1198:1329)(1101:1226:1355))
          (PORT IN2 (1276:1431:1590)(1257:1390:1525))
          (PORT IN3 (432:493:555)(419:471:523))
          (PORT IN4 (739:851:966)(724:814:908))
          (PORT IN6 (992:1140:1289)(999:1134:1272))
          (PORT IN7 (811:909:1010)(811:905:1001))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x46y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1590:1765)(1429:1590:1754))
          (PORT IN4 (743:833:924)(748:828:909))
          (PORT IN5 (728:835:944)(733:832:933))
          (PORT IN6 (543:629:717)(543:618:694))
          (PORT IN7 (386:445:505)(378:429:482))
          (PORT IN8 (584:656:729)(588:653:720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x42y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a281_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1673:1885)(1521:1715:1913))
          (PORT IN4 (1099:1249:1401)(1131:1271:1414))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x45y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (375:433:492)(354:399:445))
          (PORT IN6 (1145:1271:1401)(1155:1264:1377))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x43y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (588:674:762)(594:675:758))
          (PORT IN8 (881:1000:1120)(913:1025:1141))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x47y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a284_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (749:846:943)(752:838:926))
          (PORT IN4 (841:947:1056)(819:905:994))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x43y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (580:667:754)(582:665:749))
          (PORT IN3 (581:666:751)(585:662:741))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x49y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (963:1081:1200)(980:1084:1191))
          (PORT IN7 (1670:1857:2048)(1710:1879:2053))
          (PORT IN8 (740:851:964)(756:854:954))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (887:1010:1136)(891:1009:1128))
          (PORT IN5 (568:651:736)(541:606:672))
          (PORT IN7 (565:638:713)(552:614:679))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x51y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (437:503:570)(423:480:538))
          (PORT IN8 (1348:1515:1687)(1423:1588:1758))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x50y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (984:1100:1219)(980:1083:1186))
          (PORT IN4 (579:663:750)(577:656:737))
          (PORT IN6 (1472:1655:1842)(1542:1725:1913))
          (PORT IN7 (779:896:1014)(793:899:1006))
          (PORT IN8 (591:674:757)(604:685:767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x51y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:463:521)(385:433:483))
          (PORT IN2 (1801:2014:2233)(1842:2047:2256))
          (PORT IN3 (884:1018:1154)(888:1011:1138))
          (PORT IN7 (1608:1790:1979)(1639:1812:1991))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x50y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:671:755)(582:660:740))
          (PORT IN2 (1159:1287:1420)(1168:1293:1420))
          (PORT IN3 (1071:1231:1393)(1091:1242:1397))
          (PORT IN6 (573:650:730)(563:624:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x49y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1272:1445:1623)(1331:1497:1667))
          (PORT IN2 (876:998:1122)(920:1033:1150))
          (PORT IN3 (384:441:500)(357:400:444))
          (PORT IN5 (549:627:708)(540:610:683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
 // C_///AND/    Pos: x1y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a305_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2656:2918:3186)(2774:3013:3258))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a305_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (5104:5493:5889)(5373:5716:6067))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a306_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x57y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a307_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (4591:4957:5332)(4847:5182:5528))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a307_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x101y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a308_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3120:3395:3675)(3224:3458:3698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a308_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2701:2983:3271)(2803:3066:3334))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a309_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x51y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a310_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1139:1288:1437)(1204:1346:1492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x48y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a311_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1073:1220:1368)(1098:1238:1380))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x48y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a312_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (943:1083:1224)(965:1093:1222))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x51y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a313_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1024:1162:1305)(1008:1122:1240))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x47y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a314_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:474:535)(394:443:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x45y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a315_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (927:1060:1194)(945:1071:1197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x51y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a316_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (847:955:1065)(837:931:1029))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x44y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a317_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1481:1684:1891)(1551:1742:1936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x47y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a318_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1652:1828:2009)(1679:1842:2011))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x46y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a319_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1608:1785)(1487:1651:1821))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x51y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a320_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (738:851:966)(726:823:924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x53y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a321_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (949:1068:1190)(959:1068:1178))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x48y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a322_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1416:1589:1765)(1480:1652:1827))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x47y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a323_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1067:1226:1388)(1111:1253:1398))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x53y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a324_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (743:837:933)(747:832:921))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x49y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a325_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (558:637:718)(584:659:737))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x43y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a326_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1089:1236:1387)(1103:1246:1390))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x51y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a327_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (588:667:747)(566:630:695))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x54y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a328_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1666:1864:2067)(1674:1853:2036))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x52y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a329_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1221:1358:1497)(1208:1332:1458))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x45y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a330_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1318:1494:1673)(1387:1560:1735))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x54y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a331_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1235:1395:1559)(1243:1385:1529))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x43y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a332_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (717:826:935)(706:801:899))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x52y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a333_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (809:908:1010)(834:928:1023))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          305/10      1  min:  100  max:  100
//          306/10      1  min:  100  max:  100
//          307/10      1  min:  100  max:  100
//          308/10      1  min:  100  max:  100
//          309/10      1  min:  100  max:  100
