# ğŸ”§ 8-Bit CMOS-Based Pipelined ALU in Verilog

This project implements an 8-bit Arithmetic Logic Unit (ALU) using custom CMOS logic gates and Verilog HDL, structured with a 4-stage pipelined architecture and a dual-phase clock system. Designed as a deep dive into both digital logic and transistor-level circuit design, this ALU handles fundamental arithmetic and logical operations â€” perfect for VLSI learners and hardware enthusiasts.

---

## âš™ï¸ Features

- ğŸ”¢ Executes 8 operations: ADD, SUB, AND, OR, XOR, NOT A, NOT B, INC A  
- â±ï¸ 4-stage pipelined architecture for overlapped execution  
- ğŸ”„ Dual-phase clocking (`clk1`, `clk2`) for precise timing  
- ğŸ§  Built entirely with CMOS logic: NAND, NOR, NOT, XOR  
- ğŸ—ƒï¸ Register Bank: 16 Ã— 8-bit registers  
- ğŸ’¾ Memory Unit: 256 Ã— 8-bit memory cells  
- ğŸ§© Modular Verilog structure with clean gate-level design  
- ğŸš© Supports carry and borrow flag tracking

---

## ğŸ—ï¸ Architecture Overview

The ALU operates on a 4-stage pipeline:

1. ğŸ§® **Fetch Stage** â€“ Load operands A and B from the register bank  
2. ğŸ”§ **Execute Stage** â€“ Perform the selected ALU function  
3. ğŸ“¥ **Register Write Stage** â€“ Write result to destination register  
4. ğŸ§¾ **Memory Write Stage** â€“ Store result in memory if enabled

Clocks `clk1` and `clk2` alternate to drive adjacent pipeline stages safely and without race conditions.

---

## ğŸ› ï¸ Tools Used

| ğŸ§° Tool             | ğŸ“ Purpose     
|-------------------- |---------------|
| Verilog HDL         | Design and modeling of digital hardware   |
| Icarus Verilog      | Compilation and simulation of Verilog code |
| GTKWave             | Waveform viewing and signal analysis      |

---

## ğŸ“¤ Output Signals

- ğŸŸ¢ `Zout`: 8-bit result of the ALU operation  
- ğŸ” `Carry/Borrow`: 1-bit flag indicating carry-out (ADD/INC) or borrow (SUB)
- ## ğŸ“„ File Descriptions

| File Name     | Description                                                                 |
|---------------|-----------------------------------------------------------------------------|
| `ALU.v`       | Main Verilog file containing the ALU logic, pipeline stages, control, and data path. |
| `ALU_tb.v`    | Testbench for simulating the ALU with various test cases using dual clocks. |
| `ALU.vcd`     | Value Change Dump (VCD) file generated from simulation, used to view waveforms in GTKWave. |
| `result`      | Text output file capturing the Zout and Carry/Borrow values from simulation for each operation. |
| `README.md`   | Project overview, architecture, tool usage, and file documentation (you are reading it). |
