// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _combine_HH_
#define _combine_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pitchshifting.h"
#include "FFT.h"
#include "cal_mag_phase.h"
#include "combine_mul_57ns_60ns_116_14.h"
#include "combine_currentFrame_V.h"
#include "pitchshifting_wn_V_1.h"
#include "pitchshifting_deltaPhiPrimeMod_V.h"
#include "combine_previousPhase_V.h"
#include "combine_time_domain_V.h"

namespace ap_rtl {

struct combine : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > currentFrameWindowed_V_address0;
    sc_out< sc_logic > currentFrameWindowed_V_ce0;
    sc_out< sc_logic > currentFrameWindowed_V_we0;
    sc_out< sc_lv<32> > currentFrameWindowed_V_d0;
    sc_in< sc_lv<32> > currentFrameWindowed_V_q0;
    sc_out< sc_lv<10> > currentFrameWindowed_V_address1;
    sc_out< sc_logic > currentFrameWindowed_V_ce1;
    sc_in< sc_lv<32> > currentFrameWindowed_V_q1;
    sc_out< sc_lv<10> > imag_V_address0;
    sc_out< sc_logic > imag_V_ce0;
    sc_out< sc_logic > imag_V_we0;
    sc_out< sc_lv<32> > imag_V_d0;
    sc_in< sc_lv<32> > imag_V_q0;
    sc_out< sc_lv<10> > imag_V_address1;
    sc_out< sc_logic > imag_V_ce1;
    sc_in< sc_lv<32> > imag_V_q1;


    // Module declarations
    combine(sc_module_name name);
    SC_HAS_PROCESS(combine);

    ~combine();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    combine_currentFrame_V* currentFrame_V_U;
    pitchshifting_wn_V_1* wn_V_U;
    pitchshifting_deltaPhiPrimeMod_V* magFrame_V_U;
    pitchshifting_deltaPhiPrimeMod_V* phaseFrame_V_U;
    combine_previousPhase_V* previousPhase_V_U;
    combine_time_domain_V* time_domain_V_U;
    pitchshifting* grp_pitchshifting_fu_123;
    FFT* grp_FFT_fu_135;
    cal_mag_phase* grp_cal_mag_phase_fu_143;
    combine_mul_57ns_60ns_116_14<53,14,57,60,116>* combine_mul_57ns_60ns_116_14_U53;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_lv<10> > currentFrame_V_address0;
    sc_signal< sc_logic > currentFrame_V_ce0;
    sc_signal< sc_lv<17> > currentFrame_V_q0;
    sc_signal< sc_lv<10> > wn_V_address0;
    sc_signal< sc_logic > wn_V_ce0;
    sc_signal< sc_lv<20> > wn_V_q0;
    sc_signal< sc_lv<11> > i_1_fu_161_p2;
    sc_signal< sc_lv<11> > i_1_reg_220;
    sc_signal< sc_lv<64> > tmp_fu_167_p1;
    sc_signal< sc_lv<64> > tmp_reg_225;
    sc_signal< sc_lv<1> > exitcond1_fu_155_p2;
    sc_signal< sc_lv<17> > currentFrame_V_load_reg_240;
    sc_signal< sc_lv<20> > wn_V_load_reg_245;
    sc_signal< sc_lv<37> > tmp_3_fu_179_p2;
    sc_signal< sc_lv<37> > tmp_3_reg_250;
    sc_signal< sc_lv<10> > magFrame_V_address0;
    sc_signal< sc_logic > magFrame_V_ce0;
    sc_signal< sc_logic > magFrame_V_we0;
    sc_signal< sc_lv<32> > magFrame_V_d0;
    sc_signal< sc_lv<32> > magFrame_V_q0;
    sc_signal< sc_lv<10> > phaseFrame_V_address0;
    sc_signal< sc_logic > phaseFrame_V_ce0;
    sc_signal< sc_logic > phaseFrame_V_we0;
    sc_signal< sc_lv<32> > phaseFrame_V_d0;
    sc_signal< sc_lv<32> > phaseFrame_V_q0;
    sc_signal< sc_lv<10> > previousPhase_V_address0;
    sc_signal< sc_logic > previousPhase_V_ce0;
    sc_signal< sc_logic > previousPhase_V_we0;
    sc_signal< sc_lv<1> > previousPhase_V_d0;
    sc_signal< sc_lv<1> > previousPhase_V_q0;
    sc_signal< sc_lv<10> > time_domain_V_address0;
    sc_signal< sc_logic > time_domain_V_ce0;
    sc_signal< sc_logic > time_domain_V_we0;
    sc_signal< sc_lv<32> > time_domain_V_d0;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_ap_start;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_ap_done;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_ap_idle;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_ap_ready;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_123_amplitude_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_amplitude_V_ce0;
    sc_signal< sc_lv<32> > grp_pitchshifting_fu_123_amplitude_V_q0;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_123_angle_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_angle_V_ce0;
    sc_signal< sc_lv<32> > grp_pitchshifting_fu_123_angle_V_q0;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_123_previousPhase_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_previousPhase_V_ce0;
    sc_signal< sc_lv<1> > grp_pitchshifting_fu_123_previousPhase_V_q0;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_123_time_domain_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_time_domain_V_ce0;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_time_domain_V_we0;
    sc_signal< sc_lv<32> > grp_pitchshifting_fu_123_time_domain_V_d0;
    sc_signal< sc_logic > grp_FFT_fu_135_ap_start;
    sc_signal< sc_logic > grp_FFT_fu_135_ap_done;
    sc_signal< sc_logic > grp_FFT_fu_135_ap_idle;
    sc_signal< sc_logic > grp_FFT_fu_135_ap_ready;
    sc_signal< sc_lv<10> > grp_FFT_fu_135_xreal_V_address0;
    sc_signal< sc_logic > grp_FFT_fu_135_xreal_V_ce0;
    sc_signal< sc_logic > grp_FFT_fu_135_xreal_V_we0;
    sc_signal< sc_lv<32> > grp_FFT_fu_135_xreal_V_d0;
    sc_signal< sc_lv<32> > grp_FFT_fu_135_xreal_V_q0;
    sc_signal< sc_lv<10> > grp_FFT_fu_135_xreal_V_address1;
    sc_signal< sc_logic > grp_FFT_fu_135_xreal_V_ce1;
    sc_signal< sc_lv<32> > grp_FFT_fu_135_xreal_V_q1;
    sc_signal< sc_lv<10> > grp_FFT_fu_135_ximag_V_address0;
    sc_signal< sc_logic > grp_FFT_fu_135_ximag_V_ce0;
    sc_signal< sc_logic > grp_FFT_fu_135_ximag_V_we0;
    sc_signal< sc_lv<32> > grp_FFT_fu_135_ximag_V_d0;
    sc_signal< sc_lv<32> > grp_FFT_fu_135_ximag_V_q0;
    sc_signal< sc_lv<10> > grp_FFT_fu_135_ximag_V_address1;
    sc_signal< sc_logic > grp_FFT_fu_135_ximag_V_ce1;
    sc_signal< sc_lv<32> > grp_FFT_fu_135_ximag_V_q1;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_ap_start;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_ap_done;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_ap_idle;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_ap_ready;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_143_magFrame_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_magFrame_V_ce0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_magFrame_V_we0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_143_magFrame_V_d0;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_143_phaseFrame_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_phaseFrame_V_ce0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_phaseFrame_V_we0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_143_phaseFrame_V_d0;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_143_real_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_real_V_ce0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_143_real_V_q0;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_143_imag_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_imag_V_ce0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_143_imag_V_q0;
    sc_signal< sc_lv<11> > i_reg_111;
    sc_signal< sc_logic > grp_pitchshifting_fu_123_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_FFT_fu_135_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_143_ap_start_ap_start_reg;
    sc_signal< sc_lv<32> > tmp_6_fu_212_p1;
    sc_signal< sc_lv<20> > tmp_3_fu_179_p0;
    sc_signal< sc_lv<17> > tmp_3_fu_179_p1;
    sc_signal< sc_lv<57> > t_V_tr_fu_185_p3;
    sc_signal< sc_lv<57> > grp_fu_196_p0;
    sc_signal< sc_lv<60> > grp_fu_196_p1;
    sc_signal< sc_lv<116> > grp_fu_196_p2;
    sc_signal< sc_lv<16> > trunc_cast_fu_202_p4;
    sc_signal< sc_logic > grp_fu_196_ce;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_lv<116> > grp_fu_196_p00;
    sc_signal< sc_lv<37> > tmp_3_fu_179_p00;
    sc_signal< sc_lv<37> > tmp_3_fu_179_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_st1_fsm_0;
    static const sc_lv<5> ap_ST_st2_fsm_1;
    static const sc_lv<5> ap_ST_st3_fsm_2;
    static const sc_lv<5> ap_ST_st4_fsm_3;
    static const sc_lv<5> ap_ST_st5_fsm_4;
    static const sc_lv<5> ap_ST_st6_fsm_5;
    static const sc_lv<5> ap_ST_st7_fsm_6;
    static const sc_lv<5> ap_ST_st8_fsm_7;
    static const sc_lv<5> ap_ST_st9_fsm_8;
    static const sc_lv<5> ap_ST_st10_fsm_9;
    static const sc_lv<5> ap_ST_st11_fsm_10;
    static const sc_lv<5> ap_ST_st12_fsm_11;
    static const sc_lv<5> ap_ST_st13_fsm_12;
    static const sc_lv<5> ap_ST_st14_fsm_13;
    static const sc_lv<5> ap_ST_st15_fsm_14;
    static const sc_lv<5> ap_ST_st16_fsm_15;
    static const sc_lv<5> ap_ST_st17_fsm_16;
    static const sc_lv<5> ap_ST_st18_fsm_17;
    static const sc_lv<5> ap_ST_st19_fsm_18;
    static const sc_lv<5> ap_ST_st20_fsm_19;
    static const sc_lv<5> ap_ST_st21_fsm_20;
    static const sc_lv<5> ap_ST_st22_fsm_21;
    static const sc_lv<5> ap_ST_st23_fsm_22;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<116> ap_const_lv116_B504F667F3CB4B6;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_73;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_currentFrameWindowed_V_address0();
    void thread_currentFrameWindowed_V_address1();
    void thread_currentFrameWindowed_V_ce0();
    void thread_currentFrameWindowed_V_ce1();
    void thread_currentFrameWindowed_V_d0();
    void thread_currentFrameWindowed_V_we0();
    void thread_currentFrame_V_address0();
    void thread_currentFrame_V_ce0();
    void thread_exitcond1_fu_155_p2();
    void thread_grp_FFT_fu_135_ap_start();
    void thread_grp_FFT_fu_135_ximag_V_q0();
    void thread_grp_FFT_fu_135_ximag_V_q1();
    void thread_grp_FFT_fu_135_xreal_V_q0();
    void thread_grp_FFT_fu_135_xreal_V_q1();
    void thread_grp_cal_mag_phase_fu_143_ap_start();
    void thread_grp_cal_mag_phase_fu_143_imag_V_q0();
    void thread_grp_cal_mag_phase_fu_143_real_V_q0();
    void thread_grp_fu_196_ce();
    void thread_grp_fu_196_p0();
    void thread_grp_fu_196_p00();
    void thread_grp_fu_196_p1();
    void thread_grp_pitchshifting_fu_123_amplitude_V_q0();
    void thread_grp_pitchshifting_fu_123_angle_V_q0();
    void thread_grp_pitchshifting_fu_123_ap_start();
    void thread_grp_pitchshifting_fu_123_previousPhase_V_q0();
    void thread_i_1_fu_161_p2();
    void thread_imag_V_address0();
    void thread_imag_V_address1();
    void thread_imag_V_ce0();
    void thread_imag_V_ce1();
    void thread_imag_V_d0();
    void thread_imag_V_we0();
    void thread_magFrame_V_address0();
    void thread_magFrame_V_ce0();
    void thread_magFrame_V_d0();
    void thread_magFrame_V_we0();
    void thread_phaseFrame_V_address0();
    void thread_phaseFrame_V_ce0();
    void thread_phaseFrame_V_d0();
    void thread_phaseFrame_V_we0();
    void thread_previousPhase_V_address0();
    void thread_previousPhase_V_ce0();
    void thread_previousPhase_V_d0();
    void thread_previousPhase_V_we0();
    void thread_t_V_tr_fu_185_p3();
    void thread_time_domain_V_address0();
    void thread_time_domain_V_ce0();
    void thread_time_domain_V_d0();
    void thread_time_domain_V_we0();
    void thread_tmp_3_fu_179_p0();
    void thread_tmp_3_fu_179_p00();
    void thread_tmp_3_fu_179_p1();
    void thread_tmp_3_fu_179_p10();
    void thread_tmp_3_fu_179_p2();
    void thread_tmp_6_fu_212_p1();
    void thread_tmp_fu_167_p1();
    void thread_trunc_cast_fu_202_p4();
    void thread_wn_V_address0();
    void thread_wn_V_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
