// Seed: 183573818
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9
    , id_11
);
  assign id_0 = !id_7;
  bit id_12;
  always @(posedge 1 or posedge id_3) begin : LABEL_0
    id_12 = id_8;
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri0 id_2,
    input  wire id_3,
    output wor  id_4
);
  always if (1) $signed(35);
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_3,
      id_4,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2
  );
  localparam id_6 = 1;
  assign id_4 = |id_6;
  assign id_1 = -1 == -1;
endmodule
