signal,fanin,fanout,is_input,is_output,depth,source_file
in1,0,1,1,0,0,HCF.v
i1,1,0,0,1,1,HCF.v
in2,0,1,1,0,0,HCF.v
i2,1,0,0,1,1,HCF.v
a,0,3,1,0,0,ALU.v
"{ e_bit, result }",2,0,0,1,1,ALU.v
b,0,2,1,0,0,ALU.v
result,2,0,0,1,1,ALU.v
e_bit,1,2,0,0,1,ALU.v
result[0],1,0,0,1,2,ALU.v
result[7],1,0,0,1,2,ALU.v
bit2,0,1,1,0,0,binary2bcd.v
BCD,3,0,0,1,1,binary2bcd.v
bit1,0,1,1,0,0,binary2bcd.v
bit0,0,1,1,0,0,binary2bcd.v
M,0,1,1,0,0,booth_algorithm.v
M_comp,1,0,0,1,1,booth_algorithm.v
num,0,1,1,0,0,n_bit_square.v
tmp,1,1,0,0,1,n_bit_square.v
result,1,0,0,1,2,n_bit_square.v
A,0,2,1,0,0,carry_select.v
Sout,3,0,0,1,1,carry_select.v
B,0,2,1,0,0,carry_select.v
Cin,0,2,1,0,0,carry_select.v
Cout,3,0,0,1,1,carry_select.v
sel,0,1,1,0,0,carry_select.v
y,3,0,0,1,1,carry_select.v
a,0,1,1,0,0,carry_select.v
b,0,1,1,0,0,carry_select.v
dividend,0,1,1,0,0,divide.v
remainder,1,0,0,1,1,divide.v
a,0,7,1,0,0,logic_gates.v
and_g,2,0,0,1,1,logic_gates.v
b,0,6,1,0,0,logic_gates.v
or_g,2,0,0,1,1,logic_gates.v
not_g,1,0,0,1,1,logic_gates.v
nand_g,2,0,0,1,1,logic_gates.v
nor_g,2,0,0,1,1,logic_gates.v
xor_g,2,0,0,1,1,logic_gates.v
xnor_g,2,0,0,1,1,logic_gates.v
