Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/panli/Desktop/CS/Work/P5/two/whole_tb_isim_beh.exe" -prj "C:/Users/panli/Desktop/CS/Work/P5/two/whole_tb_beh.prj" "work.whole_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/decoder.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/W.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/STALL.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/pc.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/NPC.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/M.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/IM.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/GRF.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/ForwardUnit.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/EXT.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/E.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/DM.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/D.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/Ctr_W.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/Ctr_M.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/Ctr_E.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/Ctr_D.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/CMP.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/ALU.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/ADD4.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/mips.v" into library work
Analyzing Verilog file "C:/Users/panli/Desktop/CS/Work/P5/two/whole_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/panli/Desktop/CS/Work/P5/two/Ctr_E.v" Line 55: Port sw is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/panli/Desktop/CS/Work/P5/two/Ctr_M.v" Line 40: Port addu is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module ADD4
Compiling module decoder
Compiling module Ctr_D
Compiling module D
Compiling module GRF
Compiling module EXT
Compiling module NPC
Compiling module CMP
Compiling module Ctr_E
Compiling module E
Compiling module ALU
Compiling module Ctr_M
Compiling module M
Compiling module DM
Compiling module Ctr_W
Compiling module W
Compiling module ForwardUnit
Compiling module STALL
Compiling module mips
Compiling module whole_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\whole_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 23 Verilog Units
Built simulation executable C:/Users/panli/Desktop/CS/Work/P5/two/whole_tb_isim_beh.exe
Fuse Memory Usage: 29168 KB
Fuse CPU Usage: 468 ms
