

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 22:33:18 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17260543|  17261206|  0.173 sec|  0.173 sec|  17260543|  17261206|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17260542|  17261205|  338442 ~ 338455|          -|          -|    51|        no|
        | + EXPORTH  |      4701|      4709|             1567|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 38 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_9, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_17, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_16, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 42 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 43 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 44 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 45 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 47 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln118" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 48 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h_1" [src/conv3.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_IN" [src/conv3.cpp:31]   --->   Operation 50 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h_1" [src/conv3.cpp:31]   --->   Operation 51 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:31]   --->   Operation 52 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_IN.split, void %for.end77" [src/conv3.cpp:31]   --->   Operation 53 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/conv3.cpp:67]   --->   Operation 54 'ret' 'ret_ln67' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 55 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 57 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 58 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 59 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 60 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 61 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 62 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 63 [2/2] (4.44ns)   --->   "%call_ln34 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i" [src/conv3.cpp:34]   --->   Operation 63 'call' 'call_ln34' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 64 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln34 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i" [src/conv3.cpp:34]   --->   Operation 65 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 66 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %weight_buffer_0, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %h_2" [src/conv3.cpp:131->src/conv3.cpp:64]   --->   Operation 68 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:31]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:31]   --->   Operation 70 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %weight_buffer_0, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 72 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln135, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 73 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.67ns)   --->   "%icmp_ln135 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 74 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 75 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %bh" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 76 'zext' 'zext_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 77 [2/2] (1.23ns)   --->   "%call_ln135 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 77 'call' 'call_ln135' <Predicate = (icmp_ln135)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 78 [1/1] (0.76ns)   --->   "%add_ln138 = add i9 %zext_ln135, i9 %zext_ln131" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 78 'add' 'add_ln138' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138, i10 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i19 %shl_ln" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 80 'zext' 'zext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138, i2 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 81 'bitconcatenate' 'shl_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %shl_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 82 'zext' 'zext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.88ns)   --->   "%sub_ln138 = sub i20 %zext_ln138, i20 %zext_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 83 'sub' 'sub_ln138' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i20 %sub_ln138" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 84 'sext' 'sext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln138_1 = add i64 %sext_ln138, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 85 'add' 'add_ln138_1' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_1, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 86 'partselect' 'trunc_ln4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln138 = or i3 %bh, i3 1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 87 'or' 'or_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i3 %or_ln138" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 88 'zext' 'zext_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln138_2 = add i9 %zext_ln138_2, i9 %zext_ln131" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 89 'add' 'add_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138_2, i10 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 90 'bitconcatenate' 'shl_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i19 %shl_ln138_2" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 91 'zext' 'zext_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138_2, i2 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 92 'bitconcatenate' 'shl_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i11 %shl_ln138_3" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 93 'zext' 'zext_ln138_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.88ns)   --->   "%sub_ln138_1 = sub i20 %zext_ln138_3, i20 %zext_ln138_4" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 94 'sub' 'sub_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i20 %sub_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 95 'sext' 'sext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (1.08ns)   --->   "%add_ln138_3 = add i64 %sext_ln138_1, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 96 'add' 'add_ln138_3' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln135 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 97 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i62 %trunc_ln4" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 98 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln148" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 99 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (7.30ns)   --->   "%empty_195 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 100 'writereq' 'empty_195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 101 [2/2] (1.23ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 101 'call' 'call_ln148' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 102 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 103 [5/5] (7.30ns)   --->   "%empty_196 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 103 'writeresp' 'empty_196' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 104 [4/5] (7.30ns)   --->   "%empty_196 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 104 'writeresp' 'empty_196' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 105 [3/5] (7.30ns)   --->   "%empty_196 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 105 'writeresp' 'empty_196' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 106 [2/5] (7.30ns)   --->   "%empty_196 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 106 'writeresp' 'empty_196' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 108 'specloopname' 'specloopname_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 109 [1/5] (7.30ns)   --->   "%empty_196 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 109 'writeresp' 'empty_196' <Predicate = (icmp_ln135)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 110 [1/1] (0.67ns)   --->   "%icmp_ln135_1 = icmp_ult  i3 %or_ln138, i3 5" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 110 'icmp' 'icmp_ln135_1' <Predicate = (icmp_ln135)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 111 'br' 'br_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 112 [2/2] (1.23ns)   --->   "%call_ln138 = call void @conv3_Pipeline_RELU1, i3 %or_ln138, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 112 'call' 'call_ln138' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_3, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 113 'partselect' 'trunc_ln148_1' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.67ns)   --->   "%add_ln135 = add i3 %bh, i3 2" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 114 'add' 'add_ln135' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln71 = br void %CLEARW.0.i.i" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 115 'br' 'br_ln71' <Predicate = (!icmp_ln135_1) | (!icmp_ln135)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln138 = call void @conv3_Pipeline_RELU1, i3 %or_ln138, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 116 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i62 %trunc_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 117 'sext' 'sext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 118 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (7.30ns)   --->   "%empty_197 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 119 'writereq' 'empty_197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 120 [2/2] (1.23ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i3 %or_ln138, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 120 'call' 'call_ln148' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i3 %or_ln138, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 121 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 122 [5/5] (7.30ns)   --->   "%empty_198 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 122 'writeresp' 'empty_198' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 123 [4/5] (7.30ns)   --->   "%empty_198 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 123 'writeresp' 'empty_198' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 124 [3/5] (7.30ns)   --->   "%empty_198 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 124 'writeresp' 'empty_198' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 125 [2/5] (7.30ns)   --->   "%empty_198 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 125 'writeresp' 'empty_198' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 126 [1/5] (7.30ns)   --->   "%empty_198 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 126 'writeresp' 'empty_198' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 127 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln71_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 128 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.67ns)   --->   "%icmp_ln71 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 129 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 130 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 131 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 132 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 133 [1/1] (0.67ns)   --->   "%add_ln71 = add i3 %h, i3 1" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 133 'add' 'add_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 134 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln71, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 134 'call' 'call_ln71' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 136 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_35 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln71, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 137 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 138 [1/1] (0.67ns)   --->   "%add_ln71_1 = add i3 %h, i3 2" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 138 'add' 'add_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 139 [1/1] (0.67ns)   --->   "%icmp_ln71_1 = icmp_ult  i3 %add_ln71_1, i3 5" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 139 'icmp' 'icmp_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 140 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (0.67ns)   --->   "%add_ln71_2 = add i3 %h, i3 3" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 141 'add' 'add_ln71_2' <Predicate = (icmp_ln71 & icmp_ln71_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %h_2, i8 5" [src/conv3.cpp:31]   --->   Operation 142 'add' 'add_ln31' <Predicate = (!icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %h_1" [src/conv3.cpp:31]   --->   Operation 143 'store' 'store_ln31' <Predicate = (!icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.42>
ST_35 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_IN" [src/conv3.cpp:31]   --->   Operation 144 'br' 'br_ln31' <Predicate = (!icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 145 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln71_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 145 'call' 'call_ln71' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln71_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 146 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln71 = br void %CLEARW.0.i.i" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 147 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [13]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'h' [24]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:31) on local variable 'h' [27]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv3.cpp:31) [28]  (0.765 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:118->src/conv3.cpp:35) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:35) [35]  (7.300 ns)

 <State 11>: 4.444ns
The critical path consists of the following:
	'call' operation ('call_ln34', src/conv3.cpp:34) to 'load_input_buffer_c3' [34]  (4.444 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bh', src/conv3.cpp:135->src/conv3.cpp:64) with incoming values : ('add_ln135', src/conv3.cpp:135->src/conv3.cpp:64) [40]  (0.427 ns)

 <State 15>: 2.734ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:135->src/conv3.cpp:64) with incoming values : ('add_ln135', src/conv3.cpp:135->src/conv3.cpp:64) [40]  (0.000 ns)
	'add' operation ('add_ln138', src/conv3.cpp:138->src/conv3.cpp:64) [48]  (0.765 ns)
	'sub' operation ('sub_ln138', src/conv3.cpp:138->src/conv3.cpp:64) [53]  (0.884 ns)
	'add' operation ('add_ln138_1', src/conv3.cpp:138->src/conv3.cpp:64) [55]  (1.085 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr', src/conv3.cpp:148->src/conv3.cpp:64) [58]  (0.000 ns)
	bus request operation ('empty_195', src/conv3.cpp:148->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:148->src/conv3.cpp:64) [59]  (7.300 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln148', src/conv3.cpp:148->src/conv3.cpp:64) to 'conv3_Pipeline_4' [60]  (1.237 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_196', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [71]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_196', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [71]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_196', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [71]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_196', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [71]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_196', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [71]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr_1', src/conv3.cpp:148->src/conv3.cpp:64) [78]  (0.000 ns)
	bus request operation ('empty_197', src/conv3.cpp:148->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:148->src/conv3.cpp:64) [79]  (7.300 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln148', src/conv3.cpp:148->src/conv3.cpp:64) to 'conv3_Pipeline_6' [80]  (1.237 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_198', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [81]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_198', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [81]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_198', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [81]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_198', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [81]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_198', src/conv3.cpp:135->src/conv3.cpp:64) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:64) [81]  (7.300 ns)

 <State 32>: 1.910ns
The critical path consists of the following:
	'phi' operation ('h', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) with incoming values : ('add_ln71_2', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) [87]  (0.000 ns)
	'call' operation ('call_ln71', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) to 'conv3_Pipeline_CLEARW' [93]  (1.237 ns)
	blocking operation 0.6725 ns on control path)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 1.910ns
The critical path consists of the following:
	'add' operation ('add_ln71', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) [94]  (0.673 ns)
	'call' operation ('call_ln71', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) to 'conv3_Pipeline_CLEARW2' [95]  (1.237 ns)

 <State 35>: 1.772ns
The critical path consists of the following:
	'add' operation ('add_ln71_1', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) [96]  (0.673 ns)
	'icmp' operation ('icmp_ln71_1', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) [97]  (0.673 ns)
	blocking operation 0.427 ns on control path)

 <State 36>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln71', src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64) to 'conv3_Pipeline_CLEARW3' [100]  (1.237 ns)

 <State 37>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
