
Micron-GLIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012520  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000648  08012660  08012660  00022660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012ca8  08012ca8  000309e8  2**0
                  CONTENTS
  4 .ARM          00000008  08012ca8  08012ca8  00022ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012cb0  08012cb0  000309e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012cb0  08012cb0  00022cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012cb4  08012cb4  00022cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009e8  20000000  08012cb8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e68  200009e8  080136a0  000309e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001850  080136a0  00031850  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000309e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aeb5  00000000  00000000  00030a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a87  00000000  00000000  0004b8c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001878  00000000  00000000  00050350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001658  00000000  00000000  00051bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a860  00000000  00000000  00053220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000200f2  00000000  00000000  0006da80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008740a  00000000  00000000  0008db72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00114f7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b60  00000000  00000000  00114fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200009e8 	.word	0x200009e8
 800015c:	00000000 	.word	0x00000000
 8000160:	08012648 	.word	0x08012648

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200009ec 	.word	0x200009ec
 800017c:	08012648 	.word	0x08012648

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr

080001a4 <__aeabi_drsub>:
 80001a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001a8:	e002      	b.n	80001b0 <__adddf3>
 80001aa:	bf00      	nop

080001ac <__aeabi_dsub>:
 80001ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001b0 <__adddf3>:
 80001b0:	b530      	push	{r4, r5, lr}
 80001b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ba:	ea94 0f05 	teq	r4, r5
 80001be:	bf08      	it	eq
 80001c0:	ea90 0f02 	teqeq	r0, r2
 80001c4:	bf1f      	itttt	ne
 80001c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001d6:	f000 80e2 	beq.w	800039e <__adddf3+0x1ee>
 80001da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001e2:	bfb8      	it	lt
 80001e4:	426d      	neglt	r5, r5
 80001e6:	dd0c      	ble.n	8000202 <__adddf3+0x52>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	ea82 0000 	eor.w	r0, r2, r0
 80001f6:	ea83 0101 	eor.w	r1, r3, r1
 80001fa:	ea80 0202 	eor.w	r2, r0, r2
 80001fe:	ea81 0303 	eor.w	r3, r1, r3
 8000202:	2d36      	cmp	r5, #54	; 0x36
 8000204:	bf88      	it	hi
 8000206:	bd30      	pophi	{r4, r5, pc}
 8000208:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800020c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000210:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x70>
 800021a:	4240      	negs	r0, r0
 800021c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000220:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000224:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800022c:	d002      	beq.n	8000234 <__adddf3+0x84>
 800022e:	4252      	negs	r2, r2
 8000230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000234:	ea94 0f05 	teq	r4, r5
 8000238:	f000 80a7 	beq.w	800038a <__adddf3+0x1da>
 800023c:	f1a4 0401 	sub.w	r4, r4, #1
 8000240:	f1d5 0e20 	rsbs	lr, r5, #32
 8000244:	db0d      	blt.n	8000262 <__adddf3+0xb2>
 8000246:	fa02 fc0e 	lsl.w	ip, r2, lr
 800024a:	fa22 f205 	lsr.w	r2, r2, r5
 800024e:	1880      	adds	r0, r0, r2
 8000250:	f141 0100 	adc.w	r1, r1, #0
 8000254:	fa03 f20e 	lsl.w	r2, r3, lr
 8000258:	1880      	adds	r0, r0, r2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	4159      	adcs	r1, r3
 8000260:	e00e      	b.n	8000280 <__adddf3+0xd0>
 8000262:	f1a5 0520 	sub.w	r5, r5, #32
 8000266:	f10e 0e20 	add.w	lr, lr, #32
 800026a:	2a01      	cmp	r2, #1
 800026c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000270:	bf28      	it	cs
 8000272:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000276:	fa43 f305 	asr.w	r3, r3, r5
 800027a:	18c0      	adds	r0, r0, r3
 800027c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000280:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000284:	d507      	bpl.n	8000296 <__adddf3+0xe6>
 8000286:	f04f 0e00 	mov.w	lr, #0
 800028a:	f1dc 0c00 	rsbs	ip, ip, #0
 800028e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000292:	eb6e 0101 	sbc.w	r1, lr, r1
 8000296:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800029a:	d31b      	bcc.n	80002d4 <__adddf3+0x124>
 800029c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002a0:	d30c      	bcc.n	80002bc <__adddf3+0x10c>
 80002a2:	0849      	lsrs	r1, r1, #1
 80002a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002ac:	f104 0401 	add.w	r4, r4, #1
 80002b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002b8:	f080 809a 	bcs.w	80003f0 <__adddf3+0x240>
 80002bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002c0:	bf08      	it	eq
 80002c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002c6:	f150 0000 	adcs.w	r0, r0, #0
 80002ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ce:	ea41 0105 	orr.w	r1, r1, r5
 80002d2:	bd30      	pop	{r4, r5, pc}
 80002d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002d8:	4140      	adcs	r0, r0
 80002da:	eb41 0101 	adc.w	r1, r1, r1
 80002de:	3c01      	subs	r4, #1
 80002e0:	bf28      	it	cs
 80002e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002e6:	d2e9      	bcs.n	80002bc <__adddf3+0x10c>
 80002e8:	f091 0f00 	teq	r1, #0
 80002ec:	bf04      	itt	eq
 80002ee:	4601      	moveq	r1, r0
 80002f0:	2000      	moveq	r0, #0
 80002f2:	fab1 f381 	clz	r3, r1
 80002f6:	bf08      	it	eq
 80002f8:	3320      	addeq	r3, #32
 80002fa:	f1a3 030b 	sub.w	r3, r3, #11
 80002fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000302:	da0c      	bge.n	800031e <__adddf3+0x16e>
 8000304:	320c      	adds	r2, #12
 8000306:	dd08      	ble.n	800031a <__adddf3+0x16a>
 8000308:	f102 0c14 	add.w	ip, r2, #20
 800030c:	f1c2 020c 	rsb	r2, r2, #12
 8000310:	fa01 f00c 	lsl.w	r0, r1, ip
 8000314:	fa21 f102 	lsr.w	r1, r1, r2
 8000318:	e00c      	b.n	8000334 <__adddf3+0x184>
 800031a:	f102 0214 	add.w	r2, r2, #20
 800031e:	bfd8      	it	le
 8000320:	f1c2 0c20 	rsble	ip, r2, #32
 8000324:	fa01 f102 	lsl.w	r1, r1, r2
 8000328:	fa20 fc0c 	lsr.w	ip, r0, ip
 800032c:	bfdc      	itt	le
 800032e:	ea41 010c 	orrle.w	r1, r1, ip
 8000332:	4090      	lslle	r0, r2
 8000334:	1ae4      	subs	r4, r4, r3
 8000336:	bfa2      	ittt	ge
 8000338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800033c:	4329      	orrge	r1, r5
 800033e:	bd30      	popge	{r4, r5, pc}
 8000340:	ea6f 0404 	mvn.w	r4, r4
 8000344:	3c1f      	subs	r4, #31
 8000346:	da1c      	bge.n	8000382 <__adddf3+0x1d2>
 8000348:	340c      	adds	r4, #12
 800034a:	dc0e      	bgt.n	800036a <__adddf3+0x1ba>
 800034c:	f104 0414 	add.w	r4, r4, #20
 8000350:	f1c4 0220 	rsb	r2, r4, #32
 8000354:	fa20 f004 	lsr.w	r0, r0, r4
 8000358:	fa01 f302 	lsl.w	r3, r1, r2
 800035c:	ea40 0003 	orr.w	r0, r0, r3
 8000360:	fa21 f304 	lsr.w	r3, r1, r4
 8000364:	ea45 0103 	orr.w	r1, r5, r3
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f1c4 040c 	rsb	r4, r4, #12
 800036e:	f1c4 0220 	rsb	r2, r4, #32
 8000372:	fa20 f002 	lsr.w	r0, r0, r2
 8000376:	fa01 f304 	lsl.w	r3, r1, r4
 800037a:	ea40 0003 	orr.w	r0, r0, r3
 800037e:	4629      	mov	r1, r5
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	fa21 f004 	lsr.w	r0, r1, r4
 8000386:	4629      	mov	r1, r5
 8000388:	bd30      	pop	{r4, r5, pc}
 800038a:	f094 0f00 	teq	r4, #0
 800038e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000392:	bf06      	itte	eq
 8000394:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000398:	3401      	addeq	r4, #1
 800039a:	3d01      	subne	r5, #1
 800039c:	e74e      	b.n	800023c <__adddf3+0x8c>
 800039e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003a2:	bf18      	it	ne
 80003a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a8:	d029      	beq.n	80003fe <__adddf3+0x24e>
 80003aa:	ea94 0f05 	teq	r4, r5
 80003ae:	bf08      	it	eq
 80003b0:	ea90 0f02 	teqeq	r0, r2
 80003b4:	d005      	beq.n	80003c2 <__adddf3+0x212>
 80003b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ba:	bf04      	itt	eq
 80003bc:	4619      	moveq	r1, r3
 80003be:	4610      	moveq	r0, r2
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	ea91 0f03 	teq	r1, r3
 80003c6:	bf1e      	ittt	ne
 80003c8:	2100      	movne	r1, #0
 80003ca:	2000      	movne	r0, #0
 80003cc:	bd30      	popne	{r4, r5, pc}
 80003ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003d2:	d105      	bne.n	80003e0 <__adddf3+0x230>
 80003d4:	0040      	lsls	r0, r0, #1
 80003d6:	4149      	adcs	r1, r1
 80003d8:	bf28      	it	cs
 80003da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003e4:	bf3c      	itt	cc
 80003e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ea:	bd30      	popcc	{r4, r5, pc}
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003f8:	f04f 0000 	mov.w	r0, #0
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf1a      	itte	ne
 8000404:	4619      	movne	r1, r3
 8000406:	4610      	movne	r0, r2
 8000408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800040c:	bf1c      	itt	ne
 800040e:	460b      	movne	r3, r1
 8000410:	4602      	movne	r2, r0
 8000412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000416:	bf06      	itte	eq
 8000418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800041c:	ea91 0f03 	teqeq	r1, r3
 8000420:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	bf00      	nop

08000428 <__aeabi_ui2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800043c:	f04f 0500 	mov.w	r5, #0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e750      	b.n	80002e8 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_i2d>:
 8000448:	f090 0f00 	teq	r0, #0
 800044c:	bf04      	itt	eq
 800044e:	2100      	moveq	r1, #0
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000458:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800045c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000460:	bf48      	it	mi
 8000462:	4240      	negmi	r0, r0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e73e      	b.n	80002e8 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_f2d>:
 800046c:	0042      	lsls	r2, r0, #1
 800046e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000472:	ea4f 0131 	mov.w	r1, r1, rrx
 8000476:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800047a:	bf1f      	itttt	ne
 800047c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000484:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000488:	4770      	bxne	lr
 800048a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800048e:	bf08      	it	eq
 8000490:	4770      	bxeq	lr
 8000492:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000496:	bf04      	itt	eq
 8000498:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	e71c      	b.n	80002e8 <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_ul2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f04f 0500 	mov.w	r5, #0
 80004be:	e00a      	b.n	80004d6 <__aeabi_l2d+0x16>

080004c0 <__aeabi_l2d>:
 80004c0:	ea50 0201 	orrs.w	r2, r0, r1
 80004c4:	bf08      	it	eq
 80004c6:	4770      	bxeq	lr
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ce:	d502      	bpl.n	80004d6 <__aeabi_l2d+0x16>
 80004d0:	4240      	negs	r0, r0
 80004d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004e2:	f43f aed8 	beq.w	8000296 <__adddf3+0xe6>
 80004e6:	f04f 0203 	mov.w	r2, #3
 80004ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ee:	bf18      	it	ne
 80004f0:	3203      	addne	r2, #3
 80004f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004f6:	bf18      	it	ne
 80004f8:	3203      	addne	r2, #3
 80004fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004fe:	f1c2 0320 	rsb	r3, r2, #32
 8000502:	fa00 fc03 	lsl.w	ip, r0, r3
 8000506:	fa20 f002 	lsr.w	r0, r0, r2
 800050a:	fa01 fe03 	lsl.w	lr, r1, r3
 800050e:	ea40 000e 	orr.w	r0, r0, lr
 8000512:	fa21 f102 	lsr.w	r1, r1, r2
 8000516:	4414      	add	r4, r2
 8000518:	e6bd      	b.n	8000296 <__adddf3+0xe6>
 800051a:	bf00      	nop

0800051c <__aeabi_dmul>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000522:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800052a:	bf1d      	ittte	ne
 800052c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000530:	ea94 0f0c 	teqne	r4, ip
 8000534:	ea95 0f0c 	teqne	r5, ip
 8000538:	f000 f8de 	bleq	80006f8 <__aeabi_dmul+0x1dc>
 800053c:	442c      	add	r4, r5
 800053e:	ea81 0603 	eor.w	r6, r1, r3
 8000542:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000546:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800054a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800054e:	bf18      	it	ne
 8000550:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000554:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800055c:	d038      	beq.n	80005d0 <__aeabi_dmul+0xb4>
 800055e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	fbe1 e502 	umlal	lr, r5, r1, r2
 800056a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800056e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000572:	f04f 0600 	mov.w	r6, #0
 8000576:	fbe1 5603 	umlal	r5, r6, r1, r3
 800057a:	f09c 0f00 	teq	ip, #0
 800057e:	bf18      	it	ne
 8000580:	f04e 0e01 	orrne.w	lr, lr, #1
 8000584:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000588:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800058c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000590:	d204      	bcs.n	800059c <__aeabi_dmul+0x80>
 8000592:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000596:	416d      	adcs	r5, r5
 8000598:	eb46 0606 	adc.w	r6, r6, r6
 800059c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005b0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005b4:	bf88      	it	hi
 80005b6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ba:	d81e      	bhi.n	80005fa <__aeabi_dmul+0xde>
 80005bc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005c0:	bf08      	it	eq
 80005c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005c6:	f150 0000 	adcs.w	r0, r0, #0
 80005ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	pop	{r4, r5, r6, pc}
 80005d0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005d4:	ea46 0101 	orr.w	r1, r6, r1
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	ea81 0103 	eor.w	r1, r1, r3
 80005e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005e4:	bfc2      	ittt	gt
 80005e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	popgt	{r4, r5, r6, pc}
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f04f 0e00 	mov.w	lr, #0
 80005f8:	3c01      	subs	r4, #1
 80005fa:	f300 80ab 	bgt.w	8000754 <__aeabi_dmul+0x238>
 80005fe:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000602:	bfde      	ittt	le
 8000604:	2000      	movle	r0, #0
 8000606:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800060a:	bd70      	pople	{r4, r5, r6, pc}
 800060c:	f1c4 0400 	rsb	r4, r4, #0
 8000610:	3c20      	subs	r4, #32
 8000612:	da35      	bge.n	8000680 <__aeabi_dmul+0x164>
 8000614:	340c      	adds	r4, #12
 8000616:	dc1b      	bgt.n	8000650 <__aeabi_dmul+0x134>
 8000618:	f104 0414 	add.w	r4, r4, #20
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f305 	lsl.w	r3, r0, r5
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f205 	lsl.w	r2, r1, r5
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	fa21 f604 	lsr.w	r6, r1, r4
 8000640:	eb42 0106 	adc.w	r1, r2, r6
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 040c 	rsb	r4, r4, #12
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f304 	lsl.w	r3, r0, r4
 800065c:	fa20 f005 	lsr.w	r0, r0, r5
 8000660:	fa01 f204 	lsl.w	r2, r1, r4
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	f141 0100 	adc.w	r1, r1, #0
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f205 	lsl.w	r2, r0, r5
 8000688:	ea4e 0e02 	orr.w	lr, lr, r2
 800068c:	fa20 f304 	lsr.w	r3, r0, r4
 8000690:	fa01 f205 	lsl.w	r2, r1, r5
 8000694:	ea43 0302 	orr.w	r3, r3, r2
 8000698:	fa21 f004 	lsr.w	r0, r1, r4
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	fa21 f204 	lsr.w	r2, r1, r4
 80006a4:	ea20 0002 	bic.w	r0, r0, r2
 80006a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f094 0f00 	teq	r4, #0
 80006bc:	d10f      	bne.n	80006de <__aeabi_dmul+0x1c2>
 80006be:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006c2:	0040      	lsls	r0, r0, #1
 80006c4:	eb41 0101 	adc.w	r1, r1, r1
 80006c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3c01      	subeq	r4, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1a6>
 80006d2:	ea41 0106 	orr.w	r1, r1, r6
 80006d6:	f095 0f00 	teq	r5, #0
 80006da:	bf18      	it	ne
 80006dc:	4770      	bxne	lr
 80006de:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006e2:	0052      	lsls	r2, r2, #1
 80006e4:	eb43 0303 	adc.w	r3, r3, r3
 80006e8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3d01      	subeq	r5, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1c6>
 80006f2:	ea43 0306 	orr.w	r3, r3, r6
 80006f6:	4770      	bx	lr
 80006f8:	ea94 0f0c 	teq	r4, ip
 80006fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000700:	bf18      	it	ne
 8000702:	ea95 0f0c 	teqne	r5, ip
 8000706:	d00c      	beq.n	8000722 <__aeabi_dmul+0x206>
 8000708:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070c:	bf18      	it	ne
 800070e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000712:	d1d1      	bne.n	80006b8 <__aeabi_dmul+0x19c>
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000726:	bf06      	itte	eq
 8000728:	4610      	moveq	r0, r2
 800072a:	4619      	moveq	r1, r3
 800072c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000730:	d019      	beq.n	8000766 <__aeabi_dmul+0x24a>
 8000732:	ea94 0f0c 	teq	r4, ip
 8000736:	d102      	bne.n	800073e <__aeabi_dmul+0x222>
 8000738:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800073c:	d113      	bne.n	8000766 <__aeabi_dmul+0x24a>
 800073e:	ea95 0f0c 	teq	r5, ip
 8000742:	d105      	bne.n	8000750 <__aeabi_dmul+0x234>
 8000744:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000748:	bf1c      	itt	ne
 800074a:	4610      	movne	r0, r2
 800074c:	4619      	movne	r1, r3
 800074e:	d10a      	bne.n	8000766 <__aeabi_dmul+0x24a>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800076a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800076e:	bd70      	pop	{r4, r5, r6, pc}

08000770 <__aeabi_ddiv>:
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800077a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800077e:	bf1d      	ittte	ne
 8000780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000784:	ea94 0f0c 	teqne	r4, ip
 8000788:	ea95 0f0c 	teqne	r5, ip
 800078c:	f000 f8a7 	bleq	80008de <__aeabi_ddiv+0x16e>
 8000790:	eba4 0405 	sub.w	r4, r4, r5
 8000794:	ea81 0e03 	eor.w	lr, r1, r3
 8000798:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800079c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007a0:	f000 8088 	beq.w	80008b4 <__aeabi_ddiv+0x144>
 80007a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007a8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007c4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007c8:	429d      	cmp	r5, r3
 80007ca:	bf08      	it	eq
 80007cc:	4296      	cmpeq	r6, r2
 80007ce:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007d2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007d6:	d202      	bcs.n	80007de <__aeabi_ddiv+0x6e>
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	1ab6      	subs	r6, r6, r2
 80007e0:	eb65 0503 	sbc.w	r5, r5, r3
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ee:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 000c 	orrcs.w	r0, r0, ip
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800084c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000850:	d018      	beq.n	8000884 <__aeabi_ddiv+0x114>
 8000852:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000856:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800085a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800085e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000862:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000866:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800086a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800086e:	d1c0      	bne.n	80007f2 <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	d10b      	bne.n	800088e <__aeabi_ddiv+0x11e>
 8000876:	ea41 0100 	orr.w	r1, r1, r0
 800087a:	f04f 0000 	mov.w	r0, #0
 800087e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000882:	e7b6      	b.n	80007f2 <__aeabi_ddiv+0x82>
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf04      	itt	eq
 800088a:	4301      	orreq	r1, r0
 800088c:	2000      	moveq	r0, #0
 800088e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000892:	bf88      	it	hi
 8000894:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000898:	f63f aeaf 	bhi.w	80005fa <__aeabi_dmul+0xde>
 800089c:	ebb5 0c03 	subs.w	ip, r5, r3
 80008a0:	bf04      	itt	eq
 80008a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008aa:	f150 0000 	adcs.w	r0, r0, #0
 80008ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008c0:	bfc2      	ittt	gt
 80008c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ca:	bd70      	popgt	{r4, r5, r6, pc}
 80008cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008d0:	f04f 0e00 	mov.w	lr, #0
 80008d4:	3c01      	subs	r4, #1
 80008d6:	e690      	b.n	80005fa <__aeabi_dmul+0xde>
 80008d8:	ea45 0e06 	orr.w	lr, r5, r6
 80008dc:	e68d      	b.n	80005fa <__aeabi_dmul+0xde>
 80008de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008e2:	ea94 0f0c 	teq	r4, ip
 80008e6:	bf08      	it	eq
 80008e8:	ea95 0f0c 	teqeq	r5, ip
 80008ec:	f43f af3b 	beq.w	8000766 <__aeabi_dmul+0x24a>
 80008f0:	ea94 0f0c 	teq	r4, ip
 80008f4:	d10a      	bne.n	800090c <__aeabi_ddiv+0x19c>
 80008f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008fa:	f47f af34 	bne.w	8000766 <__aeabi_dmul+0x24a>
 80008fe:	ea95 0f0c 	teq	r5, ip
 8000902:	f47f af25 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e72c      	b.n	8000766 <__aeabi_dmul+0x24a>
 800090c:	ea95 0f0c 	teq	r5, ip
 8000910:	d106      	bne.n	8000920 <__aeabi_ddiv+0x1b0>
 8000912:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000916:	f43f aefd 	beq.w	8000714 <__aeabi_dmul+0x1f8>
 800091a:	4610      	mov	r0, r2
 800091c:	4619      	mov	r1, r3
 800091e:	e722      	b.n	8000766 <__aeabi_dmul+0x24a>
 8000920:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000924:	bf18      	it	ne
 8000926:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092a:	f47f aec5 	bne.w	80006b8 <__aeabi_dmul+0x19c>
 800092e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000932:	f47f af0d 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000936:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800093a:	f47f aeeb 	bne.w	8000714 <__aeabi_dmul+0x1f8>
 800093e:	e712      	b.n	8000766 <__aeabi_dmul+0x24a>

08000940 <__gedf2>:
 8000940:	f04f 3cff 	mov.w	ip, #4294967295
 8000944:	e006      	b.n	8000954 <__cmpdf2+0x4>
 8000946:	bf00      	nop

08000948 <__ledf2>:
 8000948:	f04f 0c01 	mov.w	ip, #1
 800094c:	e002      	b.n	8000954 <__cmpdf2+0x4>
 800094e:	bf00      	nop

08000950 <__cmpdf2>:
 8000950:	f04f 0c01 	mov.w	ip, #1
 8000954:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800096a:	d01b      	beq.n	80009a4 <__cmpdf2+0x54>
 800096c:	b001      	add	sp, #4
 800096e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000972:	bf0c      	ite	eq
 8000974:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000978:	ea91 0f03 	teqne	r1, r3
 800097c:	bf02      	ittt	eq
 800097e:	ea90 0f02 	teqeq	r0, r2
 8000982:	2000      	moveq	r0, #0
 8000984:	4770      	bxeq	lr
 8000986:	f110 0f00 	cmn.w	r0, #0
 800098a:	ea91 0f03 	teq	r1, r3
 800098e:	bf58      	it	pl
 8000990:	4299      	cmppl	r1, r3
 8000992:	bf08      	it	eq
 8000994:	4290      	cmpeq	r0, r2
 8000996:	bf2c      	ite	cs
 8000998:	17d8      	asrcs	r0, r3, #31
 800099a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800099e:	f040 0001 	orr.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d102      	bne.n	80009b4 <__cmpdf2+0x64>
 80009ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009b2:	d107      	bne.n	80009c4 <__cmpdf2+0x74>
 80009b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	d1d6      	bne.n	800096c <__cmpdf2+0x1c>
 80009be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009c2:	d0d3      	beq.n	800096c <__cmpdf2+0x1c>
 80009c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_cdrcmple>:
 80009cc:	4684      	mov	ip, r0
 80009ce:	4610      	mov	r0, r2
 80009d0:	4662      	mov	r2, ip
 80009d2:	468c      	mov	ip, r1
 80009d4:	4619      	mov	r1, r3
 80009d6:	4663      	mov	r3, ip
 80009d8:	e000      	b.n	80009dc <__aeabi_cdcmpeq>
 80009da:	bf00      	nop

080009dc <__aeabi_cdcmpeq>:
 80009dc:	b501      	push	{r0, lr}
 80009de:	f7ff ffb7 	bl	8000950 <__cmpdf2>
 80009e2:	2800      	cmp	r0, #0
 80009e4:	bf48      	it	mi
 80009e6:	f110 0f00 	cmnmi.w	r0, #0
 80009ea:	bd01      	pop	{r0, pc}

080009ec <__aeabi_dcmpeq>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff fff4 	bl	80009dc <__aeabi_cdcmpeq>
 80009f4:	bf0c      	ite	eq
 80009f6:	2001      	moveq	r0, #1
 80009f8:	2000      	movne	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmplt>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffea 	bl	80009dc <__aeabi_cdcmpeq>
 8000a08:	bf34      	ite	cc
 8000a0a:	2001      	movcc	r0, #1
 8000a0c:	2000      	movcs	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmple>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffe0 	bl	80009dc <__aeabi_cdcmpeq>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpge>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffce 	bl	80009cc <__aeabi_cdrcmple>
 8000a30:	bf94      	ite	ls
 8000a32:	2001      	movls	r0, #1
 8000a34:	2000      	movhi	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpgt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffc4 	bl	80009cc <__aeabi_cdrcmple>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmpun>:
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x10>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d10a      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d102      	bne.n	8000a70 <__aeabi_dcmpun+0x20>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0001 	mov.w	r0, #1
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2uiz>:
 8000acc:	004a      	lsls	r2, r1, #1
 8000ace:	d211      	bcs.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d211      	bcs.n	8000afa <__aeabi_d2uiz+0x2e>
 8000ad6:	d50d      	bpl.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d40e      	bmi.n	8000b00 <__aeabi_d2uiz+0x34>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d102      	bne.n	8000b06 <__aeabi_d2uiz+0x3a>
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	4770      	bx	lr
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	4770      	bx	lr

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_frsub>:
 8000bac:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bb0:	e002      	b.n	8000bb8 <__addsf3>
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_fsub>:
 8000bb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb8 <__addsf3>:
 8000bb8:	0042      	lsls	r2, r0, #1
 8000bba:	bf1f      	itttt	ne
 8000bbc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc0:	ea92 0f03 	teqne	r2, r3
 8000bc4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bcc:	d06a      	beq.n	8000ca4 <__addsf3+0xec>
 8000bce:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bd2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd6:	bfc1      	itttt	gt
 8000bd8:	18d2      	addgt	r2, r2, r3
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	4048      	eorgt	r0, r1
 8000bde:	4041      	eorgt	r1, r0
 8000be0:	bfb8      	it	lt
 8000be2:	425b      	neglt	r3, r3
 8000be4:	2b19      	cmp	r3, #25
 8000be6:	bf88      	it	hi
 8000be8:	4770      	bxhi	lr
 8000bea:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bf6:	bf18      	it	ne
 8000bf8:	4240      	negne	r0, r0
 8000bfa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bfe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c02:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4249      	negne	r1, r1
 8000c0a:	ea92 0f03 	teq	r2, r3
 8000c0e:	d03f      	beq.n	8000c90 <__addsf3+0xd8>
 8000c10:	f1a2 0201 	sub.w	r2, r2, #1
 8000c14:	fa41 fc03 	asr.w	ip, r1, r3
 8000c18:	eb10 000c 	adds.w	r0, r0, ip
 8000c1c:	f1c3 0320 	rsb	r3, r3, #32
 8000c20:	fa01 f103 	lsl.w	r1, r1, r3
 8000c24:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__addsf3+0x78>
 8000c2a:	4249      	negs	r1, r1
 8000c2c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c30:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c34:	d313      	bcc.n	8000c5e <__addsf3+0xa6>
 8000c36:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c3a:	d306      	bcc.n	8000c4a <__addsf3+0x92>
 8000c3c:	0840      	lsrs	r0, r0, #1
 8000c3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c42:	f102 0201 	add.w	r2, r2, #1
 8000c46:	2afe      	cmp	r2, #254	; 0xfe
 8000c48:	d251      	bcs.n	8000cee <__addsf3+0x136>
 8000c4a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c52:	bf08      	it	eq
 8000c54:	f020 0001 	biceq.w	r0, r0, #1
 8000c58:	ea40 0003 	orr.w	r0, r0, r3
 8000c5c:	4770      	bx	lr
 8000c5e:	0049      	lsls	r1, r1, #1
 8000c60:	eb40 0000 	adc.w	r0, r0, r0
 8000c64:	3a01      	subs	r2, #1
 8000c66:	bf28      	it	cs
 8000c68:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c6c:	d2ed      	bcs.n	8000c4a <__addsf3+0x92>
 8000c6e:	fab0 fc80 	clz	ip, r0
 8000c72:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c76:	ebb2 020c 	subs.w	r2, r2, ip
 8000c7a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7e:	bfaa      	itet	ge
 8000c80:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c84:	4252      	neglt	r2, r2
 8000c86:	4318      	orrge	r0, r3
 8000c88:	bfbc      	itt	lt
 8000c8a:	40d0      	lsrlt	r0, r2
 8000c8c:	4318      	orrlt	r0, r3
 8000c8e:	4770      	bx	lr
 8000c90:	f092 0f00 	teq	r2, #0
 8000c94:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c98:	bf06      	itte	eq
 8000c9a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c9e:	3201      	addeq	r2, #1
 8000ca0:	3b01      	subne	r3, #1
 8000ca2:	e7b5      	b.n	8000c10 <__addsf3+0x58>
 8000ca4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cac:	bf18      	it	ne
 8000cae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb2:	d021      	beq.n	8000cf8 <__addsf3+0x140>
 8000cb4:	ea92 0f03 	teq	r2, r3
 8000cb8:	d004      	beq.n	8000cc4 <__addsf3+0x10c>
 8000cba:	f092 0f00 	teq	r2, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	4608      	moveq	r0, r1
 8000cc2:	4770      	bx	lr
 8000cc4:	ea90 0f01 	teq	r0, r1
 8000cc8:	bf1c      	itt	ne
 8000cca:	2000      	movne	r0, #0
 8000ccc:	4770      	bxne	lr
 8000cce:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cd2:	d104      	bne.n	8000cde <__addsf3+0x126>
 8000cd4:	0040      	lsls	r0, r0, #1
 8000cd6:	bf28      	it	cs
 8000cd8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cdc:	4770      	bx	lr
 8000cde:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ce2:	bf3c      	itt	cc
 8000ce4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce8:	4770      	bxcc	lr
 8000cea:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cee:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cf2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf6:	4770      	bx	lr
 8000cf8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cfc:	bf16      	itet	ne
 8000cfe:	4608      	movne	r0, r1
 8000d00:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d04:	4601      	movne	r1, r0
 8000d06:	0242      	lsls	r2, r0, #9
 8000d08:	bf06      	itte	eq
 8000d0a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0e:	ea90 0f01 	teqeq	r0, r1
 8000d12:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_ui2f>:
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	e004      	b.n	8000d28 <__aeabi_i2f+0x8>
 8000d1e:	bf00      	nop

08000d20 <__aeabi_i2f>:
 8000d20:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d24:	bf48      	it	mi
 8000d26:	4240      	negmi	r0, r0
 8000d28:	ea5f 0c00 	movs.w	ip, r0
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d34:	4601      	mov	r1, r0
 8000d36:	f04f 0000 	mov.w	r0, #0
 8000d3a:	e01c      	b.n	8000d76 <__aeabi_l2f+0x2a>

08000d3c <__aeabi_ul2f>:
 8000d3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d40:	bf08      	it	eq
 8000d42:	4770      	bxeq	lr
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e00a      	b.n	8000d60 <__aeabi_l2f+0x14>
 8000d4a:	bf00      	nop

08000d4c <__aeabi_l2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d58:	d502      	bpl.n	8000d60 <__aeabi_l2f+0x14>
 8000d5a:	4240      	negs	r0, r0
 8000d5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d60:	ea5f 0c01 	movs.w	ip, r1
 8000d64:	bf02      	ittt	eq
 8000d66:	4684      	moveq	ip, r0
 8000d68:	4601      	moveq	r1, r0
 8000d6a:	2000      	moveq	r0, #0
 8000d6c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d70:	bf08      	it	eq
 8000d72:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d76:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d7a:	fabc f28c 	clz	r2, ip
 8000d7e:	3a08      	subs	r2, #8
 8000d80:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d84:	db10      	blt.n	8000da8 <__aeabi_l2f+0x5c>
 8000d86:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d90:	f1c2 0220 	rsb	r2, r2, #32
 8000d94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d98:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9c:	eb43 0002 	adc.w	r0, r3, r2
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f102 0220 	add.w	r2, r2, #32
 8000dac:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db0:	f1c2 0220 	rsb	r2, r2, #32
 8000db4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dbc:	eb43 0002 	adc.w	r0, r3, r2
 8000dc0:	bf08      	it	eq
 8000dc2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_fmul>:
 8000dc8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd0:	bf1e      	ittt	ne
 8000dd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dd6:	ea92 0f0c 	teqne	r2, ip
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d06f      	beq.n	8000ec0 <__aeabi_fmul+0xf8>
 8000de0:	441a      	add	r2, r3
 8000de2:	ea80 0c01 	eor.w	ip, r0, r1
 8000de6:	0240      	lsls	r0, r0, #9
 8000de8:	bf18      	it	ne
 8000dea:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dee:	d01e      	beq.n	8000e2e <__aeabi_fmul+0x66>
 8000df0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000df4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dfc:	fba0 3101 	umull	r3, r1, r0, r1
 8000e00:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e04:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e08:	bf3e      	ittt	cc
 8000e0a:	0049      	lslcc	r1, r1, #1
 8000e0c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e10:	005b      	lslcc	r3, r3, #1
 8000e12:	ea40 0001 	orr.w	r0, r0, r1
 8000e16:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e1a:	2afd      	cmp	r2, #253	; 0xfd
 8000e1c:	d81d      	bhi.n	8000e5a <__aeabi_fmul+0x92>
 8000e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e26:	bf08      	it	eq
 8000e28:	f020 0001 	biceq.w	r0, r0, #1
 8000e2c:	4770      	bx	lr
 8000e2e:	f090 0f00 	teq	r0, #0
 8000e32:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e36:	bf08      	it	eq
 8000e38:	0249      	lsleq	r1, r1, #9
 8000e3a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e3e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e42:	3a7f      	subs	r2, #127	; 0x7f
 8000e44:	bfc2      	ittt	gt
 8000e46:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e4a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4e:	4770      	bxgt	lr
 8000e50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	3a01      	subs	r2, #1
 8000e5a:	dc5d      	bgt.n	8000f18 <__aeabi_fmul+0x150>
 8000e5c:	f112 0f19 	cmn.w	r2, #25
 8000e60:	bfdc      	itt	le
 8000e62:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e66:	4770      	bxle	lr
 8000e68:	f1c2 0200 	rsb	r2, r2, #0
 8000e6c:	0041      	lsls	r1, r0, #1
 8000e6e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e72:	f1c2 0220 	rsb	r2, r2, #32
 8000e76:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e7e:	f140 0000 	adc.w	r0, r0, #0
 8000e82:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e86:	bf08      	it	eq
 8000e88:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e8c:	4770      	bx	lr
 8000e8e:	f092 0f00 	teq	r2, #0
 8000e92:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e96:	bf02      	ittt	eq
 8000e98:	0040      	lsleq	r0, r0, #1
 8000e9a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e9e:	3a01      	subeq	r2, #1
 8000ea0:	d0f9      	beq.n	8000e96 <__aeabi_fmul+0xce>
 8000ea2:	ea40 000c 	orr.w	r0, r0, ip
 8000ea6:	f093 0f00 	teq	r3, #0
 8000eaa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0049      	lsleq	r1, r1, #1
 8000eb2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eb6:	3b01      	subeq	r3, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fmul+0xe6>
 8000eba:	ea41 010c 	orr.w	r1, r1, ip
 8000ebe:	e78f      	b.n	8000de0 <__aeabi_fmul+0x18>
 8000ec0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec4:	ea92 0f0c 	teq	r2, ip
 8000ec8:	bf18      	it	ne
 8000eca:	ea93 0f0c 	teqne	r3, ip
 8000ece:	d00a      	beq.n	8000ee6 <__aeabi_fmul+0x11e>
 8000ed0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ed4:	bf18      	it	ne
 8000ed6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eda:	d1d8      	bne.n	8000e8e <__aeabi_fmul+0xc6>
 8000edc:	ea80 0001 	eor.w	r0, r0, r1
 8000ee0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ee4:	4770      	bx	lr
 8000ee6:	f090 0f00 	teq	r0, #0
 8000eea:	bf17      	itett	ne
 8000eec:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ef0:	4608      	moveq	r0, r1
 8000ef2:	f091 0f00 	teqne	r1, #0
 8000ef6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000efa:	d014      	beq.n	8000f26 <__aeabi_fmul+0x15e>
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d101      	bne.n	8000f06 <__aeabi_fmul+0x13e>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	d10f      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f06:	ea93 0f0c 	teq	r3, ip
 8000f0a:	d103      	bne.n	8000f14 <__aeabi_fmul+0x14c>
 8000f0c:	024b      	lsls	r3, r1, #9
 8000f0e:	bf18      	it	ne
 8000f10:	4608      	movne	r0, r1
 8000f12:	d108      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f14:	ea80 0001 	eor.w	r0, r0, r1
 8000f18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f24:	4770      	bx	lr
 8000f26:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f2a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f2e:	4770      	bx	lr

08000f30 <__aeabi_fdiv>:
 8000f30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f38:	bf1e      	ittt	ne
 8000f3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f3e:	ea92 0f0c 	teqne	r2, ip
 8000f42:	ea93 0f0c 	teqne	r3, ip
 8000f46:	d069      	beq.n	800101c <__aeabi_fdiv+0xec>
 8000f48:	eba2 0203 	sub.w	r2, r2, r3
 8000f4c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f50:	0249      	lsls	r1, r1, #9
 8000f52:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f56:	d037      	beq.n	8000fc8 <__aeabi_fdiv+0x98>
 8000f58:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f5c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f60:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f64:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f68:	428b      	cmp	r3, r1
 8000f6a:	bf38      	it	cc
 8000f6c:	005b      	lslcc	r3, r3, #1
 8000f6e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f72:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f76:	428b      	cmp	r3, r1
 8000f78:	bf24      	itt	cs
 8000f7a:	1a5b      	subcs	r3, r3, r1
 8000f7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f80:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f84:	bf24      	itt	cs
 8000f86:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f8a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f8e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f92:	bf24      	itt	cs
 8000f94:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f9c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa0:	bf24      	itt	cs
 8000fa2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fa6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	bf18      	it	ne
 8000fae:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fb2:	d1e0      	bne.n	8000f76 <__aeabi_fdiv+0x46>
 8000fb4:	2afd      	cmp	r2, #253	; 0xfd
 8000fb6:	f63f af50 	bhi.w	8000e5a <__aeabi_fmul+0x92>
 8000fba:	428b      	cmp	r3, r1
 8000fbc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc0:	bf08      	it	eq
 8000fc2:	f020 0001 	biceq.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fcc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd0:	327f      	adds	r2, #127	; 0x7f
 8000fd2:	bfc2      	ittt	gt
 8000fd4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fd8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fdc:	4770      	bxgt	lr
 8000fde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	3a01      	subs	r2, #1
 8000fe8:	e737      	b.n	8000e5a <__aeabi_fmul+0x92>
 8000fea:	f092 0f00 	teq	r2, #0
 8000fee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ff2:	bf02      	ittt	eq
 8000ff4:	0040      	lsleq	r0, r0, #1
 8000ff6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ffa:	3a01      	subeq	r2, #1
 8000ffc:	d0f9      	beq.n	8000ff2 <__aeabi_fdiv+0xc2>
 8000ffe:	ea40 000c 	orr.w	r0, r0, ip
 8001002:	f093 0f00 	teq	r3, #0
 8001006:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800100a:	bf02      	ittt	eq
 800100c:	0049      	lsleq	r1, r1, #1
 800100e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001012:	3b01      	subeq	r3, #1
 8001014:	d0f9      	beq.n	800100a <__aeabi_fdiv+0xda>
 8001016:	ea41 010c 	orr.w	r1, r1, ip
 800101a:	e795      	b.n	8000f48 <__aeabi_fdiv+0x18>
 800101c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001020:	ea92 0f0c 	teq	r2, ip
 8001024:	d108      	bne.n	8001038 <__aeabi_fdiv+0x108>
 8001026:	0242      	lsls	r2, r0, #9
 8001028:	f47f af7d 	bne.w	8000f26 <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	f47f af70 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 8001034:	4608      	mov	r0, r1
 8001036:	e776      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001038:	ea93 0f0c 	teq	r3, ip
 800103c:	d104      	bne.n	8001048 <__aeabi_fdiv+0x118>
 800103e:	024b      	lsls	r3, r1, #9
 8001040:	f43f af4c 	beq.w	8000edc <__aeabi_fmul+0x114>
 8001044:	4608      	mov	r0, r1
 8001046:	e76e      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001048:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800104c:	bf18      	it	ne
 800104e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001052:	d1ca      	bne.n	8000fea <__aeabi_fdiv+0xba>
 8001054:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001058:	f47f af5c 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 800105c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001060:	f47f af3c 	bne.w	8000edc <__aeabi_fmul+0x114>
 8001064:	e75f      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001066:	bf00      	nop

08001068 <__gesf2>:
 8001068:	f04f 3cff 	mov.w	ip, #4294967295
 800106c:	e006      	b.n	800107c <__cmpsf2+0x4>
 800106e:	bf00      	nop

08001070 <__lesf2>:
 8001070:	f04f 0c01 	mov.w	ip, #1
 8001074:	e002      	b.n	800107c <__cmpsf2+0x4>
 8001076:	bf00      	nop

08001078 <__cmpsf2>:
 8001078:	f04f 0c01 	mov.w	ip, #1
 800107c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001080:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001084:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	bf18      	it	ne
 800108e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001092:	d011      	beq.n	80010b8 <__cmpsf2+0x40>
 8001094:	b001      	add	sp, #4
 8001096:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800109a:	bf18      	it	ne
 800109c:	ea90 0f01 	teqne	r0, r1
 80010a0:	bf58      	it	pl
 80010a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80010a6:	bf88      	it	hi
 80010a8:	17c8      	asrhi	r0, r1, #31
 80010aa:	bf38      	it	cc
 80010ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010b0:	bf18      	it	ne
 80010b2:	f040 0001 	orrne.w	r0, r0, #1
 80010b6:	4770      	bx	lr
 80010b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010bc:	d102      	bne.n	80010c4 <__cmpsf2+0x4c>
 80010be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c2:	d105      	bne.n	80010d0 <__cmpsf2+0x58>
 80010c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c8:	d1e4      	bne.n	8001094 <__cmpsf2+0x1c>
 80010ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ce:	d0e1      	beq.n	8001094 <__cmpsf2+0x1c>
 80010d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <__aeabi_cfrcmple>:
 80010d8:	4684      	mov	ip, r0
 80010da:	4608      	mov	r0, r1
 80010dc:	4661      	mov	r1, ip
 80010de:	e7ff      	b.n	80010e0 <__aeabi_cfcmpeq>

080010e0 <__aeabi_cfcmpeq>:
 80010e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010e2:	f7ff ffc9 	bl	8001078 <__cmpsf2>
 80010e6:	2800      	cmp	r0, #0
 80010e8:	bf48      	it	mi
 80010ea:	f110 0f00 	cmnmi.w	r0, #0
 80010ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010f0 <__aeabi_fcmpeq>:
 80010f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f4:	f7ff fff4 	bl	80010e0 <__aeabi_cfcmpeq>
 80010f8:	bf0c      	ite	eq
 80010fa:	2001      	moveq	r0, #1
 80010fc:	2000      	movne	r0, #0
 80010fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001102:	bf00      	nop

08001104 <__aeabi_fcmplt>:
 8001104:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001108:	f7ff ffea 	bl	80010e0 <__aeabi_cfcmpeq>
 800110c:	bf34      	ite	cc
 800110e:	2001      	movcc	r0, #1
 8001110:	2000      	movcs	r0, #0
 8001112:	f85d fb08 	ldr.w	pc, [sp], #8
 8001116:	bf00      	nop

08001118 <__aeabi_fcmple>:
 8001118:	f84d ed08 	str.w	lr, [sp, #-8]!
 800111c:	f7ff ffe0 	bl	80010e0 <__aeabi_cfcmpeq>
 8001120:	bf94      	ite	ls
 8001122:	2001      	movls	r0, #1
 8001124:	2000      	movhi	r0, #0
 8001126:	f85d fb08 	ldr.w	pc, [sp], #8
 800112a:	bf00      	nop

0800112c <__aeabi_fcmpge>:
 800112c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001130:	f7ff ffd2 	bl	80010d8 <__aeabi_cfrcmple>
 8001134:	bf94      	ite	ls
 8001136:	2001      	movls	r0, #1
 8001138:	2000      	movhi	r0, #0
 800113a:	f85d fb08 	ldr.w	pc, [sp], #8
 800113e:	bf00      	nop

08001140 <__aeabi_fcmpgt>:
 8001140:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001144:	f7ff ffc8 	bl	80010d8 <__aeabi_cfrcmple>
 8001148:	bf34      	ite	cc
 800114a:	2001      	movcc	r0, #1
 800114c:	2000      	movcs	r0, #0
 800114e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001152:	bf00      	nop

08001154 <__aeabi_f2uiz>:
 8001154:	0042      	lsls	r2, r0, #1
 8001156:	d20e      	bcs.n	8001176 <__aeabi_f2uiz+0x22>
 8001158:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800115c:	d30b      	bcc.n	8001176 <__aeabi_f2uiz+0x22>
 800115e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001162:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001166:	d409      	bmi.n	800117c <__aeabi_f2uiz+0x28>
 8001168:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800116c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001170:	fa23 f002 	lsr.w	r0, r3, r2
 8001174:	4770      	bx	lr
 8001176:	f04f 0000 	mov.w	r0, #0
 800117a:	4770      	bx	lr
 800117c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001180:	d101      	bne.n	8001186 <__aeabi_f2uiz+0x32>
 8001182:	0242      	lsls	r2, r0, #9
 8001184:	d102      	bne.n	800118c <__aeabi_f2uiz+0x38>
 8001186:	f04f 30ff 	mov.w	r0, #4294967295
 800118a:	4770      	bx	lr
 800118c:	f04f 0000 	mov.w	r0, #0
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop

08001194 <__aeabi_uldivmod>:
 8001194:	b953      	cbnz	r3, 80011ac <__aeabi_uldivmod+0x18>
 8001196:	b94a      	cbnz	r2, 80011ac <__aeabi_uldivmod+0x18>
 8001198:	2900      	cmp	r1, #0
 800119a:	bf08      	it	eq
 800119c:	2800      	cmpeq	r0, #0
 800119e:	bf1c      	itt	ne
 80011a0:	f04f 31ff 	movne.w	r1, #4294967295
 80011a4:	f04f 30ff 	movne.w	r0, #4294967295
 80011a8:	f000 b9ae 	b.w	8001508 <__aeabi_idiv0>
 80011ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b4:	f000 f83e 	bl	8001234 <__udivmoddi4>
 80011b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c0:	b004      	add	sp, #16
 80011c2:	4770      	bx	lr

080011c4 <__aeabi_d2lz>:
 80011c4:	b538      	push	{r3, r4, r5, lr}
 80011c6:	4605      	mov	r5, r0
 80011c8:	460c      	mov	r4, r1
 80011ca:	2200      	movs	r2, #0
 80011cc:	2300      	movs	r3, #0
 80011ce:	4628      	mov	r0, r5
 80011d0:	4621      	mov	r1, r4
 80011d2:	f7ff fc15 	bl	8000a00 <__aeabi_dcmplt>
 80011d6:	b928      	cbnz	r0, 80011e4 <__aeabi_d2lz+0x20>
 80011d8:	4628      	mov	r0, r5
 80011da:	4621      	mov	r1, r4
 80011dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011e0:	f000 b80a 	b.w	80011f8 <__aeabi_d2ulz>
 80011e4:	4628      	mov	r0, r5
 80011e6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ea:	f000 f805 	bl	80011f8 <__aeabi_d2ulz>
 80011ee:	4240      	negs	r0, r0
 80011f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f4:	bd38      	pop	{r3, r4, r5, pc}
 80011f6:	bf00      	nop

080011f8 <__aeabi_d2ulz>:
 80011f8:	b5d0      	push	{r4, r6, r7, lr}
 80011fa:	2200      	movs	r2, #0
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <__aeabi_d2ulz+0x34>)
 80011fe:	4606      	mov	r6, r0
 8001200:	460f      	mov	r7, r1
 8001202:	f7ff f98b 	bl	800051c <__aeabi_dmul>
 8001206:	f7ff fc61 	bl	8000acc <__aeabi_d2uiz>
 800120a:	4604      	mov	r4, r0
 800120c:	f7ff f90c 	bl	8000428 <__aeabi_ui2d>
 8001210:	2200      	movs	r2, #0
 8001212:	4b07      	ldr	r3, [pc, #28]	; (8001230 <__aeabi_d2ulz+0x38>)
 8001214:	f7ff f982 	bl	800051c <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4630      	mov	r0, r6
 800121e:	4639      	mov	r1, r7
 8001220:	f7fe ffc4 	bl	80001ac <__aeabi_dsub>
 8001224:	f7ff fc52 	bl	8000acc <__aeabi_d2uiz>
 8001228:	4621      	mov	r1, r4
 800122a:	bdd0      	pop	{r4, r6, r7, pc}
 800122c:	3df00000 	.word	0x3df00000
 8001230:	41f00000 	.word	0x41f00000

08001234 <__udivmoddi4>:
 8001234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001238:	9e08      	ldr	r6, [sp, #32]
 800123a:	460d      	mov	r5, r1
 800123c:	4604      	mov	r4, r0
 800123e:	4688      	mov	r8, r1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d14d      	bne.n	80012e0 <__udivmoddi4+0xac>
 8001244:	428a      	cmp	r2, r1
 8001246:	4694      	mov	ip, r2
 8001248:	d968      	bls.n	800131c <__udivmoddi4+0xe8>
 800124a:	fab2 f282 	clz	r2, r2
 800124e:	b152      	cbz	r2, 8001266 <__udivmoddi4+0x32>
 8001250:	fa01 f302 	lsl.w	r3, r1, r2
 8001254:	f1c2 0120 	rsb	r1, r2, #32
 8001258:	fa20 f101 	lsr.w	r1, r0, r1
 800125c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001260:	ea41 0803 	orr.w	r8, r1, r3
 8001264:	4094      	lsls	r4, r2
 8001266:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800126a:	fbb8 f7f1 	udiv	r7, r8, r1
 800126e:	fa1f fe8c 	uxth.w	lr, ip
 8001272:	fb01 8817 	mls	r8, r1, r7, r8
 8001276:	fb07 f00e 	mul.w	r0, r7, lr
 800127a:	0c23      	lsrs	r3, r4, #16
 800127c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001280:	4298      	cmp	r0, r3
 8001282:	d90a      	bls.n	800129a <__udivmoddi4+0x66>
 8001284:	eb1c 0303 	adds.w	r3, ip, r3
 8001288:	f107 35ff 	add.w	r5, r7, #4294967295
 800128c:	f080 811e 	bcs.w	80014cc <__udivmoddi4+0x298>
 8001290:	4298      	cmp	r0, r3
 8001292:	f240 811b 	bls.w	80014cc <__udivmoddi4+0x298>
 8001296:	3f02      	subs	r7, #2
 8001298:	4463      	add	r3, ip
 800129a:	1a1b      	subs	r3, r3, r0
 800129c:	fbb3 f0f1 	udiv	r0, r3, r1
 80012a0:	fb01 3310 	mls	r3, r1, r0, r3
 80012a4:	fb00 fe0e 	mul.w	lr, r0, lr
 80012a8:	b2a4      	uxth	r4, r4
 80012aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	d90a      	bls.n	80012c8 <__udivmoddi4+0x94>
 80012b2:	eb1c 0404 	adds.w	r4, ip, r4
 80012b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012ba:	f080 8109 	bcs.w	80014d0 <__udivmoddi4+0x29c>
 80012be:	45a6      	cmp	lr, r4
 80012c0:	f240 8106 	bls.w	80014d0 <__udivmoddi4+0x29c>
 80012c4:	4464      	add	r4, ip
 80012c6:	3802      	subs	r0, #2
 80012c8:	2100      	movs	r1, #0
 80012ca:	eba4 040e 	sub.w	r4, r4, lr
 80012ce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012d2:	b11e      	cbz	r6, 80012dc <__udivmoddi4+0xa8>
 80012d4:	2300      	movs	r3, #0
 80012d6:	40d4      	lsrs	r4, r2
 80012d8:	e9c6 4300 	strd	r4, r3, [r6]
 80012dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d908      	bls.n	80012f6 <__udivmoddi4+0xc2>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	f000 80ee 	beq.w	80014c6 <__udivmoddi4+0x292>
 80012ea:	2100      	movs	r1, #0
 80012ec:	e9c6 0500 	strd	r0, r5, [r6]
 80012f0:	4608      	mov	r0, r1
 80012f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f6:	fab3 f183 	clz	r1, r3
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d14a      	bne.n	8001394 <__udivmoddi4+0x160>
 80012fe:	42ab      	cmp	r3, r5
 8001300:	d302      	bcc.n	8001308 <__udivmoddi4+0xd4>
 8001302:	4282      	cmp	r2, r0
 8001304:	f200 80fc 	bhi.w	8001500 <__udivmoddi4+0x2cc>
 8001308:	1a84      	subs	r4, r0, r2
 800130a:	eb65 0303 	sbc.w	r3, r5, r3
 800130e:	2001      	movs	r0, #1
 8001310:	4698      	mov	r8, r3
 8001312:	2e00      	cmp	r6, #0
 8001314:	d0e2      	beq.n	80012dc <__udivmoddi4+0xa8>
 8001316:	e9c6 4800 	strd	r4, r8, [r6]
 800131a:	e7df      	b.n	80012dc <__udivmoddi4+0xa8>
 800131c:	b902      	cbnz	r2, 8001320 <__udivmoddi4+0xec>
 800131e:	deff      	udf	#255	; 0xff
 8001320:	fab2 f282 	clz	r2, r2
 8001324:	2a00      	cmp	r2, #0
 8001326:	f040 8091 	bne.w	800144c <__udivmoddi4+0x218>
 800132a:	eba1 000c 	sub.w	r0, r1, ip
 800132e:	2101      	movs	r1, #1
 8001330:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001334:	fa1f fe8c 	uxth.w	lr, ip
 8001338:	fbb0 f3f7 	udiv	r3, r0, r7
 800133c:	fb07 0013 	mls	r0, r7, r3, r0
 8001340:	0c25      	lsrs	r5, r4, #16
 8001342:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001346:	fb0e f003 	mul.w	r0, lr, r3
 800134a:	42a8      	cmp	r0, r5
 800134c:	d908      	bls.n	8001360 <__udivmoddi4+0x12c>
 800134e:	eb1c 0505 	adds.w	r5, ip, r5
 8001352:	f103 38ff 	add.w	r8, r3, #4294967295
 8001356:	d202      	bcs.n	800135e <__udivmoddi4+0x12a>
 8001358:	42a8      	cmp	r0, r5
 800135a:	f200 80ce 	bhi.w	80014fa <__udivmoddi4+0x2c6>
 800135e:	4643      	mov	r3, r8
 8001360:	1a2d      	subs	r5, r5, r0
 8001362:	fbb5 f0f7 	udiv	r0, r5, r7
 8001366:	fb07 5510 	mls	r5, r7, r0, r5
 800136a:	fb0e fe00 	mul.w	lr, lr, r0
 800136e:	b2a4      	uxth	r4, r4
 8001370:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001374:	45a6      	cmp	lr, r4
 8001376:	d908      	bls.n	800138a <__udivmoddi4+0x156>
 8001378:	eb1c 0404 	adds.w	r4, ip, r4
 800137c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001380:	d202      	bcs.n	8001388 <__udivmoddi4+0x154>
 8001382:	45a6      	cmp	lr, r4
 8001384:	f200 80b6 	bhi.w	80014f4 <__udivmoddi4+0x2c0>
 8001388:	4628      	mov	r0, r5
 800138a:	eba4 040e 	sub.w	r4, r4, lr
 800138e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001392:	e79e      	b.n	80012d2 <__udivmoddi4+0x9e>
 8001394:	f1c1 0720 	rsb	r7, r1, #32
 8001398:	408b      	lsls	r3, r1
 800139a:	fa22 fc07 	lsr.w	ip, r2, r7
 800139e:	ea4c 0c03 	orr.w	ip, ip, r3
 80013a2:	fa25 fa07 	lsr.w	sl, r5, r7
 80013a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013aa:	fbba f8f9 	udiv	r8, sl, r9
 80013ae:	fa20 f307 	lsr.w	r3, r0, r7
 80013b2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013b6:	408d      	lsls	r5, r1
 80013b8:	fa1f fe8c 	uxth.w	lr, ip
 80013bc:	431d      	orrs	r5, r3
 80013be:	fa00 f301 	lsl.w	r3, r0, r1
 80013c2:	fb08 f00e 	mul.w	r0, r8, lr
 80013c6:	0c2c      	lsrs	r4, r5, #16
 80013c8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013cc:	42a0      	cmp	r0, r4
 80013ce:	fa02 f201 	lsl.w	r2, r2, r1
 80013d2:	d90b      	bls.n	80013ec <__udivmoddi4+0x1b8>
 80013d4:	eb1c 0404 	adds.w	r4, ip, r4
 80013d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013dc:	f080 8088 	bcs.w	80014f0 <__udivmoddi4+0x2bc>
 80013e0:	42a0      	cmp	r0, r4
 80013e2:	f240 8085 	bls.w	80014f0 <__udivmoddi4+0x2bc>
 80013e6:	f1a8 0802 	sub.w	r8, r8, #2
 80013ea:	4464      	add	r4, ip
 80013ec:	1a24      	subs	r4, r4, r0
 80013ee:	fbb4 f0f9 	udiv	r0, r4, r9
 80013f2:	fb09 4410 	mls	r4, r9, r0, r4
 80013f6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013fa:	b2ad      	uxth	r5, r5
 80013fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001400:	45a6      	cmp	lr, r4
 8001402:	d908      	bls.n	8001416 <__udivmoddi4+0x1e2>
 8001404:	eb1c 0404 	adds.w	r4, ip, r4
 8001408:	f100 35ff 	add.w	r5, r0, #4294967295
 800140c:	d26c      	bcs.n	80014e8 <__udivmoddi4+0x2b4>
 800140e:	45a6      	cmp	lr, r4
 8001410:	d96a      	bls.n	80014e8 <__udivmoddi4+0x2b4>
 8001412:	3802      	subs	r0, #2
 8001414:	4464      	add	r4, ip
 8001416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800141a:	fba0 9502 	umull	r9, r5, r0, r2
 800141e:	eba4 040e 	sub.w	r4, r4, lr
 8001422:	42ac      	cmp	r4, r5
 8001424:	46c8      	mov	r8, r9
 8001426:	46ae      	mov	lr, r5
 8001428:	d356      	bcc.n	80014d8 <__udivmoddi4+0x2a4>
 800142a:	d053      	beq.n	80014d4 <__udivmoddi4+0x2a0>
 800142c:	2e00      	cmp	r6, #0
 800142e:	d069      	beq.n	8001504 <__udivmoddi4+0x2d0>
 8001430:	ebb3 0208 	subs.w	r2, r3, r8
 8001434:	eb64 040e 	sbc.w	r4, r4, lr
 8001438:	fa22 f301 	lsr.w	r3, r2, r1
 800143c:	fa04 f707 	lsl.w	r7, r4, r7
 8001440:	431f      	orrs	r7, r3
 8001442:	40cc      	lsrs	r4, r1
 8001444:	e9c6 7400 	strd	r7, r4, [r6]
 8001448:	2100      	movs	r1, #0
 800144a:	e747      	b.n	80012dc <__udivmoddi4+0xa8>
 800144c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001450:	f1c2 0120 	rsb	r1, r2, #32
 8001454:	fa25 f301 	lsr.w	r3, r5, r1
 8001458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800145c:	fa20 f101 	lsr.w	r1, r0, r1
 8001460:	4095      	lsls	r5, r2
 8001462:	430d      	orrs	r5, r1
 8001464:	fbb3 f1f7 	udiv	r1, r3, r7
 8001468:	fb07 3311 	mls	r3, r7, r1, r3
 800146c:	fa1f fe8c 	uxth.w	lr, ip
 8001470:	0c28      	lsrs	r0, r5, #16
 8001472:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001476:	fb01 f30e 	mul.w	r3, r1, lr
 800147a:	4283      	cmp	r3, r0
 800147c:	fa04 f402 	lsl.w	r4, r4, r2
 8001480:	d908      	bls.n	8001494 <__udivmoddi4+0x260>
 8001482:	eb1c 0000 	adds.w	r0, ip, r0
 8001486:	f101 38ff 	add.w	r8, r1, #4294967295
 800148a:	d22f      	bcs.n	80014ec <__udivmoddi4+0x2b8>
 800148c:	4283      	cmp	r3, r0
 800148e:	d92d      	bls.n	80014ec <__udivmoddi4+0x2b8>
 8001490:	3902      	subs	r1, #2
 8001492:	4460      	add	r0, ip
 8001494:	1ac0      	subs	r0, r0, r3
 8001496:	fbb0 f3f7 	udiv	r3, r0, r7
 800149a:	fb07 0013 	mls	r0, r7, r3, r0
 800149e:	b2ad      	uxth	r5, r5
 80014a0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80014a4:	fb03 f00e 	mul.w	r0, r3, lr
 80014a8:	42a8      	cmp	r0, r5
 80014aa:	d908      	bls.n	80014be <__udivmoddi4+0x28a>
 80014ac:	eb1c 0505 	adds.w	r5, ip, r5
 80014b0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014b4:	d216      	bcs.n	80014e4 <__udivmoddi4+0x2b0>
 80014b6:	42a8      	cmp	r0, r5
 80014b8:	d914      	bls.n	80014e4 <__udivmoddi4+0x2b0>
 80014ba:	3b02      	subs	r3, #2
 80014bc:	4465      	add	r5, ip
 80014be:	1a28      	subs	r0, r5, r0
 80014c0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014c4:	e738      	b.n	8001338 <__udivmoddi4+0x104>
 80014c6:	4631      	mov	r1, r6
 80014c8:	4630      	mov	r0, r6
 80014ca:	e707      	b.n	80012dc <__udivmoddi4+0xa8>
 80014cc:	462f      	mov	r7, r5
 80014ce:	e6e4      	b.n	800129a <__udivmoddi4+0x66>
 80014d0:	4618      	mov	r0, r3
 80014d2:	e6f9      	b.n	80012c8 <__udivmoddi4+0x94>
 80014d4:	454b      	cmp	r3, r9
 80014d6:	d2a9      	bcs.n	800142c <__udivmoddi4+0x1f8>
 80014d8:	ebb9 0802 	subs.w	r8, r9, r2
 80014dc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014e0:	3801      	subs	r0, #1
 80014e2:	e7a3      	b.n	800142c <__udivmoddi4+0x1f8>
 80014e4:	4643      	mov	r3, r8
 80014e6:	e7ea      	b.n	80014be <__udivmoddi4+0x28a>
 80014e8:	4628      	mov	r0, r5
 80014ea:	e794      	b.n	8001416 <__udivmoddi4+0x1e2>
 80014ec:	4641      	mov	r1, r8
 80014ee:	e7d1      	b.n	8001494 <__udivmoddi4+0x260>
 80014f0:	46d0      	mov	r8, sl
 80014f2:	e77b      	b.n	80013ec <__udivmoddi4+0x1b8>
 80014f4:	4464      	add	r4, ip
 80014f6:	3802      	subs	r0, #2
 80014f8:	e747      	b.n	800138a <__udivmoddi4+0x156>
 80014fa:	3b02      	subs	r3, #2
 80014fc:	4465      	add	r5, ip
 80014fe:	e72f      	b.n	8001360 <__udivmoddi4+0x12c>
 8001500:	4608      	mov	r0, r1
 8001502:	e706      	b.n	8001312 <__udivmoddi4+0xde>
 8001504:	4631      	mov	r1, r6
 8001506:	e6e9      	b.n	80012dc <__udivmoddi4+0xa8>

08001508 <__aeabi_idiv0>:
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop

0800150c <__circ_gbuf_pop>:
#include <string.h>

#include <circular_buffer.h>

int __circ_gbuf_pop(circ_gbuf_t *circ_buf, void *elem, int read_only)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
	int total;
	char *tail;

	total = circ_buf->push_count - circ_buf->pop_count;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	889b      	ldrh	r3, [r3, #4]
 800151c:	461a      	mov	r2, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	88db      	ldrh	r3, [r3, #6]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
	if (total < 0)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	da05      	bge.n	8001538 <__circ_gbuf_pop+0x2c>
		total += (2 * circ_buf->size);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	891b      	ldrh	r3, [r3, #8]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4413      	add	r3, r2
 8001536:	617b      	str	r3, [r7, #20]

	if (total == 0)
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d102      	bne.n	8001544 <__circ_gbuf_pop+0x38>
		return -1; // Empty
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	e031      	b.n	80015a8 <__circ_gbuf_pop+0x9c>

	tail = (char *)circ_buf->buffer + ((circ_buf->pop_count % circ_buf->size)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	6819      	ldr	r1, [r3, #0]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	88db      	ldrh	r3, [r3, #6]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	8912      	ldrh	r2, [r2, #8]
 8001550:	fbb3 f0f2 	udiv	r0, r3, r2
 8001554:	fb00 f202 	mul.w	r2, r0, r2
 8001558:	1a9b      	subs	r3, r3, r2
 800155a:	b29b      	uxth	r3, r3
 800155c:	461a      	mov	r2, r3
			* circ_buf->element_size);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	895b      	ldrh	r3, [r3, #10]
 8001562:	fb02 f303 	mul.w	r3, r2, r3
	tail = (char *)circ_buf->buffer + ((circ_buf->pop_count % circ_buf->size)
 8001566:	440b      	add	r3, r1
 8001568:	613b      	str	r3, [r7, #16]

	if (elem)
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d006      	beq.n	800157e <__circ_gbuf_pop+0x72>
		memcpy(elem, tail, circ_buf->element_size);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	895b      	ldrh	r3, [r3, #10]
 8001574:	461a      	mov	r2, r3
 8001576:	6939      	ldr	r1, [r7, #16]
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f00c fe4f 	bl	800e21c <memcpy>

	if (!read_only) {
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d110      	bne.n	80015a6 <__circ_gbuf_pop+0x9a>
#ifdef CRICBUF_CLEAN_ON_POP
		memset(tail, 0, circ_buf->element_size);
#endif
		circ_buf->pop_count++;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	88db      	ldrh	r3, [r3, #6]
 8001588:	3301      	adds	r3, #1
 800158a:	b29a      	uxth	r2, r3
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	80da      	strh	r2, [r3, #6]
		if (circ_buf->pop_count >= (2*circ_buf->size))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	88db      	ldrh	r3, [r3, #6]
 8001594:	461a      	mov	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	891b      	ldrh	r3, [r3, #8]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	429a      	cmp	r2, r3
 800159e:	db02      	blt.n	80015a6 <__circ_gbuf_pop+0x9a>
			circ_buf->pop_count = 0;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	80da      	strh	r2, [r3, #6]
	}
	return 0;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <__circ_gbuf_push>:

int __circ_gbuf_push(circ_gbuf_t *circ_buf, void *elem)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
	int total;
	char *head;

	total = circ_buf->push_count - circ_buf->pop_count;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	889b      	ldrh	r3, [r3, #4]
 80015be:	461a      	mov	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	88db      	ldrh	r3, [r3, #6]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	60fb      	str	r3, [r7, #12]
	if (total < 0)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	da05      	bge.n	80015da <__circ_gbuf_push+0x2a>
		total += (2 * circ_buf->size);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	891b      	ldrh	r3, [r3, #8]
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	4413      	add	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]

	if (total >=  circ_buf->size)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	891b      	ldrh	r3, [r3, #8]
 80015de:	461a      	mov	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4293      	cmp	r3, r2
 80015e4:	db02      	blt.n	80015ec <__circ_gbuf_push+0x3c>
		return -1; // Full
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	e02b      	b.n	8001644 <__circ_gbuf_push+0x94>

	head = (char *)circ_buf->buffer + ( (circ_buf->push_count % circ_buf->size)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	889b      	ldrh	r3, [r3, #4]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	8912      	ldrh	r2, [r2, #8]
 80015f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80015fc:	fb00 f202 	mul.w	r2, r0, r2
 8001600:	1a9b      	subs	r3, r3, r2
 8001602:	b29b      	uxth	r3, r3
 8001604:	461a      	mov	r2, r3
			* circ_buf->element_size );
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	895b      	ldrh	r3, [r3, #10]
 800160a:	fb02 f303 	mul.w	r3, r2, r3
	head = (char *)circ_buf->buffer + ( (circ_buf->push_count % circ_buf->size)
 800160e:	440b      	add	r3, r1
 8001610:	60bb      	str	r3, [r7, #8]
	memcpy(head, elem, circ_buf->element_size);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	895b      	ldrh	r3, [r3, #10]
 8001616:	461a      	mov	r2, r3
 8001618:	6839      	ldr	r1, [r7, #0]
 800161a:	68b8      	ldr	r0, [r7, #8]
 800161c:	f00c fdfe 	bl	800e21c <memcpy>
	circ_buf->push_count++;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	889b      	ldrh	r3, [r3, #4]
 8001624:	3301      	adds	r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	809a      	strh	r2, [r3, #4]
	if (circ_buf->push_count >= (2*circ_buf->size))
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	889b      	ldrh	r3, [r3, #4]
 8001630:	461a      	mov	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	891b      	ldrh	r3, [r3, #8]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	429a      	cmp	r2, r3
 800163a:	db02      	blt.n	8001642 <__circ_gbuf_push+0x92>
		circ_buf->push_count = 0;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	809a      	strh	r2, [r3, #4]
	return 0;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <Relay_control>:
#include "dac_and_dds_func.h"

//==============================================================================================
void Relay_control(uint8_t relay,uint8_t state){
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	460a      	mov	r2, r1
 8001656:	71fb      	strb	r3, [r7, #7]
 8001658:	4613      	mov	r3, r2
 800165a:	71bb      	strb	r3, [r7, #6]
	int Relay_address=0;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
	if(relay<1 || relay>3 || state>1) return;
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	2b00      	cmp	r3, #0
 8001664:	f000 80c3 	beq.w	80017ee <Relay_control+0x1a2>
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b03      	cmp	r3, #3
 800166c:	f200 80bf 	bhi.w	80017ee <Relay_control+0x1a2>
 8001670:	79bb      	ldrb	r3, [r7, #6]
 8001672:	2b01      	cmp	r3, #1
 8001674:	f200 80bb 	bhi.w	80017ee <Relay_control+0x1a2>

	while(Relay_address<=0x5) // Set all OUTx to zero
 8001678:	e03c      	b.n	80016f4 <Relay_control+0xa8>
	{
		HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin,  Relay_address & 0x1     );
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	b2db      	uxtb	r3, r3
 8001684:	461a      	mov	r2, r3
 8001686:	2102      	movs	r1, #2
 8001688:	485b      	ldr	r0, [pc, #364]	; (80017f8 <Relay_control+0x1ac>)
 800168a:	f003 fb50 	bl	8004d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (Relay_address & 0x2) >>1);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	105b      	asrs	r3, r3, #1
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f003 0301 	and.w	r3, r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	461a      	mov	r2, r3
 800169c:	2104      	movs	r1, #4
 800169e:	4856      	ldr	r0, [pc, #344]	; (80017f8 <Relay_control+0x1ac>)
 80016a0:	f003 fb45 	bl	8004d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (Relay_address & 0x4) >>2);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	109b      	asrs	r3, r3, #2
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	461a      	mov	r2, r3
 80016b2:	2108      	movs	r1, #8
 80016b4:	4850      	ldr	r0, [pc, #320]	; (80017f8 <Relay_control+0x1ac>)
 80016b6:	f003 fb3a 	bl	8004d2e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 0); // LVL 0
 80016ba:	2200      	movs	r2, #0
 80016bc:	2101      	movs	r1, #1
 80016be:	484e      	ldr	r0, [pc, #312]	; (80017f8 <Relay_control+0x1ac>)
 80016c0:	f003 fb35 	bl	8004d2e <HAL_GPIO_WritePin>

		HAL_Delay(1); // wait 1ms
 80016c4:	2001      	movs	r0, #1
 80016c6:	f002 fccd 	bl	8004064 <HAL_Delay>
		HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d0:	484a      	ldr	r0, [pc, #296]	; (80017fc <Relay_control+0x1b0>)
 80016d2:	f003 fb2c 	bl	8004d2e <HAL_GPIO_WritePin>
		HAL_Delay(1); // wait 1ms
 80016d6:	2001      	movs	r0, #1
 80016d8:	f002 fcc4 	bl	8004064 <HAL_Delay>
		HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1);
 80016dc:	2201      	movs	r2, #1
 80016de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e2:	4846      	ldr	r0, [pc, #280]	; (80017fc <Relay_control+0x1b0>)
 80016e4:	f003 fb23 	bl	8004d2e <HAL_GPIO_WritePin>
		HAL_Delay(1); // wait 1ms
 80016e8:	2001      	movs	r0, #1
 80016ea:	f002 fcbb 	bl	8004064 <HAL_Delay>
		Relay_address++;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	3301      	adds	r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
	while(Relay_address<=0x5) // Set all OUTx to zero
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	ddbf      	ble.n	800167a <Relay_control+0x2e>
	}


	switch (relay)
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	d006      	beq.n	800170e <Relay_control+0xc2>
 8001700:	2b03      	cmp	r3, #3
 8001702:	dc1f      	bgt.n	8001744 <Relay_control+0xf8>
 8001704:	2b01      	cmp	r3, #1
 8001706:	d014      	beq.n	8001732 <Relay_control+0xe6>
 8001708:	2b02      	cmp	r3, #2
 800170a:	d009      	beq.n	8001720 <Relay_control+0xd4>
 800170c:	e01a      	b.n	8001744 <Relay_control+0xf8>
	{
	case 3:
		if (state==1){
 800170e:	79bb      	ldrb	r3, [r7, #6]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d102      	bne.n	800171a <Relay_control+0xce>
			Relay_address=0x5; //OUT6
 8001714:	2305      	movs	r3, #5
 8001716:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x4; //OUT5
		} break;
 8001718:	e014      	b.n	8001744 <Relay_control+0xf8>
			Relay_address=0x4; //OUT5
 800171a:	2304      	movs	r3, #4
 800171c:	60fb      	str	r3, [r7, #12]
		} break;
 800171e:	e011      	b.n	8001744 <Relay_control+0xf8>
	case 2:
		if (state==1){
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d102      	bne.n	800172c <Relay_control+0xe0>
			Relay_address=0x3; //OUT4
 8001726:	2303      	movs	r3, #3
 8001728:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x2; //OUT3
		} break;
 800172a:	e00b      	b.n	8001744 <Relay_control+0xf8>
			Relay_address=0x2; //OUT3
 800172c:	2302      	movs	r3, #2
 800172e:	60fb      	str	r3, [r7, #12]
		} break;
 8001730:	e008      	b.n	8001744 <Relay_control+0xf8>
	case 1:
		if (state==1){
 8001732:	79bb      	ldrb	r3, [r7, #6]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d102      	bne.n	800173e <Relay_control+0xf2>
			Relay_address=0x1; //OUT2
 8001738:	2301      	movs	r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x0; //OUT1
		} break;
 800173c:	e001      	b.n	8001742 <Relay_control+0xf6>
			Relay_address=0x0; //OUT1
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
		} break;
 8001742:	bf00      	nop
	}

	HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin,  Relay_address & 0x1     );
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	b2db      	uxtb	r3, r3
 800174e:	461a      	mov	r2, r3
 8001750:	2102      	movs	r1, #2
 8001752:	4829      	ldr	r0, [pc, #164]	; (80017f8 <Relay_control+0x1ac>)
 8001754:	f003 faeb 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (Relay_address & 0x2) >>1);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	105b      	asrs	r3, r3, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	b2db      	uxtb	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	2104      	movs	r1, #4
 8001768:	4823      	ldr	r0, [pc, #140]	; (80017f8 <Relay_control+0x1ac>)
 800176a:	f003 fae0 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (Relay_address & 0x4) >>2);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	109b      	asrs	r3, r3, #2
 8001772:	b2db      	uxtb	r3, r3
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	b2db      	uxtb	r3, r3
 800177a:	461a      	mov	r2, r3
 800177c:	2108      	movs	r1, #8
 800177e:	481e      	ldr	r0, [pc, #120]	; (80017f8 <Relay_control+0x1ac>)
 8001780:	f003 fad5 	bl	8004d2e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 1); // LVL 1
 8001784:	2201      	movs	r2, #1
 8001786:	2101      	movs	r1, #1
 8001788:	481b      	ldr	r0, [pc, #108]	; (80017f8 <Relay_control+0x1ac>)
 800178a:	f003 fad0 	bl	8004d2e <HAL_GPIO_WritePin>

	HAL_Delay(1); // wait 1ms
 800178e:	2001      	movs	r0, #1
 8001790:	f002 fc68 	bl	8004064 <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 8001794:	2200      	movs	r2, #0
 8001796:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800179a:	4818      	ldr	r0, [pc, #96]	; (80017fc <Relay_control+0x1b0>)
 800179c:	f003 fac7 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 80017a0:	2001      	movs	r0, #1
 80017a2:	f002 fc5f 	bl	8004064 <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1); // End strobe
 80017a6:	2201      	movs	r2, #1
 80017a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ac:	4813      	ldr	r0, [pc, #76]	; (80017fc <Relay_control+0x1b0>)
 80017ae:	f003 fabe 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(50); // wait 50ms
 80017b2:	2032      	movs	r0, #50	; 0x32
 80017b4:	f002 fc56 	bl	8004064 <HAL_Delay>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 0); // LVL 0
 80017b8:	2200      	movs	r2, #0
 80017ba:	2101      	movs	r1, #1
 80017bc:	480e      	ldr	r0, [pc, #56]	; (80017f8 <Relay_control+0x1ac>)
 80017be:	f003 fab6 	bl	8004d2e <HAL_GPIO_WritePin>

	HAL_Delay(1); // wait 1ms
 80017c2:	2001      	movs	r0, #1
 80017c4:	f002 fc4e 	bl	8004064 <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 80017c8:	2200      	movs	r2, #0
 80017ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ce:	480b      	ldr	r0, [pc, #44]	; (80017fc <Relay_control+0x1b0>)
 80017d0:	f003 faad 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 80017d4:	2001      	movs	r0, #1
 80017d6:	f002 fc45 	bl	8004064 <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1); // End strobe
 80017da:	2201      	movs	r2, #1
 80017dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e0:	4806      	ldr	r0, [pc, #24]	; (80017fc <Relay_control+0x1b0>)
 80017e2:	f003 faa4 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 80017e6:	2001      	movs	r0, #1
 80017e8:	f002 fc3c 	bl	8004064 <HAL_Delay>
 80017ec:	e000      	b.n	80017f0 <Relay_control+0x1a4>
	if(relay<1 || relay>3 || state>1) return;
 80017ee:	bf00      	nop

}
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020800 	.word	0x40020800

08001800 <CPLD_control>:
//==============================================================================================



//==============================================================================================
void CPLD_control(uint8_t divide_coeff){
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	if(divide_coeff>0x0F) return;
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d836      	bhi.n	800187e <CPLD_control+0x7e>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin,  divide_coeff & 0x1     );
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	461a      	mov	r2, r3
 800181a:	2101      	movs	r1, #1
 800181c:	481a      	ldr	r0, [pc, #104]	; (8001888 <CPLD_control+0x88>)
 800181e:	f003 fa86 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin, (divide_coeff & 0x2) >>1);
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	105b      	asrs	r3, r3, #1
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	2102      	movs	r1, #2
 8001832:	4815      	ldr	r0, [pc, #84]	; (8001888 <CPLD_control+0x88>)
 8001834:	f003 fa7b 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (divide_coeff & 0x4) >>2);
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	109b      	asrs	r3, r3, #2
 800183c:	b2db      	uxtb	r3, r3
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	b2db      	uxtb	r3, r3
 8001844:	461a      	mov	r2, r3
 8001846:	2104      	movs	r1, #4
 8001848:	480f      	ldr	r0, [pc, #60]	; (8001888 <CPLD_control+0x88>)
 800184a:	f003 fa70 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (divide_coeff & 0x8) >>3);
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	10db      	asrs	r3, r3, #3
 8001852:	b2db      	uxtb	r3, r3
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	b2db      	uxtb	r3, r3
 800185a:	461a      	mov	r2, r3
 800185c:	2108      	movs	r1, #8
 800185e:	480a      	ldr	r0, [pc, #40]	; (8001888 <CPLD_control+0x88>)
 8001860:	f003 fa65 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_SET); // Send strobe
 8001864:	2201      	movs	r2, #1
 8001866:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800186a:	4808      	ldr	r0, [pc, #32]	; (800188c <CPLD_control+0x8c>)
 800186c:	f003 fa5f 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_RESET);
 8001870:	2200      	movs	r2, #0
 8001872:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001876:	4805      	ldr	r0, [pc, #20]	; (800188c <CPLD_control+0x8c>)
 8001878:	f003 fa59 	bl	8004d2e <HAL_GPIO_WritePin>
 800187c:	e000      	b.n	8001880 <CPLD_control+0x80>
	if(divide_coeff>0x0F) return;
 800187e:	bf00      	nop
}
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40020000 	.word	0x40020000
 800188c:	40020800 	.word	0x40020800

08001890 <DAC_Write>:



//==============================================================================================
void DAC_Write(uint32_t value)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]

	DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8001898:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <DAC_Write+0x64>)
 800189a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800189e:	601a      	str	r2, [r3, #0]
	DAC_tx_buffer+=(value & 0xFFFFF)<<4;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	011b      	lsls	r3, r3, #4
 80018a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80018a8:	f023 030f 	bic.w	r3, r3, #15
 80018ac:	4a11      	ldr	r2, [pc, #68]	; (80018f4 <DAC_Write+0x64>)
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	4413      	add	r3, r2
 80018b2:	4a10      	ldr	r2, [pc, #64]	; (80018f4 <DAC_Write+0x64>)
 80018b4:	6013      	str	r3, [r2, #0]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 80018b6:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <DAC_Write+0x64>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	0c1b      	lsrs	r3, r3, #16
 80018bc:	b29a      	uxth	r2, r3
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <DAC_Write+0x68>)
 80018c0:	801a      	strh	r2, [r3, #0]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <DAC_Write+0x64>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <DAC_Write+0x68>)
 80018ca:	805a      	strh	r2, [r3, #2]

	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2110      	movs	r1, #16
 80018d0:	480a      	ldr	r0, [pc, #40]	; (80018fc <DAC_Write+0x6c>)
 80018d2:	f003 fa2c 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 80018d6:	2302      	movs	r3, #2
 80018d8:	2202      	movs	r2, #2
 80018da:	4907      	ldr	r1, [pc, #28]	; (80018f8 <DAC_Write+0x68>)
 80018dc:	4808      	ldr	r0, [pc, #32]	; (8001900 <DAC_Write+0x70>)
 80018de:	f006 fc75 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 80018e2:	2201      	movs	r2, #1
 80018e4:	2110      	movs	r1, #16
 80018e6:	4805      	ldr	r0, [pc, #20]	; (80018fc <DAC_Write+0x6c>)
 80018e8:	f003 fa21 	bl	8004d2e <HAL_GPIO_WritePin>
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20000b54 	.word	0x20000b54
 80018f8:	20000b58 	.word	0x20000b58
 80018fc:	40020000 	.word	0x40020000
 8001900:	20000bbc 	.word	0x20000bbc

08001904 <DAC_Write_FAST>:

//==============================================================================================
void DAC_Write_FAST(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	2110      	movs	r1, #16
 800190c:	4807      	ldr	r0, [pc, #28]	; (800192c <DAC_Write_FAST+0x28>)
 800190e:	f003 fa0e 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 8001912:	2302      	movs	r3, #2
 8001914:	2202      	movs	r2, #2
 8001916:	4906      	ldr	r1, [pc, #24]	; (8001930 <DAC_Write_FAST+0x2c>)
 8001918:	4806      	ldr	r0, [pc, #24]	; (8001934 <DAC_Write_FAST+0x30>)
 800191a:	f006 fc57 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 800191e:	2201      	movs	r2, #1
 8001920:	2110      	movs	r1, #16
 8001922:	4802      	ldr	r0, [pc, #8]	; (800192c <DAC_Write_FAST+0x28>)
 8001924:	f003 fa03 	bl	8004d2e <HAL_GPIO_WritePin>
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40020000 	.word	0x40020000
 8001930:	20000b58 	.word	0x20000b58
 8001934:	20000bbc 	.word	0x20000bbc

08001938 <DAC_SendInit>:

//==============================================================================================
void DAC_SendInit(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0

	DAC_tx_buffer=0x02000000; // Write CONFIG1
 800193c:	4b3d      	ldr	r3, [pc, #244]	; (8001a34 <DAC_SendInit+0xfc>)
 800193e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001942:	601a      	str	r2, [r3, #0]
	DAC_tx_buffer+=(cfg.PDN & 0x01)<<4;
 8001944:	4b3c      	ldr	r3, [pc, #240]	; (8001a38 <DAC_SendInit+0x100>)
 8001946:	7a1b      	ldrb	r3, [r3, #8]
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	f003 0210 	and.w	r2, r3, #16
 800194e:	4b39      	ldr	r3, [pc, #228]	; (8001a34 <DAC_SendInit+0xfc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4413      	add	r3, r2
 8001954:	4a37      	ldr	r2, [pc, #220]	; (8001a34 <DAC_SendInit+0xfc>)
 8001956:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.VREFVAL & 0x06)<<6;
 8001958:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <DAC_SendInit+0x100>)
 800195a:	79db      	ldrb	r3, [r3, #7]
 800195c:	019b      	lsls	r3, r3, #6
 800195e:	f403 72c0 	and.w	r2, r3, #384	; 0x180
 8001962:	4b34      	ldr	r3, [pc, #208]	; (8001a34 <DAC_SendInit+0xfc>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	4a32      	ldr	r2, [pc, #200]	; (8001a34 <DAC_SendInit+0xfc>)
 800196a:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.FSET & 0x01)<<10;
 800196c:	4b32      	ldr	r3, [pc, #200]	; (8001a38 <DAC_SendInit+0x100>)
 800196e:	799b      	ldrb	r3, [r3, #6]
 8001970:	029b      	lsls	r3, r3, #10
 8001972:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001976:	4b2f      	ldr	r3, [pc, #188]	; (8001a34 <DAC_SendInit+0xfc>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4413      	add	r3, r2
 800197c:	4a2d      	ldr	r2, [pc, #180]	; (8001a34 <DAC_SendInit+0xfc>)
 800197e:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.DSDO & 0x01)<<11;
 8001980:	4b2d      	ldr	r3, [pc, #180]	; (8001a38 <DAC_SendInit+0x100>)
 8001982:	795b      	ldrb	r3, [r3, #5]
 8001984:	02db      	lsls	r3, r3, #11
 8001986:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800198a:	4b2a      	ldr	r3, [pc, #168]	; (8001a34 <DAC_SendInit+0xfc>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4413      	add	r3, r2
 8001990:	4a28      	ldr	r2, [pc, #160]	; (8001a34 <DAC_SendInit+0xfc>)
 8001992:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.ENALMP & 0x01)<<12;
 8001994:	4b28      	ldr	r3, [pc, #160]	; (8001a38 <DAC_SendInit+0x100>)
 8001996:	791b      	ldrb	r3, [r3, #4]
 8001998:	031b      	lsls	r3, r3, #12
 800199a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800199e:	4b25      	ldr	r3, [pc, #148]	; (8001a34 <DAC_SendInit+0xfc>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	4a23      	ldr	r2, [pc, #140]	; (8001a34 <DAC_SendInit+0xfc>)
 80019a6:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.FSDO & 0x01)<<13;
 80019a8:	4b23      	ldr	r3, [pc, #140]	; (8001a38 <DAC_SendInit+0x100>)
 80019aa:	78db      	ldrb	r3, [r3, #3]
 80019ac:	035b      	lsls	r3, r3, #13
 80019ae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80019b2:	4b20      	ldr	r3, [pc, #128]	; (8001a34 <DAC_SendInit+0xfc>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	4a1e      	ldr	r2, [pc, #120]	; (8001a34 <DAC_SendInit+0xfc>)
 80019ba:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.LDACMODE & 0x01)<<14;
 80019bc:	4b1e      	ldr	r3, [pc, #120]	; (8001a38 <DAC_SendInit+0x100>)
 80019be:	789b      	ldrb	r3, [r3, #2]
 80019c0:	039b      	lsls	r3, r3, #14
 80019c2:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80019c6:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <DAC_SendInit+0xfc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	4a19      	ldr	r2, [pc, #100]	; (8001a34 <DAC_SendInit+0xfc>)
 80019ce:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.TNH_MASK & 0x03)<<18;
 80019d0:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <DAC_SendInit+0x100>)
 80019d2:	785b      	ldrb	r3, [r3, #1]
 80019d4:	049b      	lsls	r3, r3, #18
 80019d6:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 80019da:	4b16      	ldr	r3, [pc, #88]	; (8001a34 <DAC_SendInit+0xfc>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <DAC_SendInit+0xfc>)
 80019e2:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.EN_TMP_CAL & 0x01)<<23;
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <DAC_SendInit+0x100>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	05db      	lsls	r3, r3, #23
 80019ea:	f403 0200 	and.w	r2, r3, #8388608	; 0x800000
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <DAC_SendInit+0xfc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	4a0f      	ldr	r2, [pc, #60]	; (8001a34 <DAC_SendInit+0xfc>)
 80019f6:	6013      	str	r3, [r2, #0]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 80019f8:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <DAC_SendInit+0xfc>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	0c1b      	lsrs	r3, r3, #16
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <DAC_SendInit+0x104>)
 8001a02:	801a      	strh	r2, [r3, #0]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <DAC_SendInit+0xfc>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <DAC_SendInit+0x104>)
 8001a0c:	805a      	strh	r2, [r3, #2]


	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2110      	movs	r1, #16
 8001a12:	480b      	ldr	r0, [pc, #44]	; (8001a40 <DAC_SendInit+0x108>)
 8001a14:	f003 f98b 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,5);
 8001a18:	2305      	movs	r3, #5
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	4907      	ldr	r1, [pc, #28]	; (8001a3c <DAC_SendInit+0x104>)
 8001a1e:	4809      	ldr	r0, [pc, #36]	; (8001a44 <DAC_SendInit+0x10c>)
 8001a20:	f006 fbd4 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	2110      	movs	r1, #16
 8001a28:	4805      	ldr	r0, [pc, #20]	; (8001a40 <DAC_SendInit+0x108>)
 8001a2a:	f003 f980 	bl	8004d2e <HAL_GPIO_WritePin>

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000b54 	.word	0x20000b54
 8001a38:	20000b5c 	.word	0x20000b5c
 8001a3c:	20000b58 	.word	0x20000b58
 8001a40:	40020000 	.word	0x40020000
 8001a44:	20000bbc 	.word	0x20000bbc

08001a48 <DAC_TEMP_CAL>:

//==============================================================================================
void DAC_TEMP_CAL(void)
{
 8001a48:	b5b0      	push	{r4, r5, r7, lr}
 8001a4a:	b08e      	sub	sp, #56	; 0x38
 8001a4c:	af00      	add	r7, sp, #0
	uint32_t DAC_tx_buffer;
	uint16_t DAC_tx_tmp_buffer[2];

	uint8_t OK[]="OK\n\r";
 8001a4e:	4a4f      	ldr	r2, [pc, #316]	; (8001b8c <DAC_TEMP_CAL+0x144>)
 8001a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a58:	6018      	str	r0, [r3, #0]
 8001a5a:	3304      	adds	r3, #4
 8001a5c:	7019      	strb	r1, [r3, #0]
	uint8_t run_cal[]="\r\nCalibration in progress..";
 8001a5e:	4b4c      	ldr	r3, [pc, #304]	; (8001b90 <DAC_TEMP_CAL+0x148>)
 8001a60:	f107 0408 	add.w	r4, r7, #8
 8001a64:	461d      	mov	r5, r3
 8001a66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	uint16_t spi_receive[2]={0x0,0x0},DAC_tx_tmp_buffer2[2],ALM=0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	80bb      	strh	r3, [r7, #4]
 8001a76:	2300      	movs	r3, #0
 8001a78:	80fb      	strh	r3, [r7, #6]
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	86fb      	strh	r3, [r7, #54]	; 0x36

	//	DDS_prepare_to_tempcal();

	//CPLD_control(0x0); // Disable LDAC signal

	cfg.EN_TMP_CAL=1;
 8001a7e:	4b45      	ldr	r3, [pc, #276]	; (8001b94 <DAC_TEMP_CAL+0x14c>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	701a      	strb	r2, [r3, #0]
	DAC_SendInit();
 8001a84:	f7ff ff58 	bl	8001938 <DAC_SendInit>
	HAL_Delay(10);
 8001a88:	200a      	movs	r0, #10
 8001a8a:	f002 faeb 	bl	8004064 <HAL_Delay>

	DAC_tx_buffer=0x04000100; // Write TRIGGER RCLTMP
 8001a8e:	4b42      	ldr	r3, [pc, #264]	; (8001b98 <DAC_TEMP_CAL+0x150>)
 8001a90:	633b      	str	r3, [r7, #48]	; 0x30

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a94:	0c1b      	lsrs	r3, r3, #16
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	85bb      	strh	r3, [r7, #44]	; 0x2c
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	85fb      	strh	r3, [r7, #46]	; 0x2e

	DAC_tx_buffer=0x85000000; // read status register
 8001aa0:	f04f 4305 	mov.w	r3, #2231369728	; 0x85000000
 8001aa4:	633b      	str	r3, [r7, #48]	; 0x30

	DAC_tx_tmp_buffer2[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa8:	0c1b      	lsrs	r3, r3, #16
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	803b      	strh	r3, [r7, #0]
	DAC_tx_tmp_buffer2[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	807b      	strh	r3, [r7, #2]

	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2110      	movs	r1, #16
 8001ab8:	4838      	ldr	r0, [pc, #224]	; (8001b9c <DAC_TEMP_CAL+0x154>)
 8001aba:	f003 f938 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 8001abe:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	4836      	ldr	r0, [pc, #216]	; (8001ba0 <DAC_TEMP_CAL+0x158>)
 8001ac8:	f006 fb80 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001acc:	2201      	movs	r2, #1
 8001ace:	2110      	movs	r1, #16
 8001ad0:	4832      	ldr	r0, [pc, #200]	; (8001b9c <DAC_TEMP_CAL+0x154>)
 8001ad2:	f003 f92c 	bl	8004d2e <HAL_GPIO_WritePin>

	HAL_Delay(10);
 8001ad6:	200a      	movs	r0, #10
 8001ad8:	f002 fac4 	bl	8004064 <HAL_Delay>
	CDC_Transmit_FS(run_cal, strlen((const char *)run_cal));
 8001adc:	f107 0308 	add.w	r3, r7, #8
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fb57 	bl	8000194 <strlen>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	4611      	mov	r1, r2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f00b ff73 	bl	800d9dc <CDC_Transmit_FS>
	HAL_Delay(500); // Wait some time....
 8001af6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001afa:	f002 fab3 	bl	8004064 <HAL_Delay>

	do{ // Check complete flag
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2110      	movs	r1, #16
 8001b02:	4826      	ldr	r0, [pc, #152]	; (8001b9c <DAC_TEMP_CAL+0x154>)
 8001b04:	f003 f913 	bl	8004d2e <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer2,2,2);
 8001b08:	4639      	mov	r1, r7
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	4824      	ldr	r0, [pc, #144]	; (8001ba0 <DAC_TEMP_CAL+0x158>)
 8001b10:	f006 fb5c 	bl	80081cc <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2110      	movs	r1, #16
 8001b18:	4820      	ldr	r0, [pc, #128]	; (8001b9c <DAC_TEMP_CAL+0x154>)
 8001b1a:	f003 f908 	bl	8004d2e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2110      	movs	r1, #16
 8001b22:	481e      	ldr	r0, [pc, #120]	; (8001b9c <DAC_TEMP_CAL+0x154>)
 8001b24:	f003 f903 	bl	8004d2e <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1,(uint8_t *)spi_receive, 2, 2);
 8001b28:	1d39      	adds	r1, r7, #4
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	481c      	ldr	r0, [pc, #112]	; (8001ba0 <DAC_TEMP_CAL+0x158>)
 8001b30:	f006 fc88 	bl	8008444 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	2110      	movs	r1, #16
 8001b38:	4818      	ldr	r0, [pc, #96]	; (8001b9c <DAC_TEMP_CAL+0x154>)
 8001b3a:	f003 f8f8 	bl	8004d2e <HAL_GPIO_WritePin>
		ALM=(spi_receive[1] & 0x1000) >> 12;
 8001b3e:	88fb      	ldrh	r3, [r7, #6]
 8001b40:	131b      	asrs	r3, r3, #12
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	86fb      	strh	r3, [r7, #54]	; 0x36
		if(ALM!=1)HAL_Delay(1000);
 8001b4a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d003      	beq.n	8001b58 <DAC_TEMP_CAL+0x110>
 8001b50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b54:	f002 fa86 	bl	8004064 <HAL_Delay>
	}while(ALM!=1);
 8001b58:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d1cf      	bne.n	8001afe <DAC_TEMP_CAL+0xb6>

	HAL_Delay(10);
 8001b5e:	200a      	movs	r0, #10
 8001b60:	f002 fa80 	bl	8004064 <HAL_Delay>
	CDC_Transmit_FS(OK, strlen((const char *)OK));
 8001b64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fb13 	bl	8000194 <strlen>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f00b ff2f 	bl	800d9dc <CDC_Transmit_FS>
	HAL_Delay(10);
 8001b7e:	200a      	movs	r0, #10
 8001b80:	f002 fa70 	bl	8004064 <HAL_Delay>

	//DDS_Init();
	//CPLD_control(CPLD_WORD); // Back LDAC signal state
}
 8001b84:	bf00      	nop
 8001b86:	3738      	adds	r7, #56	; 0x38
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8c:	08012660 	.word	0x08012660
 8001b90:	08012668 	.word	0x08012668
 8001b94:	20000b5c 	.word	0x20000b5c
 8001b98:	04000100 	.word	0x04000100
 8001b9c:	40020000 	.word	0x40020000
 8001ba0:	20000bbc 	.word	0x20000bbc

08001ba4 <DDS_Calculation>:

void DDS_Calculation(void)
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
	float hw_limit=1000; // 1(256)kHz hardware optimized limit
 8001baa:	4b53      	ldr	r3, [pc, #332]	; (8001cf8 <DDS_Calculation+0x154>)
 8001bac:	60fb      	str	r3, [r7, #12]
	float dac_counts=1048576;
 8001bae:	f04f 4393 	mov.w	r3, #1233125376	; 0x49800000
 8001bb2:	60bb      	str	r3, [r7, #8]
	float corr_coeff;
	float dac_tmp=DAC_code;
 8001bb4:	4b51      	ldr	r3, [pc, #324]	; (8001cfc <DDS_Calculation+0x158>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff f8ad 	bl	8000d18 <__aeabi_ui2f>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	607b      	str	r3, [r7, #4]

	corr_coeff=corr_coeff_1*dac_tmp*dac_tmp;
 8001bc2:	4b4f      	ldr	r3, [pc, #316]	; (8001d00 <DDS_Calculation+0x15c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff f8fd 	bl	8000dc8 <__aeabi_fmul>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff f8f8 	bl	8000dc8 <__aeabi_fmul>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	603b      	str	r3, [r7, #0]
	corr_coeff+=corr_coeff_2*dac_tmp;
 8001bdc:	4b49      	ldr	r3, [pc, #292]	; (8001d04 <DDS_Calculation+0x160>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6879      	ldr	r1, [r7, #4]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff f8f0 	bl	8000dc8 <__aeabi_fmul>
 8001be8:	4603      	mov	r3, r0
 8001bea:	4619      	mov	r1, r3
 8001bec:	6838      	ldr	r0, [r7, #0]
 8001bee:	f7fe ffe3 	bl	8000bb8 <__addsf3>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	603b      	str	r3, [r7, #0]
	corr_coeff+=corr_coeff_3;
 8001bf6:	4b44      	ldr	r3, [pc, #272]	; (8001d08 <DDS_Calculation+0x164>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	6838      	ldr	r0, [r7, #0]
 8001bfe:	f7fe ffdb 	bl	8000bb8 <__addsf3>
 8001c02:	4603      	mov	r3, r0
 8001c04:	603b      	str	r3, [r7, #0]

	DDS_target_frequecny=dac_counts/(DAC_fullrange_voltage/DAC_target_speed);
 8001c06:	4b41      	ldr	r3, [pc, #260]	; (8001d0c <DDS_Calculation+0x168>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a41      	ldr	r2, [pc, #260]	; (8001d10 <DDS_Calculation+0x16c>)
 8001c0c:	6812      	ldr	r2, [r2, #0]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff f98d 	bl	8000f30 <__aeabi_fdiv>
 8001c16:	4603      	mov	r3, r0
 8001c18:	4619      	mov	r1, r3
 8001c1a:	68b8      	ldr	r0, [r7, #8]
 8001c1c:	f7ff f988 	bl	8000f30 <__aeabi_fdiv>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461a      	mov	r2, r3
 8001c24:	4b3b      	ldr	r3, [pc, #236]	; (8001d14 <DDS_Calculation+0x170>)
 8001c26:	601a      	str	r2, [r3, #0]

	if(DDS_target_frequecny>hw_limit)
 8001c28:	4b3a      	ldr	r3, [pc, #232]	; (8001d14 <DDS_Calculation+0x170>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	68f8      	ldr	r0, [r7, #12]
 8001c30:	f7ff fa68 	bl	8001104 <__aeabi_fcmplt>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d02e      	beq.n	8001c98 <DDS_Calculation+0xf4>
	{
		DDS_target_multipiller=DDS_target_frequecny/hw_limit;
 8001c3a:	4b36      	ldr	r3, [pc, #216]	; (8001d14 <DDS_Calculation+0x170>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68f9      	ldr	r1, [r7, #12]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff f975 	bl	8000f30 <__aeabi_fdiv>
 8001c46:	4603      	mov	r3, r0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff fa83 	bl	8001154 <__aeabi_f2uiz>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	4a31      	ldr	r2, [pc, #196]	; (8001d18 <DDS_Calculation+0x174>)
 8001c52:	6013      	str	r3, [r2, #0]
		DDS_target_frequecny=dac_counts/(DAC_fullrange_voltage/DAC_target_speed);
 8001c54:	4b2d      	ldr	r3, [pc, #180]	; (8001d0c <DDS_Calculation+0x168>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a2d      	ldr	r2, [pc, #180]	; (8001d10 <DDS_Calculation+0x16c>)
 8001c5a:	6812      	ldr	r2, [r2, #0]
 8001c5c:	4611      	mov	r1, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff f966 	bl	8000f30 <__aeabi_fdiv>
 8001c64:	4603      	mov	r3, r0
 8001c66:	4619      	mov	r1, r3
 8001c68:	68b8      	ldr	r0, [r7, #8]
 8001c6a:	f7ff f961 	bl	8000f30 <__aeabi_fdiv>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b28      	ldr	r3, [pc, #160]	; (8001d14 <DDS_Calculation+0x170>)
 8001c74:	601a      	str	r2, [r3, #0]
		DDS_target_frequecny/=(float)DDS_target_multipiller;
 8001c76:	4b27      	ldr	r3, [pc, #156]	; (8001d14 <DDS_Calculation+0x170>)
 8001c78:	681c      	ldr	r4, [r3, #0]
 8001c7a:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <DDS_Calculation+0x174>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff f84a 	bl	8000d18 <__aeabi_ui2f>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4619      	mov	r1, r3
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f7ff f951 	bl	8000f30 <__aeabi_fdiv>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b20      	ldr	r3, [pc, #128]	; (8001d14 <DDS_Calculation+0x170>)
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	e002      	b.n	8001c9e <DDS_Calculation+0xfa>
	} else DDS_target_multipiller = 1;
 8001c98:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <DDS_Calculation+0x174>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]

	DDS_FTW=(((DDS_target_frequecny/corr_coeff)*((1<<CPLD_WORD)+1))/DDS_clock_frequecny)*(float)0xFFFFFFFF;
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	; (8001d14 <DDS_Calculation+0x170>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6839      	ldr	r1, [r7, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff f943 	bl	8000f30 <__aeabi_fdiv>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461c      	mov	r4, r3
 8001cae:	4b1b      	ldr	r3, [pc, #108]	; (8001d1c <DDS_Calculation+0x178>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	4093      	lsls	r3, r2
 8001cb8:	3301      	adds	r3, #1
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff f830 	bl	8000d20 <__aeabi_i2f>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	f7ff f87f 	bl	8000dc8 <__aeabi_fmul>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <DDS_Calculation+0x17c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	f7ff f92b 	bl	8000f30 <__aeabi_fdiv>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff f871 	bl	8000dc8 <__aeabi_fmul>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <DDS_Calculation+0x180>)
 8001cec:	601a      	str	r2, [r3, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd90      	pop	{r4, r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	447a0000 	.word	0x447a0000
 8001cfc:	20000b74 	.word	0x20000b74
 8001d00:	20000b48 	.word	0x20000b48
 8001d04:	20000b4c 	.word	0x20000b4c
 8001d08:	20000b50 	.word	0x20000b50
 8001d0c:	20000b3c 	.word	0x20000b3c
 8001d10:	20000b70 	.word	0x20000b70
 8001d14:	20000b6c 	.word	0x20000b6c
 8001d18:	20000684 	.word	0x20000684
 8001d1c:	20000680 	.word	0x20000680
 8001d20:	2000067c 	.word	0x2000067c
 8001d24:	20000b68 	.word	0x20000b68

08001d28 <DDS_Init>:

//==============================================================================================
void DDS_Init(void)
{
 8001d28:	b590      	push	{r4, r7, lr}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
	uint16_t DDS_tx_buffer[1];
	DDS_Calculation();
 8001d2e:	f7ff ff39 	bl	8001ba4 <DDS_Calculation>

	HAL_Delay(100);
 8001d32:	2064      	movs	r0, #100	; 0x64
 8001d34:	f002 f996 	bl	8004064 <HAL_Delay>

	//CONTROL REGISTER WRITE SLEEP =1 ,	RESET = 1,	CLR = 1
	DDS_tx_buffer[0]=0xC000; // Control DDS (D15=1, D14=1)
 8001d38:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d3c:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=0x7 << 11; //  SLEEP = 1 , RESET = 1,	CLR = 1
 8001d3e:	88bb      	ldrh	r3, [r7, #4]
 8001d40:	f503 5360 	add.w	r3, r3, #14336	; 0x3800
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d4e:	4861      	ldr	r0, [pc, #388]	; (8001ed4 <DDS_Init+0x1ac>)
 8001d50:	f002 ffed 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001d54:	1d39      	adds	r1, r7, #4
 8001d56:	2305      	movs	r3, #5
 8001d58:	2201      	movs	r2, #1
 8001d5a:	485f      	ldr	r0, [pc, #380]	; (8001ed8 <DDS_Init+0x1b0>)
 8001d5c:	f006 fa36 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001d60:	2201      	movs	r2, #1
 8001d62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d66:	485b      	ldr	r0, [pc, #364]	; (8001ed4 <DDS_Init+0x1ac>)
 8001d68:	f002 ffe1 	bl	8004d2e <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001d6c:	2064      	movs	r0, #100	; 0x64
 8001d6e:	f002 f979 	bl	8004064 <HAL_Delay>
	//DO NOT !!! SET SYNC AND/OR SELSRC TO 1

	//WRITE INITIAL DATA

	// Write to Frequency 0 Reg, H MSB
	DDS_tx_buffer[0]=0x3300;
 8001d72:	f44f 534c 	mov.w	r3, #13056	; 0x3300
 8001d76:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 24) & 0xFF;
 8001d78:	88bc      	ldrh	r4, [r7, #4]
 8001d7a:	4b58      	ldr	r3, [pc, #352]	; (8001edc <DDS_Init+0x1b4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f9e8 	bl	8001154 <__aeabi_f2uiz>
 8001d84:	4603      	mov	r3, r0
 8001d86:	0e1b      	lsrs	r3, r3, #24
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	4423      	add	r3, r4
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d96:	484f      	ldr	r0, [pc, #316]	; (8001ed4 <DDS_Init+0x1ac>)
 8001d98:	f002 ffc9 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001d9c:	1d39      	adds	r1, r7, #4
 8001d9e:	2305      	movs	r3, #5
 8001da0:	2201      	movs	r2, #1
 8001da2:	484d      	ldr	r0, [pc, #308]	; (8001ed8 <DDS_Init+0x1b0>)
 8001da4:	f006 fa12 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001da8:	2201      	movs	r2, #1
 8001daa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dae:	4849      	ldr	r0, [pc, #292]	; (8001ed4 <DDS_Init+0x1ac>)
 8001db0:	f002 ffbd 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001db4:	2032      	movs	r0, #50	; 0x32
 8001db6:	f002 f955 	bl	8004064 <HAL_Delay>

	// Write to Frequency 0 Reg, L MSBs
	DDS_tx_buffer[0]=0x2200;
 8001dba:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001dbe:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 16) & 0xFF;
 8001dc0:	88bc      	ldrh	r4, [r7, #4]
 8001dc2:	4b46      	ldr	r3, [pc, #280]	; (8001edc <DDS_Init+0x1b4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff f9c4 	bl	8001154 <__aeabi_f2uiz>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	0c1b      	lsrs	r3, r3, #16
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	4423      	add	r3, r4
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001de2:	483c      	ldr	r0, [pc, #240]	; (8001ed4 <DDS_Init+0x1ac>)
 8001de4:	f002 ffa3 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001de8:	1d39      	adds	r1, r7, #4
 8001dea:	2305      	movs	r3, #5
 8001dec:	2201      	movs	r2, #1
 8001dee:	483a      	ldr	r0, [pc, #232]	; (8001ed8 <DDS_Init+0x1b0>)
 8001df0:	f006 f9ec 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001df4:	2201      	movs	r2, #1
 8001df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dfa:	4836      	ldr	r0, [pc, #216]	; (8001ed4 <DDS_Init+0x1ac>)
 8001dfc:	f002 ff97 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001e00:	2032      	movs	r0, #50	; 0x32
 8001e02:	f002 f92f 	bl	8004064 <HAL_Delay>

	// Write to Frequency 0 Reg, H LSBs
	DDS_tx_buffer[0]=0x3100;
 8001e06:	f44f 5344 	mov.w	r3, #12544	; 0x3100
 8001e0a:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 8) & 0xFF;
 8001e0c:	88bc      	ldrh	r4, [r7, #4]
 8001e0e:	4b33      	ldr	r3, [pc, #204]	; (8001edc <DDS_Init+0x1b4>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff f99e 	bl	8001154 <__aeabi_f2uiz>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	0a1b      	lsrs	r3, r3, #8
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	4423      	add	r3, r4
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e2e:	4829      	ldr	r0, [pc, #164]	; (8001ed4 <DDS_Init+0x1ac>)
 8001e30:	f002 ff7d 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e34:	1d39      	adds	r1, r7, #4
 8001e36:	2305      	movs	r3, #5
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4827      	ldr	r0, [pc, #156]	; (8001ed8 <DDS_Init+0x1b0>)
 8001e3c:	f006 f9c6 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e40:	2201      	movs	r2, #1
 8001e42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e46:	4823      	ldr	r0, [pc, #140]	; (8001ed4 <DDS_Init+0x1ac>)
 8001e48:	f002 ff71 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001e4c:	2032      	movs	r0, #50	; 0x32
 8001e4e:	f002 f909 	bl	8004064 <HAL_Delay>

	// Write to Frequency 0 Reg, L LSBs
	DDS_tx_buffer[0]=0x2000;
 8001e52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e56:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW & 0xFF);
 8001e58:	88bc      	ldrh	r4, [r7, #4]
 8001e5a:	4b20      	ldr	r3, [pc, #128]	; (8001edc <DDS_Init+0x1b4>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff f978 	bl	8001154 <__aeabi_f2uiz>
 8001e64:	4603      	mov	r3, r0
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	4423      	add	r3, r4
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001e72:	2200      	movs	r2, #0
 8001e74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e78:	4816      	ldr	r0, [pc, #88]	; (8001ed4 <DDS_Init+0x1ac>)
 8001e7a:	f002 ff58 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e7e:	1d39      	adds	r1, r7, #4
 8001e80:	2305      	movs	r3, #5
 8001e82:	2201      	movs	r2, #1
 8001e84:	4814      	ldr	r0, [pc, #80]	; (8001ed8 <DDS_Init+0x1b0>)
 8001e86:	f006 f9a1 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e90:	4810      	ldr	r0, [pc, #64]	; (8001ed4 <DDS_Init+0x1ac>)
 8001e92:	f002 ff4c 	bl	8004d2e <HAL_GPIO_WritePin>


	HAL_Delay(100);
 8001e96:	2064      	movs	r0, #100	; 0x64
 8001e98:	f002 f8e4 	bl	8004064 <HAL_Delay>

	// CONTROL REGISTER WRITE, 	SLEEP = 0,	RESET = 0, CLR = 0

	// Control DDS (D15=1, D14=1)
	DDS_tx_buffer[0]=0xC000; // Exit DAC from Sleep+Reset mode
 8001e9c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001ea0:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ea8:	480a      	ldr	r0, [pc, #40]	; (8001ed4 <DDS_Init+0x1ac>)
 8001eaa:	f002 ff40 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001eae:	1d39      	adds	r1, r7, #4
 8001eb0:	2305      	movs	r3, #5
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4808      	ldr	r0, [pc, #32]	; (8001ed8 <DDS_Init+0x1b0>)
 8001eb6:	f006 f989 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ec0:	4804      	ldr	r0, [pc, #16]	; (8001ed4 <DDS_Init+0x1ac>)
 8001ec2:	f002 ff34 	bl	8004d2e <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001ec6:	2064      	movs	r0, #100	; 0x64
 8001ec8:	f002 f8cc 	bl	8004064 <HAL_Delay>

}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd90      	pop	{r4, r7, pc}
 8001ed4:	40020400 	.word	0x40020400
 8001ed8:	20000c14 	.word	0x20000c14
 8001edc:	20000b68 	.word	0x20000b68

08001ee0 <DDS_Update>:

//==============================================================================================
void DDS_Update(void)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
	uint16_t DDS_tx_buffer[1];

	DDS_Calculation();
 8001ee6:	f7ff fe5d 	bl	8001ba4 <DDS_Calculation>

	// Write to Frequency 0 Reg, H MSB
	DDS_tx_buffer[0]=0x3300;
 8001eea:	f44f 534c 	mov.w	r3, #13056	; 0x3300
 8001eee:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 24) & 0xFF;
 8001ef0:	88bc      	ldrh	r4, [r7, #4]
 8001ef2:	4b44      	ldr	r3, [pc, #272]	; (8002004 <DDS_Update+0x124>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff f92c 	bl	8001154 <__aeabi_f2uiz>
 8001efc:	4603      	mov	r3, r0
 8001efe:	0e1b      	lsrs	r3, r3, #24
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	4423      	add	r3, r4
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f0e:	483e      	ldr	r0, [pc, #248]	; (8002008 <DDS_Update+0x128>)
 8001f10:	f002 ff0d 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001f14:	1d39      	adds	r1, r7, #4
 8001f16:	2305      	movs	r3, #5
 8001f18:	2201      	movs	r2, #1
 8001f1a:	483c      	ldr	r0, [pc, #240]	; (800200c <DDS_Update+0x12c>)
 8001f1c:	f006 f956 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001f20:	2201      	movs	r2, #1
 8001f22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f26:	4838      	ldr	r0, [pc, #224]	; (8002008 <DDS_Update+0x128>)
 8001f28:	f002 ff01 	bl	8004d2e <HAL_GPIO_WritePin>
//	HAL_Delay(1);

	// Write to Frequency 0 Reg, L MSBs
	DDS_tx_buffer[0]=0x2200;
 8001f2c:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001f30:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 16) & 0xFF;
 8001f32:	88bc      	ldrh	r4, [r7, #4]
 8001f34:	4b33      	ldr	r3, [pc, #204]	; (8002004 <DDS_Update+0x124>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff f90b 	bl	8001154 <__aeabi_f2uiz>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	0c1b      	lsrs	r3, r3, #16
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	4423      	add	r3, r4
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f54:	482c      	ldr	r0, [pc, #176]	; (8002008 <DDS_Update+0x128>)
 8001f56:	f002 feea 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001f5a:	1d39      	adds	r1, r7, #4
 8001f5c:	2305      	movs	r3, #5
 8001f5e:	2201      	movs	r2, #1
 8001f60:	482a      	ldr	r0, [pc, #168]	; (800200c <DDS_Update+0x12c>)
 8001f62:	f006 f933 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001f66:	2201      	movs	r2, #1
 8001f68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f6c:	4826      	ldr	r0, [pc, #152]	; (8002008 <DDS_Update+0x128>)
 8001f6e:	f002 fede 	bl	8004d2e <HAL_GPIO_WritePin>
//	HAL_Delay(1);

	// Write to Frequency 0 Reg, H LSBs
	DDS_tx_buffer[0]=0x3100;
 8001f72:	f44f 5344 	mov.w	r3, #12544	; 0x3100
 8001f76:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 8) & 0xFF;
 8001f78:	88bc      	ldrh	r4, [r7, #4]
 8001f7a:	4b22      	ldr	r3, [pc, #136]	; (8002004 <DDS_Update+0x124>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff f8e8 	bl	8001154 <__aeabi_f2uiz>
 8001f84:	4603      	mov	r3, r0
 8001f86:	0a1b      	lsrs	r3, r3, #8
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	4423      	add	r3, r4
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f94:	2200      	movs	r2, #0
 8001f96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f9a:	481b      	ldr	r0, [pc, #108]	; (8002008 <DDS_Update+0x128>)
 8001f9c:	f002 fec7 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001fa0:	1d39      	adds	r1, r7, #4
 8001fa2:	2305      	movs	r3, #5
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4819      	ldr	r0, [pc, #100]	; (800200c <DDS_Update+0x12c>)
 8001fa8:	f006 f910 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001fac:	2201      	movs	r2, #1
 8001fae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb2:	4815      	ldr	r0, [pc, #84]	; (8002008 <DDS_Update+0x128>)
 8001fb4:	f002 febb 	bl	8004d2e <HAL_GPIO_WritePin>
//	HAL_Delay(1);

	// Write to Frequency 0 Reg, L LSBs
	DDS_tx_buffer[0]=0x2000;
 8001fb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fbc:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW & 0xFF);
 8001fbe:	88bc      	ldrh	r4, [r7, #4]
 8001fc0:	4b10      	ldr	r3, [pc, #64]	; (8002004 <DDS_Update+0x124>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff f8c5 	bl	8001154 <__aeabi_f2uiz>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	4423      	add	r3, r4
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fde:	480a      	ldr	r0, [pc, #40]	; (8002008 <DDS_Update+0x128>)
 8001fe0:	f002 fea5 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001fe4:	1d39      	adds	r1, r7, #4
 8001fe6:	2305      	movs	r3, #5
 8001fe8:	2201      	movs	r2, #1
 8001fea:	4808      	ldr	r0, [pc, #32]	; (800200c <DDS_Update+0x12c>)
 8001fec:	f006 f8ee 	bl	80081cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ff6:	4804      	ldr	r0, [pc, #16]	; (8002008 <DDS_Update+0x128>)
 8001ff8:	f002 fe99 	bl	8004d2e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
	HAL_Delay(1);
*/
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bd90      	pop	{r4, r7, pc}
 8002004:	20000b68 	.word	0x20000b68
 8002008:	40020400 	.word	0x40020400
 800200c:	20000c14 	.word	0x20000c14

08002010 <LcdSend>:
unsigned char LcdCache[LCD_CACHSIZE];   // 
unsigned int LcdCacheIdx = 0;   //    


void LcdSend(uint8_t data, uint8_t cmd) //Sends data to display controller
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	460a      	mov	r2, r1
 800201a:	71fb      	strb	r3, [r7, #7]
 800201c:	4613      	mov	r3, r2
 800201e:	71bb      	strb	r3, [r7, #6]
  uint8_t sdata = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	73fb      	strb	r3, [r7, #15]

  lcd44780_RW_0;
 8002024:	2200      	movs	r2, #0
 8002026:	2102      	movs	r1, #2
 8002028:	4811      	ldr	r0, [pc, #68]	; (8002070 <LcdSend+0x60>)
 800202a:	f002 fe80 	bl	8004d2e <HAL_GPIO_WritePin>

  sdata = data;
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	73fb      	strb	r3, [r7, #15]
  if(cmd == lcd_CMD)
 8002032:	79bb      	ldrb	r3, [r7, #6]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d105      	bne.n	8002044 <LcdSend+0x34>
  {
	  lcd44780_RS_0;
 8002038:	2201      	movs	r2, #1
 800203a:	2101      	movs	r1, #1
 800203c:	480c      	ldr	r0, [pc, #48]	; (8002070 <LcdSend+0x60>)
 800203e:	f002 fe76 	bl	8004d2e <HAL_GPIO_WritePin>
 8002042:	e004      	b.n	800204e <LcdSend+0x3e>
  }                             // 
  else
  {
	  lcd44780_RS_1;
 8002044:	2200      	movs	r2, #0
 8002046:	2101      	movs	r1, #1
 8002048:	4809      	ldr	r0, [pc, #36]	; (8002070 <LcdSend+0x60>)
 800204a:	f002 fe70 	bl	8004d2e <HAL_GPIO_WritePin>
  }                             // 
  send_data(sdata);
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	4618      	mov	r0, r3
 8002052:	f000 f961 	bl	8002318 <send_data>

  if(cmd == lcd_CMD)while(check_busy_flag());
 8002056:	79bb      	ldrb	r3, [r7, #6]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d105      	bne.n	8002068 <LcdSend+0x58>
 800205c:	bf00      	nop
 800205e:	f000 f971 	bl	8002344 <check_busy_flag>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1fa      	bne.n	800205e <LcdSend+0x4e>
}
 8002068:	bf00      	nop
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40020400 	.word	0x40020400

08002074 <LcdUpdate>:

void LcdUpdate(void)            //Copies the LCD cache into the device RAM
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
  int i = 0, j = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	607b      	str	r3, [r7, #4]
 800207e:	2300      	movs	r3, #0
 8002080:	603b      	str	r3, [r7, #0]

  LcdSend(HD44780_SET_CGRAM_ADD, lcd_CMD);//    
 8002082:	2101      	movs	r1, #1
 8002084:	2040      	movs	r0, #64	; 0x40
 8002086:	f7ff ffc3 	bl	8002010 <LcdSend>
  LcdSend(HD44780_SET_DDRAM_ADD, lcd_CMD);
 800208a:	2101      	movs	r1, #1
 800208c:	2080      	movs	r0, #128	; 0x80
 800208e:	f7ff ffbf 	bl	8002010 <LcdSend>

  for (i = 0; i < (LCD_Y_RES >> 3); i++)        //   (   8)
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	e017      	b.n	80020c8 <LcdUpdate+0x54>
    for (j = 0; j < LCD_X_RES; j++)        //    8 
 8002098:	2300      	movs	r3, #0
 800209a:	603b      	str	r3, [r7, #0]
 800209c:	e00e      	b.n	80020bc <LcdUpdate+0x48>
    {
      LcdSend(LcdCache[((i * LCD_X_RES) + j)], lcd_DATA);       //    ,       .
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2264      	movs	r2, #100	; 0x64
 80020a2:	fb03 f202 	mul.w	r2, r3, r2
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	4413      	add	r3, r2
 80020aa:	4a0b      	ldr	r2, [pc, #44]	; (80020d8 <LcdUpdate+0x64>)
 80020ac:	5cd3      	ldrb	r3, [r2, r3]
 80020ae:	2102      	movs	r1, #2
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ffad 	bl	8002010 <LcdSend>
    for (j = 0; j < LCD_X_RES; j++)        //    8 
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	3301      	adds	r3, #1
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	2b63      	cmp	r3, #99	; 0x63
 80020c0:	dded      	ble.n	800209e <LcdUpdate+0x2a>
  for (i = 0; i < (LCD_Y_RES >> 3); i++)        //   (   8)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3301      	adds	r3, #1
 80020c6:	607b      	str	r3, [r7, #4]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	dde4      	ble.n	8002098 <LcdUpdate+0x24>
    }

}
 80020ce:	bf00      	nop
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20000a18 	.word	0x20000a18

080020dc <LcdGotoXYFont>:
  }
}


void LcdGotoXYFont(unsigned char x, unsigned char y)    //Sets cursor location to xy location. Range: 1,1 .. 14,6
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	460a      	mov	r2, r1
 80020e6:	71fb      	strb	r3, [r7, #7]
 80020e8:	4613      	mov	r3, r2
 80020ea:	71bb      	strb	r3, [r7, #6]
  LcdCacheIdx = ((int) (y) - 1) * Cntr_X_RES + ((int) (x) - 1) * Cntr_Y_RES;
 80020ec:	79bb      	ldrb	r3, [r7, #6]
 80020ee:	3b01      	subs	r3, #1
 80020f0:	2264      	movs	r2, #100	; 0x64
 80020f2:	fb03 f202 	mul.w	r2, r3, r2
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	3b01      	subs	r3, #1
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	4413      	add	r3, r2
 80020fe:	461a      	mov	r2, r3
 8002100:	4b03      	ldr	r3, [pc, #12]	; (8002110 <LcdGotoXYFont+0x34>)
 8002102:	601a      	str	r2, [r3, #0]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000ae0 	.word	0x20000ae0

08002114 <clean_lcd_buf>:

void clean_lcd_buf(void)        //  
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	71fb      	strb	r3, [r7, #7]

  for (i = 0; i < 20; i++)
 800211e:	2300      	movs	r3, #0
 8002120:	71fb      	strb	r3, [r7, #7]
 8002122:	e006      	b.n	8002132 <clean_lcd_buf+0x1e>
    lcd_buf[i] = 0;
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	4a07      	ldr	r2, [pc, #28]	; (8002144 <clean_lcd_buf+0x30>)
 8002128:	2100      	movs	r1, #0
 800212a:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 20; i++)
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	3301      	adds	r3, #1
 8002130:	71fb      	strb	r3, [r7, #7]
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	2b13      	cmp	r3, #19
 8002136:	d9f5      	bls.n	8002124 <clean_lcd_buf+0x10>
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	20000a04 	.word	0x20000a04

08002148 <LcdChr>:

void LcdChr(int ch)             //Displays a character at current cursor location and increment cursor location
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  char i = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	73fb      	strb	r3, [r7, #15]
  if(ch > 0x7f)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b7f      	cmp	r3, #127	; 0x7f
 8002158:	dd1a      	ble.n	8002190 <LcdChr+0x48>
  {
    for (i = 0; i < 5; i++)
 800215a:	2300      	movs	r3, #0
 800215c:	73fb      	strb	r3, [r7, #15]
 800215e:	e013      	b.n	8002188 <LcdChr+0x40>
      LcdCache[LcdCacheIdx++] = lcd_font_table_rus[(ch * 5 + (i) - 0x3C0)];     // -       - 5 
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	441a      	add	r2, r3
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	4413      	add	r3, r2
 800216c:	f5a3 7270 	sub.w	r2, r3, #960	; 0x3c0
 8002170:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <LcdChr+0x98>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	1c59      	adds	r1, r3, #1
 8002176:	481a      	ldr	r0, [pc, #104]	; (80021e0 <LcdChr+0x98>)
 8002178:	6001      	str	r1, [r0, #0]
 800217a:	491a      	ldr	r1, [pc, #104]	; (80021e4 <LcdChr+0x9c>)
 800217c:	5c89      	ldrb	r1, [r1, r2]
 800217e:	4a1a      	ldr	r2, [pc, #104]	; (80021e8 <LcdChr+0xa0>)
 8002180:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 5; i++)
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	3301      	adds	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	2b04      	cmp	r3, #4
 800218c:	d9e8      	bls.n	8002160 <LcdChr+0x18>
 800218e:	e019      	b.n	80021c4 <LcdChr+0x7c>
  } else
  {
    for (i = 0; i < 5; i++)
 8002190:	2300      	movs	r3, #0
 8002192:	73fb      	strb	r3, [r7, #15]
 8002194:	e013      	b.n	80021be <LcdChr+0x76>
      LcdCache[LcdCacheIdx++] = lcd_font_table[(ch * 5 + (i) - 0xA0)];  // -       - 5 
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	441a      	add	r2, r3
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	4413      	add	r3, r2
 80021a2:	f1a3 02a0 	sub.w	r2, r3, #160	; 0xa0
 80021a6:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <LcdChr+0x98>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	1c59      	adds	r1, r3, #1
 80021ac:	480c      	ldr	r0, [pc, #48]	; (80021e0 <LcdChr+0x98>)
 80021ae:	6001      	str	r1, [r0, #0]
 80021b0:	490e      	ldr	r1, [pc, #56]	; (80021ec <LcdChr+0xa4>)
 80021b2:	5c89      	ldrb	r1, [r1, r2]
 80021b4:	4a0c      	ldr	r2, [pc, #48]	; (80021e8 <LcdChr+0xa0>)
 80021b6:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 5; i++)
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	3301      	adds	r3, #1
 80021bc:	73fb      	strb	r3, [r7, #15]
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d9e8      	bls.n	8002196 <LcdChr+0x4e>
  }
  LcdCache[LcdCacheIdx++] = 0x00;       //   
 80021c4:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <LcdChr+0x98>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	4905      	ldr	r1, [pc, #20]	; (80021e0 <LcdChr+0x98>)
 80021cc:	600a      	str	r2, [r1, #0]
 80021ce:	4a06      	ldr	r2, [pc, #24]	; (80021e8 <LcdChr+0xa0>)
 80021d0:	2100      	movs	r1, #0
 80021d2:	54d1      	strb	r1, [r2, r3]
}
 80021d4:	bf00      	nop
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000ae0 	.word	0x20000ae0
 80021e4:	200001e0 	.word	0x200001e0
 80021e8:	20000a18 	.word	0x20000a18
 80021ec:	20000000 	.word	0x20000000

080021f0 <LcdString>:
  }
  LcdCache[LcdCacheIdx++] = 0xFF;       //   
}

void LcdString(unsigned char x, unsigned char y)        //Displays a string at current cursor location
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	460a      	mov	r2, r1
 80021fa:	71fb      	strb	r3, [r7, #7]
 80021fc:	4613      	mov	r3, r2
 80021fe:	71bb      	strb	r3, [r7, #6]
  unsigned char i = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	73fb      	strb	r3, [r7, #15]

  if(x > 17 || y > 8)
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	2b11      	cmp	r3, #17
 8002208:	d81f      	bhi.n	800224a <LcdString+0x5a>
 800220a:	79bb      	ldrb	r3, [r7, #6]
 800220c:	2b08      	cmp	r3, #8
 800220e:	d81c      	bhi.n	800224a <LcdString+0x5a>
    return;
  LcdGotoXYFont(x, y);
 8002210:	79ba      	ldrb	r2, [r7, #6]
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	4611      	mov	r1, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff ff60 	bl	80020dc <LcdGotoXYFont>
  for (i = 0; i < 17; i++)
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	e00d      	b.n	800223e <LcdString+0x4e>
    if(lcd_buf[i])
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	4a0b      	ldr	r2, [pc, #44]	; (8002254 <LcdString+0x64>)
 8002226:	5cd3      	ldrb	r3, [r2, r3]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <LcdString+0x48>
      LcdChr(lcd_buf[i]);
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	4a09      	ldr	r2, [pc, #36]	; (8002254 <LcdString+0x64>)
 8002230:	5cd3      	ldrb	r3, [r2, r3]
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff88 	bl	8002148 <LcdChr>
  for (i = 0; i < 17; i++)
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	3301      	adds	r3, #1
 800223c:	73fb      	strb	r3, [r7, #15]
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	2b10      	cmp	r3, #16
 8002242:	d9ee      	bls.n	8002222 <LcdString+0x32>
  clean_lcd_buf();
 8002244:	f7ff ff66 	bl	8002114 <clean_lcd_buf>
 8002248:	e000      	b.n	800224c <LcdString+0x5c>
    return;
 800224a:	bf00      	nop
}
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000a04 	.word	0x20000a04

08002258 <pulse_e>:
//////////////////////////////////////////////////////////////////////////////////////



void pulse_e() //    
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
//    PIN_ON(PIN_E);
	//    delay_us(100);
	//    PIN_OFF(PIN_E);
	//    delay_us(39);

	HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_SET);//    PIN_ON(PIN_E);
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002262:	4805      	ldr	r0, [pc, #20]	; (8002278 <pulse_e+0x20>)
 8002264:	f002 fd63 	bl	8004d2e <HAL_GPIO_WritePin>
	//HAL_Delay(1);
    HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_E);
 8002268:	2200      	movs	r2, #0
 800226a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800226e:	4802      	ldr	r0, [pc, #8]	; (8002278 <pulse_e+0x20>)
 8002270:	f002 fd5d 	bl	8004d2e <HAL_GPIO_WritePin>
    //HAL_Delay(1);
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40020400 	.word	0x40020400

0800227c <send_nibble>:

void send_nibble(unsigned char data) // 
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
  //     
  if(data & 0x01)
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <send_nibble+0x20>
	HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB4);
 8002290:	2201      	movs	r2, #1
 8002292:	2104      	movs	r1, #4
 8002294:	481f      	ldr	r0, [pc, #124]	; (8002314 <send_nibble+0x98>)
 8002296:	f002 fd4a 	bl	8004d2e <HAL_GPIO_WritePin>
 800229a:	e004      	b.n	80022a6 <send_nibble+0x2a>
  else
    HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB4);
 800229c:	2200      	movs	r2, #0
 800229e:	2104      	movs	r1, #4
 80022a0:	481c      	ldr	r0, [pc, #112]	; (8002314 <send_nibble+0x98>)
 80022a2:	f002 fd44 	bl	8004d2e <HAL_GPIO_WritePin>

  if(data & 0x02)
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <send_nibble+0x40>
		HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB5);
 80022b0:	2201      	movs	r2, #1
 80022b2:	2108      	movs	r1, #8
 80022b4:	4817      	ldr	r0, [pc, #92]	; (8002314 <send_nibble+0x98>)
 80022b6:	f002 fd3a 	bl	8004d2e <HAL_GPIO_WritePin>
 80022ba:	e004      	b.n	80022c6 <send_nibble+0x4a>
	  else
	    HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB5);
 80022bc:	2200      	movs	r2, #0
 80022be:	2108      	movs	r1, #8
 80022c0:	4814      	ldr	r0, [pc, #80]	; (8002314 <send_nibble+0x98>)
 80022c2:	f002 fd34 	bl	8004d2e <HAL_GPIO_WritePin>

  if(data & 0x04)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f003 0304 	and.w	r3, r3, #4
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <send_nibble+0x60>
		HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB6);
 80022d0:	2201      	movs	r2, #1
 80022d2:	2110      	movs	r1, #16
 80022d4:	480f      	ldr	r0, [pc, #60]	; (8002314 <send_nibble+0x98>)
 80022d6:	f002 fd2a 	bl	8004d2e <HAL_GPIO_WritePin>
 80022da:	e004      	b.n	80022e6 <send_nibble+0x6a>
	  else
	    HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB6);
 80022dc:	2200      	movs	r2, #0
 80022de:	2110      	movs	r1, #16
 80022e0:	480c      	ldr	r0, [pc, #48]	; (8002314 <send_nibble+0x98>)
 80022e2:	f002 fd24 	bl	8004d2e <HAL_GPIO_WritePin>

  if(data & 0x08)
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	f003 0308 	and.w	r3, r3, #8
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d005      	beq.n	80022fc <send_nibble+0x80>
		HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB7);
 80022f0:	2201      	movs	r2, #1
 80022f2:	2120      	movs	r1, #32
 80022f4:	4807      	ldr	r0, [pc, #28]	; (8002314 <send_nibble+0x98>)
 80022f6:	f002 fd1a 	bl	8004d2e <HAL_GPIO_WritePin>
 80022fa:	e004      	b.n	8002306 <send_nibble+0x8a>
	  else
	    HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB7);
 80022fc:	2200      	movs	r2, #0
 80022fe:	2120      	movs	r1, #32
 8002300:	4804      	ldr	r0, [pc, #16]	; (8002314 <send_nibble+0x98>)
 8002302:	f002 fd14 	bl	8004d2e <HAL_GPIO_WritePin>

  pulse_e(); //   
 8002306:	f7ff ffa7 	bl	8002258 <pulse_e>
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40020400 	.word	0x40020400

08002318 <send_data>:

void send_data(unsigned char data) // 2  
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	71fb      	strb	r3, [r7, #7]
  //   :  
  // ,    
  send_nibble((data>>4) & 0x0F);
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	b2db      	uxtb	r3, r3
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff ffa7 	bl	800227c <send_nibble>
  send_nibble(data & 0x0F);
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	b2db      	uxtb	r3, r3
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff ffa0 	bl	800227c <send_nibble>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <check_busy_flag>:

int check_busy_flag(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234a:	463b      	mov	r3, r7
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
	GPIO_PinState status;

	lcd44780_RW_1; // Read
 8002358:	2201      	movs	r2, #1
 800235a:	2102      	movs	r1, #2
 800235c:	4822      	ldr	r0, [pc, #136]	; (80023e8 <check_busy_flag+0xa4>)
 800235e:	f002 fce6 	bl	8004d2e <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = Display_DB7_Pin;
 8002362:	2320      	movs	r3, #32
 8002364:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236e:	2302      	movs	r3, #2
 8002370:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002372:	463b      	mov	r3, r7
 8002374:	4619      	mov	r1, r3
 8002376:	481c      	ldr	r0, [pc, #112]	; (80023e8 <check_busy_flag+0xa4>)
 8002378:	f002 fb42 	bl	8004a00 <HAL_GPIO_Init>

	lcd44780_E_1;
 800237c:	2201      	movs	r2, #1
 800237e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002382:	4819      	ldr	r0, [pc, #100]	; (80023e8 <check_busy_flag+0xa4>)
 8002384:	f002 fcd3 	bl	8004d2e <HAL_GPIO_WritePin>
	status=HAL_GPIO_ReadPin(Display_DB7_GPIO_Port, Display_DB7_Pin);
 8002388:	2120      	movs	r1, #32
 800238a:	4817      	ldr	r0, [pc, #92]	; (80023e8 <check_busy_flag+0xa4>)
 800238c:	f002 fcb8 	bl	8004d00 <HAL_GPIO_ReadPin>
 8002390:	4603      	mov	r3, r0
 8002392:	75fb      	strb	r3, [r7, #23]
	lcd44780_E_0;
 8002394:	2200      	movs	r2, #0
 8002396:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800239a:	4813      	ldr	r0, [pc, #76]	; (80023e8 <check_busy_flag+0xa4>)
 800239c:	f002 fcc7 	bl	8004d2e <HAL_GPIO_WritePin>
	lcd44780_E_1;
 80023a0:	2201      	movs	r2, #1
 80023a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023a6:	4810      	ldr	r0, [pc, #64]	; (80023e8 <check_busy_flag+0xa4>)
 80023a8:	f002 fcc1 	bl	8004d2e <HAL_GPIO_WritePin>
	lcd44780_E_0;
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023b2:	480d      	ldr	r0, [pc, #52]	; (80023e8 <check_busy_flag+0xa4>)
 80023b4:	f002 fcbb 	bl	8004d2e <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = Display_DB7_Pin;
 80023b8:	2320      	movs	r3, #32
 80023ba:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80023bc:	2311      	movs	r3, #17
 80023be:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023c4:	2302      	movs	r3, #2
 80023c6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c8:	463b      	mov	r3, r7
 80023ca:	4619      	mov	r1, r3
 80023cc:	4806      	ldr	r0, [pc, #24]	; (80023e8 <check_busy_flag+0xa4>)
 80023ce:	f002 fb17 	bl	8004a00 <HAL_GPIO_Init>
	lcd44780_RW_0;
 80023d2:	2200      	movs	r2, #0
 80023d4:	2102      	movs	r1, #2
 80023d6:	4804      	ldr	r0, [pc, #16]	; (80023e8 <check_busy_flag+0xa4>)
 80023d8:	f002 fca9 	bl	8004d2e <HAL_GPIO_WritePin>
	return status;
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40020400 	.word	0x40020400

080023ec <init_LCD>:

void init_LCD() // 
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Display_Power_GPIO_Port, Display_Power_Pin, GPIO_PIN_RESET);
 80023f0:	2200      	movs	r2, #0
 80023f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023f6:	4847      	ldr	r0, [pc, #284]	; (8002514 <init_LCD+0x128>)
 80023f8:	f002 fc99 	bl	8004d2e <HAL_GPIO_WritePin>
  //  0
    HAL_GPIO_WritePin(Display_RS_GPIO_Port, Display_RS_Pin, GPIO_PIN_SET);//  PIN_OFF(PIN_RS); !!!
 80023fc:	2201      	movs	r2, #1
 80023fe:	2101      	movs	r1, #1
 8002400:	4844      	ldr	r0, [pc, #272]	; (8002514 <init_LCD+0x128>)
 8002402:	f002 fc94 	bl	8004d2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_E);
 8002406:	2200      	movs	r2, #0
 8002408:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800240c:	4841      	ldr	r0, [pc, #260]	; (8002514 <init_LCD+0x128>)
 800240e:	f002 fc8e 	bl	8004d2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB4);
 8002412:	2200      	movs	r2, #0
 8002414:	2104      	movs	r1, #4
 8002416:	483f      	ldr	r0, [pc, #252]	; (8002514 <init_LCD+0x128>)
 8002418:	f002 fc89 	bl	8004d2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB5);
 800241c:	2200      	movs	r2, #0
 800241e:	2108      	movs	r1, #8
 8002420:	483c      	ldr	r0, [pc, #240]	; (8002514 <init_LCD+0x128>)
 8002422:	f002 fc84 	bl	8004d2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB6);
 8002426:	2200      	movs	r2, #0
 8002428:	2110      	movs	r1, #16
 800242a:	483a      	ldr	r0, [pc, #232]	; (8002514 <init_LCD+0x128>)
 800242c:	f002 fc7f 	bl	8004d2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB7);
 8002430:	2200      	movs	r2, #0
 8002432:	2120      	movs	r1, #32
 8002434:	4837      	ldr	r0, [pc, #220]	; (8002514 <init_LCD+0x128>)
 8002436:	f002 fc7a 	bl	8004d2e <HAL_GPIO_WritePin>

	//  
    HAL_Delay(500);
 800243a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800243e:	f001 fe11 	bl	8004064 <HAL_Delay>
    lcd44780_RS_0;
 8002442:	2201      	movs	r2, #1
 8002444:	2101      	movs	r1, #1
 8002446:	4833      	ldr	r0, [pc, #204]	; (8002514 <init_LCD+0x128>)
 8002448:	f002 fc71 	bl	8004d2e <HAL_GPIO_WritePin>
    lcd44780_RW_0;
 800244c:	2200      	movs	r2, #0
 800244e:	2102      	movs	r1, #2
 8002450:	4830      	ldr	r0, [pc, #192]	; (8002514 <init_LCD+0x128>)
 8002452:	f002 fc6c 	bl	8004d2e <HAL_GPIO_WritePin>
	send_nibble(0x02);
 8002456:	2002      	movs	r0, #2
 8002458:	f7ff ff10 	bl	800227c <send_nibble>
	send_nibble(0x02);
 800245c:	2002      	movs	r0, #2
 800245e:	f7ff ff0d 	bl	800227c <send_nibble>
	send_nibble(0x08);// N=1 F=0
 8002462:	2008      	movs	r0, #8
 8002464:	f7ff ff0a 	bl	800227c <send_nibble>

	while(check_busy_flag());
 8002468:	bf00      	nop
 800246a:	f7ff ff6b 	bl	8002344 <check_busy_flag>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1fa      	bne.n	800246a <init_LCD+0x7e>

	send_nibble(0x00);
 8002474:	2000      	movs	r0, #0
 8002476:	f7ff ff01 	bl	800227c <send_nibble>
	send_nibble(0x0E);// D=1 C=1 B=0
 800247a:	200e      	movs	r0, #14
 800247c:	f7ff fefe 	bl	800227c <send_nibble>

	while(check_busy_flag());
 8002480:	bf00      	nop
 8002482:	f7ff ff5f 	bl	8002344 <check_busy_flag>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1fa      	bne.n	8002482 <init_LCD+0x96>
	send_nibble(0x00);
 800248c:	2000      	movs	r0, #0
 800248e:	f7ff fef5 	bl	800227c <send_nibble>
	send_nibble(0x01);
 8002492:	2001      	movs	r0, #1
 8002494:	f7ff fef2 	bl	800227c <send_nibble>

	while(check_busy_flag());
 8002498:	bf00      	nop
 800249a:	f7ff ff53 	bl	8002344 <check_busy_flag>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1fa      	bne.n	800249a <init_LCD+0xae>
	send_nibble(0x00);
 80024a4:	2000      	movs	r0, #0
 80024a6:	f7ff fee9 	bl	800227c <send_nibble>
	send_nibble(0x06); // I/D=1  S/H=0
 80024aa:	2006      	movs	r0, #6
 80024ac:	f7ff fee6 	bl	800227c <send_nibble>
//	send_nibble(0x04); // I/D=0  S/H=0

	while(check_busy_flag());
 80024b0:	bf00      	nop
 80024b2:	f7ff ff47 	bl	8002344 <check_busy_flag>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1fa      	bne.n	80024b2 <init_LCD+0xc6>

    lcd44780_RS_0;
 80024bc:	2201      	movs	r2, #1
 80024be:	2101      	movs	r1, #1
 80024c0:	4814      	ldr	r0, [pc, #80]	; (8002514 <init_LCD+0x128>)
 80024c2:	f002 fc34 	bl	8004d2e <HAL_GPIO_WritePin>
    lcd44780_RW_0;
 80024c6:	2200      	movs	r2, #0
 80024c8:	2102      	movs	r1, #2
 80024ca:	4812      	ldr	r0, [pc, #72]	; (8002514 <init_LCD+0x128>)
 80024cc:	f002 fc2f 	bl	8004d2e <HAL_GPIO_WritePin>
	send_nibble(0x02); // DL=0
 80024d0:	2002      	movs	r0, #2
 80024d2:	f7ff fed3 	bl	800227c <send_nibble>
	send_nibble(0x0A);// N=1 F=0 FT1=1 FT0=0
 80024d6:	200a      	movs	r0, #10
 80024d8:	f7ff fed0 	bl	800227c <send_nibble>
	while(check_busy_flag());
 80024dc:	bf00      	nop
 80024de:	f7ff ff31 	bl	8002344 <check_busy_flag>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1fa      	bne.n	80024de <init_LCD+0xf2>


    send_data(0x1F); //  
 80024e8:	201f      	movs	r0, #31
 80024ea:	f7ff ff15 	bl	8002318 <send_data>
    while(check_busy_flag());
 80024ee:	bf00      	nop
 80024f0:	f7ff ff28 	bl	8002344 <check_busy_flag>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1fa      	bne.n	80024f0 <init_LCD+0x104>

    send_data(0x01); //    (..  clear())
 80024fa:	2001      	movs	r0, #1
 80024fc:	f7ff ff0c 	bl	8002318 <send_data>
    while(check_busy_flag());
 8002500:	bf00      	nop
 8002502:	f7ff ff1f 	bl	8002344 <check_busy_flag>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1fa      	bne.n	8002502 <init_LCD+0x116>

}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40020400 	.word	0x40020400

08002518 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08a      	sub	sp, #40	; 0x28
 800251c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251e:	f107 0314 	add.w	r3, r7, #20
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	60da      	str	r2, [r3, #12]
 800252c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800252e:	4b7c      	ldr	r3, [pc, #496]	; (8002720 <MX_GPIO_Init+0x208>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4a7b      	ldr	r2, [pc, #492]	; (8002720 <MX_GPIO_Init+0x208>)
 8002534:	f043 0304 	orr.w	r3, r3, #4
 8002538:	61d3      	str	r3, [r2, #28]
 800253a:	4b79      	ldr	r3, [pc, #484]	; (8002720 <MX_GPIO_Init+0x208>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002546:	4b76      	ldr	r3, [pc, #472]	; (8002720 <MX_GPIO_Init+0x208>)
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	4a75      	ldr	r2, [pc, #468]	; (8002720 <MX_GPIO_Init+0x208>)
 800254c:	f043 0320 	orr.w	r3, r3, #32
 8002550:	61d3      	str	r3, [r2, #28]
 8002552:	4b73      	ldr	r3, [pc, #460]	; (8002720 <MX_GPIO_Init+0x208>)
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	f003 0320 	and.w	r3, r3, #32
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800255e:	4b70      	ldr	r3, [pc, #448]	; (8002720 <MX_GPIO_Init+0x208>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	4a6f      	ldr	r2, [pc, #444]	; (8002720 <MX_GPIO_Init+0x208>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	61d3      	str	r3, [r2, #28]
 800256a:	4b6d      	ldr	r3, [pc, #436]	; (8002720 <MX_GPIO_Init+0x208>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002576:	4b6a      	ldr	r3, [pc, #424]	; (8002720 <MX_GPIO_Init+0x208>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	4a69      	ldr	r2, [pc, #420]	; (8002720 <MX_GPIO_Init+0x208>)
 800257c:	f043 0302 	orr.w	r3, r3, #2
 8002580:	61d3      	str	r3, [r2, #28]
 8002582:	4b67      	ldr	r3, [pc, #412]	; (8002720 <MX_GPIO_Init+0x208>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	607b      	str	r3, [r7, #4]
 800258c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_RESET);
 800258e:	2200      	movs	r2, #0
 8002590:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002594:	4863      	ldr	r0, [pc, #396]	; (8002724 <MX_GPIO_Init+0x20c>)
 8002596:	f002 fbca 	bl	8004d2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, GPIO_PIN_SET);
 800259a:	2201      	movs	r2, #1
 800259c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025a0:	4860      	ldr	r0, [pc, #384]	; (8002724 <MX_GPIO_Init+0x20c>)
 80025a2:	f002 fbc4 	bl	8004d2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Control_bus_0_Pin|Control_bus_1_Pin|Control_bus_2_Pin|Control_bus_3_Pin
 80025a6:	2201      	movs	r2, #1
 80025a8:	f248 011f 	movw	r1, #32799	; 0x801f
 80025ac:	485e      	ldr	r0, [pc, #376]	; (8002728 <MX_GPIO_Init+0x210>)
 80025ae:	f002 fbbe 	bl	8004d2e <HAL_GPIO_WritePin>
                          |DAC_SYNC_Pin|DAC_CLR_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RS_Pin|Display_Power_Pin, GPIO_PIN_RESET);
 80025b2:	2200      	movs	r2, #0
 80025b4:	f640 0101 	movw	r1, #2049	; 0x801
 80025b8:	485c      	ldr	r0, [pc, #368]	; (800272c <MX_GPIO_Init+0x214>)
 80025ba:	f002 fbb8 	bl	8004d2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RW_Pin|Display_DB4_Pin|Display_EN_Pin|SPI2_NSS_Pin
 80025be:	2201      	movs	r2, #1
 80025c0:	f241 413e 	movw	r1, #5182	; 0x143e
 80025c4:	4859      	ldr	r0, [pc, #356]	; (800272c <MX_GPIO_Init+0x214>)
 80025c6:	f002 fbb2 	bl	8004d2e <HAL_GPIO_WritePin>
                          |Display_DB5_Pin|Display_DB6_Pin|Display_DB7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Start_button_Pin;
 80025ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025d0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80025d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025d6:	2301      	movs	r3, #1
 80025d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Start_button_GPIO_Port, &GPIO_InitStruct);
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	4619      	mov	r1, r3
 80025e0:	4850      	ldr	r0, [pc, #320]	; (8002724 <MX_GPIO_Init+0x20c>)
 80025e2:	f002 fa0d 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Count_EN_Pin;
 80025e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ec:	2301      	movs	r3, #1
 80025ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025f4:	2302      	movs	r3, #2
 80025f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Count_EN_GPIO_Port, &GPIO_InitStruct);
 80025f8:	f107 0314 	add.w	r3, r7, #20
 80025fc:	4619      	mov	r1, r3
 80025fe:	4849      	ldr	r0, [pc, #292]	; (8002724 <MX_GPIO_Init+0x20c>)
 8002600:	f002 f9fe 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Relay_cs_Pin;
 8002604:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260a:	2301      	movs	r3, #1
 800260c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002612:	2303      	movs	r3, #3
 8002614:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Relay_cs_GPIO_Port, &GPIO_InitStruct);
 8002616:	f107 0314 	add.w	r3, r7, #20
 800261a:	4619      	mov	r1, r3
 800261c:	4841      	ldr	r0, [pc, #260]	; (8002724 <MX_GPIO_Init+0x20c>)
 800261e:	f002 f9ef 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = Control_bus_0_Pin|Control_bus_1_Pin|Control_bus_2_Pin|Control_bus_3_Pin
 8002622:	f248 030f 	movw	r3, #32783	; 0x800f
 8002626:	617b      	str	r3, [r7, #20]
                          |DAC_CLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002628:	2301      	movs	r3, #1
 800262a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262c:	2300      	movs	r3, #0
 800262e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002630:	2303      	movs	r3, #3
 8002632:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002634:	f107 0314 	add.w	r3, r7, #20
 8002638:	4619      	mov	r1, r3
 800263a:	483b      	ldr	r0, [pc, #236]	; (8002728 <MX_GPIO_Init+0x210>)
 800263c:	f002 f9e0 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_SYNC_Pin;
 8002640:	2310      	movs	r3, #16
 8002642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002644:	2301      	movs	r3, #1
 8002646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002648:	2301      	movs	r3, #1
 800264a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264c:	2303      	movs	r3, #3
 800264e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002650:	f107 0314 	add.w	r3, r7, #20
 8002654:	4619      	mov	r1, r3
 8002656:	4834      	ldr	r0, [pc, #208]	; (8002728 <MX_GPIO_Init+0x210>)
 8002658:	f002 f9d2 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Display_RS_Pin;
 800265c:	2301      	movs	r3, #1
 800265e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002660:	2301      	movs	r3, #1
 8002662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002668:	2302      	movs	r3, #2
 800266a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Display_RS_GPIO_Port, &GPIO_InitStruct);
 800266c:	f107 0314 	add.w	r3, r7, #20
 8002670:	4619      	mov	r1, r3
 8002672:	482e      	ldr	r0, [pc, #184]	; (800272c <MX_GPIO_Init+0x214>)
 8002674:	f002 f9c4 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Display_RW_Pin|Display_DB4_Pin|Display_EN_Pin|Display_Power_Pin
 8002678:	f640 433e 	movw	r3, #3134	; 0xc3e
 800267c:	617b      	str	r3, [r7, #20]
                          |Display_DB5_Pin|Display_DB6_Pin|Display_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800267e:	2311      	movs	r3, #17
 8002680:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002686:	2302      	movs	r3, #2
 8002688:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268a:	f107 0314 	add.w	r3, r7, #20
 800268e:	4619      	mov	r1, r3
 8002690:	4826      	ldr	r0, [pc, #152]	; (800272c <MX_GPIO_Init+0x214>)
 8002692:	f002 f9b5 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 8002696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800269a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800269c:	2301      	movs	r3, #1
 800269e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a4:	2303      	movs	r3, #3
 80026a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 80026a8:	f107 0314 	add.w	r3, r7, #20
 80026ac:	4619      	mov	r1, r3
 80026ae:	481f      	ldr	r0, [pc, #124]	; (800272c <MX_GPIO_Init+0x214>)
 80026b0:	f002 f9a6 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encode_Push_Pin;
 80026b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80026be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026c0:	2301      	movs	r3, #1
 80026c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encode_Push_GPIO_Port, &GPIO_InitStruct);
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	4619      	mov	r1, r3
 80026ca:	4817      	ldr	r0, [pc, #92]	; (8002728 <MX_GPIO_Init+0x210>)
 80026cc:	f002 f998 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026d6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80026da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e0:	f107 0314 	add.w	r3, r7, #20
 80026e4:	4619      	mov	r1, r3
 80026e6:	4810      	ldr	r0, [pc, #64]	; (8002728 <MX_GPIO_Init+0x210>)
 80026e8:	f002 f98a 	bl	8004a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_ALARM_Pin;
 80026ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f2:	2300      	movs	r3, #0
 80026f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f6:	2301      	movs	r3, #1
 80026f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAC_ALARM_GPIO_Port, &GPIO_InitStruct);
 80026fa:	f107 0314 	add.w	r3, r7, #20
 80026fe:	4619      	mov	r1, r3
 8002700:	4809      	ldr	r0, [pc, #36]	; (8002728 <MX_GPIO_Init+0x210>)
 8002702:	f002 f97d 	bl	8004a00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2100      	movs	r1, #0
 800270a:	2028      	movs	r0, #40	; 0x28
 800270c:	f001 fda3 	bl	8004256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002710:	2028      	movs	r0, #40	; 0x28
 8002712:	f001 fdbc 	bl	800428e <HAL_NVIC_EnableIRQ>

}
 8002716:	bf00      	nop
 8002718:	3728      	adds	r7, #40	; 0x28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40023800 	.word	0x40023800
 8002724:	40020800 	.word	0x40020800
 8002728:	40020000 	.word	0x40020000
 800272c:	40020400 	.word	0x40020400

08002730 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002734:	4b12      	ldr	r3, [pc, #72]	; (8002780 <MX_I2C1_Init+0x50>)
 8002736:	4a13      	ldr	r2, [pc, #76]	; (8002784 <MX_I2C1_Init+0x54>)
 8002738:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800273a:	4b11      	ldr	r3, [pc, #68]	; (8002780 <MX_I2C1_Init+0x50>)
 800273c:	4a12      	ldr	r2, [pc, #72]	; (8002788 <MX_I2C1_Init+0x58>)
 800273e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002740:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <MX_I2C1_Init+0x50>)
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002746:	4b0e      	ldr	r3, [pc, #56]	; (8002780 <MX_I2C1_Init+0x50>)
 8002748:	2200      	movs	r2, #0
 800274a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800274c:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <MX_I2C1_Init+0x50>)
 800274e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002752:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002754:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <MX_I2C1_Init+0x50>)
 8002756:	2200      	movs	r2, #0
 8002758:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800275a:	4b09      	ldr	r3, [pc, #36]	; (8002780 <MX_I2C1_Init+0x50>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002760:	4b07      	ldr	r3, [pc, #28]	; (8002780 <MX_I2C1_Init+0x50>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002766:	4b06      	ldr	r3, [pc, #24]	; (8002780 <MX_I2C1_Init+0x50>)
 8002768:	2200      	movs	r2, #0
 800276a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800276c:	4804      	ldr	r0, [pc, #16]	; (8002780 <MX_I2C1_Init+0x50>)
 800276e:	f002 fb0f 	bl	8004d90 <HAL_I2C_Init>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002778:	f000 ffd8 	bl	800372c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800277c:	bf00      	nop
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000ae4 	.word	0x20000ae4
 8002784:	40005400 	.word	0x40005400
 8002788:	000186a0 	.word	0x000186a0

0800278c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	; 0x28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002794:	f107 0314 	add.w	r3, r7, #20
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a17      	ldr	r2, [pc, #92]	; (8002808 <HAL_I2C_MspInit+0x7c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d128      	bne.n	8002800 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ae:	4b17      	ldr	r3, [pc, #92]	; (800280c <HAL_I2C_MspInit+0x80>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	4a16      	ldr	r2, [pc, #88]	; (800280c <HAL_I2C_MspInit+0x80>)
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	61d3      	str	r3, [r2, #28]
 80027ba:	4b14      	ldr	r3, [pc, #80]	; (800280c <HAL_I2C_MspInit+0x80>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TMP117_SCL_Pin|TMP117_SDA_Pin;
 80027c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027cc:	2312      	movs	r3, #18
 80027ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027d0:	2301      	movs	r3, #1
 80027d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027d8:	2304      	movs	r3, #4
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027dc:	f107 0314 	add.w	r3, r7, #20
 80027e0:	4619      	mov	r1, r3
 80027e2:	480b      	ldr	r0, [pc, #44]	; (8002810 <HAL_I2C_MspInit+0x84>)
 80027e4:	f002 f90c 	bl	8004a00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027e8:	4b08      	ldr	r3, [pc, #32]	; (800280c <HAL_I2C_MspInit+0x80>)
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	4a07      	ldr	r2, [pc, #28]	; (800280c <HAL_I2C_MspInit+0x80>)
 80027ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027f2:	6253      	str	r3, [r2, #36]	; 0x24
 80027f4:	4b05      	ldr	r3, [pc, #20]	; (800280c <HAL_I2C_MspInit+0x80>)
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002800:	bf00      	nop
 8002802:	3728      	adds	r7, #40	; 0x28
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40005400 	.word	0x40005400
 800280c:	40023800 	.word	0x40023800
 8002810:	40020400 	.word	0x40020400

08002814 <USB_rx_command_buffer_push_refd>:

FunctionalState Need_update_DDS=0;
FunctionalState Ramp_dac_step_complete=0;

// #define CRICBUF_CLEAN_ON_POP
CIRC_GBUF_DEF(uint8_t, USB_rx_command_buffer, 30);
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6879      	ldr	r1, [r7, #4]
 800281e:	4804      	ldr	r0, [pc, #16]	; (8002830 <USB_rx_command_buffer_push_refd+0x1c>)
 8002820:	f7fe fec6 	bl	80015b0 <__circ_gbuf_push>
 8002824:	4603      	mov	r3, r0
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000688 	.word	0x20000688

08002834 <USB_rx_command_buffer_pop_refd>:
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	4803      	ldr	r0, [pc, #12]	; (8002850 <USB_rx_command_buffer_pop_refd+0x1c>)
 8002842:	f7fe fe63 	bl	800150c <__circ_gbuf_pop>
 8002846:	4603      	mov	r3, r0
 8002848:	4618      	mov	r0, r3
 800284a:	3708      	adds	r7, #8
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000688 	.word	0x20000688

08002854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002854:	b590      	push	{r4, r7, lr}
 8002856:	b095      	sub	sp, #84	; 0x54
 8002858:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN 1 */
	cfg.PDN=0; // DAC power up
 800285a:	4b97      	ldr	r3, [pc, #604]	; (8002ab8 <main+0x264>)
 800285c:	2200      	movs	r2, #0
 800285e:	721a      	strb	r2, [r3, #8]
	cfg.VREFVAL=0x08; // 20 V  1.25 V
 8002860:	4b95      	ldr	r3, [pc, #596]	; (8002ab8 <main+0x264>)
 8002862:	2208      	movs	r2, #8
 8002864:	71da      	strb	r2, [r3, #7]
	cfg.FSET=1; // Enhanced THD
 8002866:	4b94      	ldr	r3, [pc, #592]	; (8002ab8 <main+0x264>)
 8002868:	2201      	movs	r2, #1
 800286a:	719a      	strb	r2, [r3, #6]
	cfg.DSDO=1; // SDO enabled
 800286c:	4b92      	ldr	r3, [pc, #584]	; (8002ab8 <main+0x264>)
 800286e:	2201      	movs	r2, #1
 8002870:	715a      	strb	r2, [r3, #5]
	cfg.ENALMP=0; // Indicates end of temperature calibration cycle. ALARM pin pulled low
 8002872:	4b91      	ldr	r3, [pc, #580]	; (8002ab8 <main+0x264>)
 8002874:	2200      	movs	r2, #0
 8002876:	711a      	strb	r2, [r3, #4]
	cfg.FSDO=0; // Fast SDO disabled
 8002878:	4b8f      	ldr	r3, [pc, #572]	; (8002ab8 <main+0x264>)
 800287a:	2200      	movs	r2, #0
 800287c:	70da      	strb	r2, [r3, #3]
	cfg.LDACMODE=0; // DAC *NOT* updated on LDAC !!!!falling edge!!!!
 800287e:	4b8e      	ldr	r3, [pc, #568]	; (8002ab8 <main+0x264>)
 8002880:	2200      	movs	r2, #0
 8002882:	709a      	strb	r2, [r3, #2]
	cfg.TNH_MASK=0x00; // This bit is writable only when FSET = 0
 8002884:	4b8c      	ldr	r3, [pc, #560]	; (8002ab8 <main+0x264>)
 8002886:	2200      	movs	r2, #0
 8002888:	705a      	strb	r2, [r3, #1]
	cfg.EN_TMP_CAL=0; // Temperature calibration feature enabled
 800288a:	4b8b      	ldr	r3, [pc, #556]	; (8002ab8 <main+0x264>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]

	DAC_target_speed=0.001; //  V/s
 8002890:	4b8a      	ldr	r3, [pc, #552]	; (8002abc <main+0x268>)
 8002892:	4a8b      	ldr	r2, [pc, #556]	; (8002ac0 <main+0x26c>)
 8002894:	601a      	str	r2, [r3, #0]
	DAC_code=0x7FFFF;
 8002896:	4b8b      	ldr	r3, [pc, #556]	; (8002ac4 <main+0x270>)
 8002898:	4a8b      	ldr	r2, [pc, #556]	; (8002ac8 <main+0x274>)
 800289a:	601a      	str	r2, [r3, #0]
	DAC_code_direction=0;
 800289c:	4b8b      	ldr	r3, [pc, #556]	; (8002acc <main+0x278>)
 800289e:	2200      	movs	r2, #0
 80028a0:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028a2:	f001 fb70 	bl	8003f86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028a6:	f000 f939 	bl	8002b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028aa:	f7ff fe35 	bl	8002518 <MX_GPIO_Init>
  MX_SPI1_Init();
 80028ae:	f000 ff43 	bl	8003738 <MX_SPI1_Init>
  MX_SPI2_Init();
 80028b2:	f000 ff75 	bl	80037a0 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 80028b6:	f00a ff8d 	bl	800d7d4 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80028ba:	f001 f995 	bl	8003be8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80028be:	f001 f9e1 	bl	8003c84 <MX_TIM4_Init>
  MX_I2C1_Init();
 80028c2:	f7ff ff35 	bl	8002730 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80028c6:	f000 f975 	bl	8002bb4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  init_LCD();
 80028ca:	f7ff fd8f 	bl	80023ec <init_LCD>


  Relay_control(1,1); // x1 mode
 80028ce:	2101      	movs	r1, #1
 80028d0:	2001      	movs	r0, #1
 80028d2:	f7fe febb 	bl	800164c <Relay_control>
  Relay_control(2,0); // x2/x4 mode
 80028d6:	2100      	movs	r1, #0
 80028d8:	2002      	movs	r0, #2
 80028da:	f7fe feb7 	bl	800164c <Relay_control>
  Relay_control(3,1); // Output Enable
 80028de:	2101      	movs	r1, #1
 80028e0:	2003      	movs	r0, #3
 80028e2:	f7fe feb3 	bl	800164c <Relay_control>

  TMP117_Initialization(hi2c1);
 80028e6:	4c7a      	ldr	r4, [pc, #488]	; (8002ad0 <main+0x27c>)
 80028e8:	4668      	mov	r0, sp
 80028ea:	f104 0310 	add.w	r3, r4, #16
 80028ee:	2244      	movs	r2, #68	; 0x44
 80028f0:	4619      	mov	r1, r3
 80028f2:	f00b fc93 	bl	800e21c <memcpy>
 80028f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80028fa:	f001 faed 	bl	8003ed8 <TMP117_Initialization>

	HAL_Delay(500); //WarmUP
 80028fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002902:	f001 fbaf 	bl	8004064 <HAL_Delay>

	cal_DAC_up_voltage=binary_to_float(EEPROM_read(0x00)); // Read top voltage calibration from EEPROM in uV value
 8002906:	2000      	movs	r0, #0
 8002908:	f000 fecc 	bl	80036a4 <EEPROM_read>
 800290c:	4603      	mov	r3, r0
 800290e:	4618      	mov	r0, r3
 8002910:	f000 fa28 	bl	8002d64 <binary_to_float>
 8002914:	4603      	mov	r3, r0
 8002916:	4a6f      	ldr	r2, [pc, #444]	; (8002ad4 <main+0x280>)
 8002918:	6013      	str	r3, [r2, #0]
	cal_DAC_down_voltage=binary_to_float(EEPROM_read(0x08)); // Read top voltage calibration from EEPROM in uV value
 800291a:	2008      	movs	r0, #8
 800291c:	f000 fec2 	bl	80036a4 <EEPROM_read>
 8002920:	4603      	mov	r3, r0
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fa1e 	bl	8002d64 <binary_to_float>
 8002928:	4603      	mov	r3, r0
 800292a:	4a6b      	ldr	r2, [pc, #428]	; (8002ad8 <main+0x284>)
 800292c:	6013      	str	r3, [r2, #0]

	corr_coeff_1=binary_to_float(EEPROM_read(0x10));
 800292e:	2010      	movs	r0, #16
 8002930:	f000 feb8 	bl	80036a4 <EEPROM_read>
 8002934:	4603      	mov	r3, r0
 8002936:	4618      	mov	r0, r3
 8002938:	f000 fa14 	bl	8002d64 <binary_to_float>
 800293c:	4603      	mov	r3, r0
 800293e:	4a67      	ldr	r2, [pc, #412]	; (8002adc <main+0x288>)
 8002940:	6013      	str	r3, [r2, #0]
	corr_coeff_2=binary_to_float(EEPROM_read(0x18));
 8002942:	2018      	movs	r0, #24
 8002944:	f000 feae 	bl	80036a4 <EEPROM_read>
 8002948:	4603      	mov	r3, r0
 800294a:	4618      	mov	r0, r3
 800294c:	f000 fa0a 	bl	8002d64 <binary_to_float>
 8002950:	4603      	mov	r3, r0
 8002952:	4a63      	ldr	r2, [pc, #396]	; (8002ae0 <main+0x28c>)
 8002954:	6013      	str	r3, [r2, #0]
	corr_coeff_3=binary_to_float(EEPROM_read(0x20));
 8002956:	2020      	movs	r0, #32
 8002958:	f000 fea4 	bl	80036a4 <EEPROM_read>
 800295c:	4603      	mov	r3, r0
 800295e:	4618      	mov	r0, r3
 8002960:	f000 fa00 	bl	8002d64 <binary_to_float>
 8002964:	4603      	mov	r3, r0
 8002966:	4a5f      	ldr	r2, [pc, #380]	; (8002ae4 <main+0x290>)
 8002968:	6013      	str	r3, [r2, #0]

	DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 800296a:	4b5a      	ldr	r3, [pc, #360]	; (8002ad4 <main+0x280>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a5a      	ldr	r2, [pc, #360]	; (8002ad8 <main+0x284>)
 8002970:	6812      	ldr	r2, [r2, #0]
 8002972:	4611      	mov	r1, r2
 8002974:	4618      	mov	r0, r3
 8002976:	f7fe f91d 	bl	8000bb4 <__aeabi_fsub>
 800297a:	4603      	mov	r3, r0
 800297c:	461a      	mov	r2, r3
 800297e:	4b5a      	ldr	r3, [pc, #360]	; (8002ae8 <main+0x294>)
 8002980:	601a      	str	r2, [r3, #0]

	HAL_Delay(250); //WarmUP
 8002982:	20fa      	movs	r0, #250	; 0xfa
 8002984:	f001 fb6e 	bl	8004064 <HAL_Delay>
	DDS_Init();
 8002988:	f7ff f9ce 	bl	8001d28 <DDS_Init>
	DAC_SendInit();
 800298c:	f7fe ffd4 	bl	8001938 <DAC_SendInit>

	//DAC_Write(DAC_code); //Middle
	//DAC_Write(0xFFFFF);
	DAC_Write(0x0);
 8002990:	2000      	movs	r0, #0
 8002992:	f7fe ff7d 	bl	8001890 <DAC_Write>

	HAL_Delay(10);
 8002996:	200a      	movs	r0, #10
 8002998:	f001 fb64 	bl	8004064 <HAL_Delay>
	CDC_Transmit_FS(clear, strlen((const char *)clear));
 800299c:	4853      	ldr	r0, [pc, #332]	; (8002aec <main+0x298>)
 800299e:	f7fd fbf9 	bl	8000194 <strlen>
 80029a2:	4603      	mov	r3, r0
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	4619      	mov	r1, r3
 80029a8:	4850      	ldr	r0, [pc, #320]	; (8002aec <main+0x298>)
 80029aa:	f00b f817 	bl	800d9dc <CDC_Transmit_FS>
	HAL_Delay(10);
 80029ae:	200a      	movs	r0, #10
 80029b0:	f001 fb58 	bl	8004064 <HAL_Delay>

	HAL_TIM_Base_Start_IT(&htim3);
 80029b4:	484e      	ldr	r0, [pc, #312]	; (8002af0 <main+0x29c>)
 80029b6:	f006 fa6d 	bl	8008e94 <HAL_TIM_Base_Start_IT>


	CPLD_WORD=0xA;
 80029ba:	4b4e      	ldr	r3, [pc, #312]	; (8002af4 <main+0x2a0>)
 80029bc:	220a      	movs	r2, #10
 80029be:	701a      	strb	r2, [r3, #0]
	CPLD_control(CPLD_WORD);
 80029c0:	4b4c      	ldr	r3, [pc, #304]	; (8002af4 <main+0x2a0>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fe ff1b 	bl	8001800 <CPLD_control>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		  tmpx=TMP117_get_Temperature(hi2c1);
 80029ca:	4c41      	ldr	r4, [pc, #260]	; (8002ad0 <main+0x27c>)
 80029cc:	4668      	mov	r0, sp
 80029ce:	f104 0310 	add.w	r3, r4, #16
 80029d2:	2244      	movs	r2, #68	; 0x44
 80029d4:	4619      	mov	r1, r3
 80029d6:	f00b fc21 	bl	800e21c <memcpy>
 80029da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80029de:	f001 fa0f 	bl	8003e00 <TMP117_get_Temperature>
 80029e2:	4603      	mov	r3, r0
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	4b44      	ldr	r3, [pc, #272]	; (8002af8 <main+0x2a4>)
 80029e8:	801a      	strh	r2, [r3, #0]
		  temperature=tmpx*0.0078125;
 80029ea:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <main+0x2a4>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fd fd2a 	bl	8000448 <__aeabi_i2d>
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80029fc:	f7fd fd8e 	bl	800051c <__aeabi_dmul>
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4610      	mov	r0, r2
 8002a06:	4619      	mov	r1, r3
 8002a08:	f7fe f880 	bl	8000b0c <__aeabi_d2f>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4a3b      	ldr	r2, [pc, #236]	; (8002afc <main+0x2a8>)
 8002a10:	6013      	str	r3, [r2, #0]
		  sprintf(lcd_buf,"Temp: %.2f",temperature);
 8002a12:	4b3a      	ldr	r3, [pc, #232]	; (8002afc <main+0x2a8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fd fd28 	bl	800046c <__aeabi_f2d>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4937      	ldr	r1, [pc, #220]	; (8002b00 <main+0x2ac>)
 8002a22:	4838      	ldr	r0, [pc, #224]	; (8002b04 <main+0x2b0>)
 8002a24:	f00c f870 	bl	800eb08 <siprintf>
          LcdString(1, 1);
 8002a28:	2101      	movs	r1, #1
 8002a2a:	2001      	movs	r0, #1
 8002a2c:	f7ff fbe0 	bl	80021f0 <LcdString>

		  sprintf(lcd_buf,"Hello world!");
 8002a30:	4935      	ldr	r1, [pc, #212]	; (8002b08 <main+0x2b4>)
 8002a32:	4834      	ldr	r0, [pc, #208]	; (8002b04 <main+0x2b0>)
 8002a34:	f00c f868 	bl	800eb08 <siprintf>
          LcdString(1, 2);
 8002a38:	2102      	movs	r1, #2
 8002a3a:	2001      	movs	r0, #1
 8002a3c:	f7ff fbd8 	bl	80021f0 <LcdString>
          LcdUpdate();
 8002a40:	f7ff fb18 	bl	8002074 <LcdUpdate>

		if(USB_CDC_End_Line_Received)
 8002a44:	4b31      	ldr	r3, [pc, #196]	; (8002b0c <main+0x2b8>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d021      	beq.n	8002a92 <main+0x23e>
		{
			uint8_t i=0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	71fb      	strb	r3, [r7, #7]
			USB_CDC_End_Line_Received=0;
 8002a52:	4b2e      	ldr	r3, [pc, #184]	; (8002b0c <main+0x2b8>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]
			while (1) {
				if (CIRC_GBUF_POP(USB_rx_command_buffer,&command_buffer[i])) command_buffer[i]='\n';
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	4a2d      	ldr	r2, [pc, #180]	; (8002b10 <main+0x2bc>)
 8002a5c:	4413      	add	r3, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fee8 	bl	8002834 <USB_rx_command_buffer_pop_refd>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <main+0x21e>
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	4a28      	ldr	r2, [pc, #160]	; (8002b10 <main+0x2bc>)
 8002a6e:	210a      	movs	r1, #10
 8002a70:	54d1      	strb	r1, [r2, r3]
				if (command_buffer[i]=='\n' || command_buffer[i]=='\r') break;
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	4a26      	ldr	r2, [pc, #152]	; (8002b10 <main+0x2bc>)
 8002a76:	5cd3      	ldrb	r3, [r2, r3]
 8002a78:	2b0a      	cmp	r3, #10
 8002a7a:	d008      	beq.n	8002a8e <main+0x23a>
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	4a24      	ldr	r2, [pc, #144]	; (8002b10 <main+0x2bc>)
 8002a80:	5cd3      	ldrb	r3, [r2, r3]
 8002a82:	2b0d      	cmp	r3, #13
 8002a84:	d003      	beq.n	8002a8e <main+0x23a>
				i++;
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	71fb      	strb	r3, [r7, #7]
				if (CIRC_GBUF_POP(USB_rx_command_buffer,&command_buffer[i])) command_buffer[i]='\n';
 8002a8c:	e7e4      	b.n	8002a58 <main+0x204>
			}
			Parsing_command();
 8002a8e:	f000 f9a3 	bl	8002dd8 <Parsing_command>
		}

		if(Need_update_DDS)
 8002a92:	4b20      	ldr	r3, [pc, #128]	; (8002b14 <main+0x2c0>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d097      	beq.n	80029ca <main+0x176>
		{
			if(Ramp_dac_step_complete)
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	; (8002b18 <main+0x2c4>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <main+0x25e>
			{
				DDS_Update();
 8002aa2:	f7ff fa1d 	bl	8001ee0 <DDS_Update>
				Need_update_DDS=0;
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <main+0x2c0>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
				Ramp_dac_step_complete=0;
 8002aac:	4b1a      	ldr	r3, [pc, #104]	; (8002b18 <main+0x2c4>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	701a      	strb	r2, [r3, #0]
			}
			DDS_Calculation();
 8002ab2:	f7ff f877 	bl	8001ba4 <DDS_Calculation>
	{
 8002ab6:	e788      	b.n	80029ca <main+0x176>
 8002ab8:	20000b5c 	.word	0x20000b5c
 8002abc:	20000b70 	.word	0x20000b70
 8002ac0:	3a83126f 	.word	0x3a83126f
 8002ac4:	20000b74 	.word	0x20000b74
 8002ac8:	0007ffff 	.word	0x0007ffff
 8002acc:	20000b78 	.word	0x20000b78
 8002ad0:	20000ae4 	.word	0x20000ae4
 8002ad4:	20000b40 	.word	0x20000b40
 8002ad8:	20000b44 	.word	0x20000b44
 8002adc:	20000b48 	.word	0x20000b48
 8002ae0:	20000b4c 	.word	0x20000b4c
 8002ae4:	20000b50 	.word	0x20000b50
 8002ae8:	20000b3c 	.word	0x20000b3c
 8002aec:	20000320 	.word	0x20000320
 8002af0:	20000c70 	.word	0x20000c70
 8002af4:	20000680 	.word	0x20000680
 8002af8:	20000b38 	.word	0x20000b38
 8002afc:	20000678 	.word	0x20000678
 8002b00:	08012684 	.word	0x08012684
 8002b04:	20000a04 	.word	0x20000a04
 8002b08:	08012690 	.word	0x08012690
 8002b0c:	20000b9a 	.word	0x20000b9a
 8002b10:	20000b9c 	.word	0x20000b9c
 8002b14:	20000b79 	.word	0x20000b79
 8002b18:	20000b7a 	.word	0x20000b7a

08002b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b092      	sub	sp, #72	; 0x48
 8002b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	2234      	movs	r2, #52	; 0x34
 8002b28:	2100      	movs	r1, #0
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f00b fb84 	bl	800e238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b30:	463b      	mov	r3, r7
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	605a      	str	r2, [r3, #4]
 8002b38:	609a      	str	r2, [r3, #8]
 8002b3a:	60da      	str	r2, [r3, #12]
 8002b3c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b3e:	4b1c      	ldr	r3, [pc, #112]	; (8002bb0 <SystemClock_Config+0x94>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8002b46:	4a1a      	ldr	r2, [pc, #104]	; (8002bb0 <SystemClock_Config+0x94>)
 8002b48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b4c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b52:	2301      	movs	r3, #1
 8002b54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b56:	2302      	movs	r3, #2
 8002b58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002b60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b64:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8002b66:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002b6a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b6c:	f107 0314 	add.w	r3, r7, #20
 8002b70:	4618      	mov	r0, r3
 8002b72:	f004 fccd 	bl	8007510 <HAL_RCC_OscConfig>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8002b7c:	f000 fdd6 	bl	800372c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b80:	230f      	movs	r3, #15
 8002b82:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b84:	2303      	movs	r3, #3
 8002b86:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b90:	2300      	movs	r3, #0
 8002b92:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b94:	463b      	mov	r3, r7
 8002b96:	2101      	movs	r1, #1
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f004 ffe9 	bl	8007b70 <HAL_RCC_ClockConfig>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002ba4:	f000 fdc2 	bl	800372c <Error_Handler>
  }
}
 8002ba8:	bf00      	nop
 8002baa:	3748      	adds	r7, #72	; 0x48
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40007000 	.word	0x40007000

08002bb4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2100      	movs	r1, #0
 8002bbc:	2017      	movs	r0, #23
 8002bbe:	f001 fb4a 	bl	8004256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002bc2:	2017      	movs	r0, #23
 8002bc4:	f001 fb63 	bl	800428e <HAL_NVIC_EnableIRQ>
}
 8002bc8:	bf00      	nop
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_TIM_PeriodElapsedCallback>:
//==============================================================================================


// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this callback and toggle LED
	if (htim == &htim3 )
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a05      	ldr	r2, [pc, #20]	; (8002bec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d102      	bne.n	8002be2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		Need_update_DDS=1;
 8002bdc:	4b04      	ldr	r3, [pc, #16]	; (8002bf0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002bde:	2201      	movs	r2, #1
 8002be0:	701a      	strb	r2, [r3, #0]
	}
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bc80      	pop	{r7}
 8002bea:	4770      	bx	lr
 8002bec:	20000c70 	.word	0x20000c70
 8002bf0:	20000b79 	.word	0x20000b79

08002bf4 <HAL_GPIO_EXTI_Callback>:
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
//==============================================================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	80fb      	strh	r3, [r7, #6]
	DAC_Write_FAST();
 8002bfe:	f7fe fe81 	bl	8001904 <DAC_Write_FAST>
	Ramp_dac_step_complete=1;
 8002c02:	4b44      	ldr	r3, [pc, #272]	; (8002d14 <HAL_GPIO_EXTI_Callback+0x120>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	701a      	strb	r2, [r3, #0]

	if(GPIO_Pin == GPIO_PIN_9)
 8002c08:	88fb      	ldrh	r3, [r7, #6]
 8002c0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c0e:	d17d      	bne.n	8002d0c <HAL_GPIO_EXTI_Callback+0x118>
	{
		if(DAC_code_direction)
 8002c10:	4b41      	ldr	r3, [pc, #260]	; (8002d18 <HAL_GPIO_EXTI_Callback+0x124>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d03e      	beq.n	8002c96 <HAL_GPIO_EXTI_Callback+0xa2>
		{
			if(DAC_code<=(0xFFFFF-DDS_target_multipiller))
 8002c18:	4b40      	ldr	r3, [pc, #256]	; (8002d1c <HAL_GPIO_EXTI_Callback+0x128>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f5c3 237f 	rsb	r3, r3, #1044480	; 0xff000
 8002c20:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002c24:	4a3e      	ldr	r2, [pc, #248]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d322      	bcc.n	8002c72 <HAL_GPIO_EXTI_Callback+0x7e>
			{
				DAC_code+=DDS_target_multipiller;
 8002c2c:	4b3c      	ldr	r3, [pc, #240]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <HAL_GPIO_EXTI_Callback+0x128>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4413      	add	r3, r2
 8002c36:	4a3a      	ldr	r2, [pc, #232]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002c38:	6013      	str	r3, [r2, #0]
				DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8002c3a:	4b3a      	ldr	r3, [pc, #232]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002c3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c40:	601a      	str	r2, [r3, #0]
				DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8002c42:	4b37      	ldr	r3, [pc, #220]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002c4c:	f023 030f 	bic.w	r3, r3, #15
 8002c50:	4a34      	ldr	r2, [pc, #208]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002c52:	6812      	ldr	r2, [r2, #0]
 8002c54:	4413      	add	r3, r2
 8002c56:	4a33      	ldr	r2, [pc, #204]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002c58:	6013      	str	r3, [r2, #0]

				DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8002c5a:	4b32      	ldr	r3, [pc, #200]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	0c1b      	lsrs	r3, r3, #16
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	4b31      	ldr	r3, [pc, #196]	; (8002d28 <HAL_GPIO_EXTI_Callback+0x134>)
 8002c64:	801a      	strh	r2, [r3, #0]
				DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8002c66:	4b2f      	ldr	r3, [pc, #188]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	4b2e      	ldr	r3, [pc, #184]	; (8002d28 <HAL_GPIO_EXTI_Callback+0x134>)
 8002c6e:	805a      	strh	r2, [r3, #2]
 8002c70:	e04c      	b.n	8002d0c <HAL_GPIO_EXTI_Callback+0x118>

			} else  {
				CPLD_control(0x0); // Disable LDAC signal
 8002c72:	2000      	movs	r0, #0
 8002c74:	f7fe fdc4 	bl	8001800 <CPLD_control>

				cfg.LDACMODE=0;
 8002c78:	4b2c      	ldr	r3, [pc, #176]	; (8002d2c <HAL_GPIO_EXTI_Callback+0x138>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	709a      	strb	r2, [r3, #2]
				DAC_SendInit();
 8002c7e:	f7fe fe5b 	bl	8001938 <DAC_SendInit>
				CDC_Transmit_FS(Done, strlen((const char *)Done));  // SEND ERROR TO CDC!!!
 8002c82:	482b      	ldr	r0, [pc, #172]	; (8002d30 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002c84:	f7fd fa86 	bl	8000194 <strlen>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4828      	ldr	r0, [pc, #160]	; (8002d30 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002c90:	f00a fea4 	bl	800d9dc <CDC_Transmit_FS>
				return;
 8002c94:	e03a      	b.n	8002d0c <HAL_GPIO_EXTI_Callback+0x118>
			}
		}
		else
		{
			if(DAC_code>=DDS_target_multipiller)
 8002c96:	4b22      	ldr	r3, [pc, #136]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b20      	ldr	r3, [pc, #128]	; (8002d1c <HAL_GPIO_EXTI_Callback+0x128>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d322      	bcc.n	8002ce8 <HAL_GPIO_EXTI_Callback+0xf4>
			{
				DAC_code-=DDS_target_multipiller;
 8002ca2:	4b1f      	ldr	r3, [pc, #124]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4b1d      	ldr	r3, [pc, #116]	; (8002d1c <HAL_GPIO_EXTI_Callback+0x128>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	4a1c      	ldr	r2, [pc, #112]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002cae:	6013      	str	r3, [r2, #0]
				DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8002cb0:	4b1c      	ldr	r3, [pc, #112]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002cb2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002cb6:	601a      	str	r2, [r3, #0]
				DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8002cb8:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002cc2:	f023 030f 	bic.w	r3, r3, #15
 8002cc6:	4a17      	ldr	r2, [pc, #92]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002cc8:	6812      	ldr	r2, [r2, #0]
 8002cca:	4413      	add	r3, r2
 8002ccc:	4a15      	ldr	r2, [pc, #84]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002cce:	6013      	str	r3, [r2, #0]

				DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8002cd0:	4b14      	ldr	r3, [pc, #80]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	0c1b      	lsrs	r3, r3, #16
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <HAL_GPIO_EXTI_Callback+0x134>)
 8002cda:	801a      	strh	r2, [r3, #0]
				DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8002cdc:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <HAL_GPIO_EXTI_Callback+0x130>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <HAL_GPIO_EXTI_Callback+0x134>)
 8002ce4:	805a      	strh	r2, [r3, #2]
 8002ce6:	e011      	b.n	8002d0c <HAL_GPIO_EXTI_Callback+0x118>

			} else {
				CPLD_control(0x0); // Disable LDAC signal
 8002ce8:	2000      	movs	r0, #0
 8002cea:	f7fe fd89 	bl	8001800 <CPLD_control>
				cfg.LDACMODE=0;
 8002cee:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <HAL_GPIO_EXTI_Callback+0x138>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	709a      	strb	r2, [r3, #2]
				DAC_SendInit();
 8002cf4:	f7fe fe20 	bl	8001938 <DAC_SendInit>
				CDC_Transmit_FS(Done, strlen((const char *)Done));  // SEND ERROR TO CDC!!!
 8002cf8:	480d      	ldr	r0, [pc, #52]	; (8002d30 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002cfa:	f7fd fa4b 	bl	8000194 <strlen>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	4619      	mov	r1, r3
 8002d04:	480a      	ldr	r0, [pc, #40]	; (8002d30 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002d06:	f00a fe69 	bl	800d9dc <CDC_Transmit_FS>
				return;
 8002d0a:	bf00      	nop
			}
		}
	}
}
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20000b7a 	.word	0x20000b7a
 8002d18:	20000b78 	.word	0x20000b78
 8002d1c:	20000684 	.word	0x20000684
 8002d20:	20000b74 	.word	0x20000b74
 8002d24:	20000b54 	.word	0x20000b54
 8002d28:	20000b58 	.word	0x20000b58
 8002d2c:	20000b5c 	.word	0x20000b5c
 8002d30:	20000660 	.word	0x20000660

08002d34 <Write_to_circ_buffer>:

//==============================================================================================
void Write_to_circ_buffer(uint8_t Buf)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	71fb      	strb	r3, [r7, #7]
	if(CIRC_GBUF_PUSH(USB_rx_command_buffer, &Buf))	CIRC_GBUF_FLUSH(USB_rx_command_buffer); // If out of space, something wrong, clean all !!!
 8002d3e:	1dfb      	adds	r3, r7, #7
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fd67 	bl	8002814 <USB_rx_command_buffer_push_refd>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <Write_to_circ_buffer+0x24>
 8002d4c:	4b04      	ldr	r3, [pc, #16]	; (8002d60 <Write_to_circ_buffer+0x2c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	809a      	strh	r2, [r3, #4]
 8002d52:	4b03      	ldr	r3, [pc, #12]	; (8002d60 <Write_to_circ_buffer+0x2c>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	80da      	strh	r2, [r3, #6]
}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000688 	.word	0x20000688

08002d64 <binary_to_float>:
#pragma GCC diagnostic ignored "-Wincompatible-pointer-types"
#pragma GCC push_options
#pragma GCC optimize ("O0")

float binary_to_float(uint32_t a)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
	    int * p;
	    float out=0;
 8002d6c:	f04f 0300 	mov.w	r3, #0
 8002d70:	60bb      	str	r3, [r7, #8]

	    p = &out;
 8002d72:	f107 0308 	add.w	r3, r7, #8
 8002d76:	60fb      	str	r3, [r7, #12]
	    (*p)=a;
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	601a      	str	r2, [r3, #0]
	    return out;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr

08002d8a <float_to_binary>:


uint32_t float_to_binary(float a)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b087      	sub	sp, #28
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
	    int i;
	    int * p;
	    uint32_t out=0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	613b      	str	r3, [r7, #16]

	    p = &a;
 8002d96:	1d3b      	adds	r3, r7, #4
 8002d98:	60fb      	str	r3, [r7, #12]
	    for (i = sizeof(int) * 8 - 1; i >= 0; i--)
 8002d9a:	231f      	movs	r3, #31
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	e010      	b.n	8002dc2 <float_to_binary+0x38>
	    {
	    	out+=((*p) >> i & 1)<<i;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	fa42 f303 	asr.w	r3, r2, r3
 8002daa:	f003 0201 	and.w	r2, r3, #1
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	4413      	add	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
	    for (i = sizeof(int) * 8 - 1; i >= 0; i--)
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	daeb      	bge.n	8002da0 <float_to_binary+0x16>
	    }

	    return out;
 8002dc8:	693b      	ldr	r3, [r7, #16]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	371c      	adds	r7, #28
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	0000      	movs	r0, r0
	...

08002dd8 <Parsing_command>:
#pragma GCC pop_options
#pragma GCC diagnostic pop
//==============================================================================================
void Parsing_command(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b094      	sub	sp, #80	; 0x50
 8002ddc:	af00      	add	r7, sp, #0
	char *found;
	char decoded_string_1[31];
	char decoded_string_2[31];
	float dac_resolution;

	found = strtok((char *)command_buffer," ");
 8002dde:	49b3      	ldr	r1, [pc, #716]	; (80030ac <Parsing_command+0x2d4>)
 8002de0:	48b3      	ldr	r0, [pc, #716]	; (80030b0 <Parsing_command+0x2d8>)
 8002de2:	f00c fcd1 	bl	800f788 <strtok>
 8002de6:	64b8      	str	r0, [r7, #72]	; 0x48
	if(found!=NULL)
 8002de8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00e      	beq.n	8002e0c <Parsing_command+0x34>
	{
		strcpy(decoded_string_1,found);
 8002dee:	f107 0320 	add.w	r3, r7, #32
 8002df2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002df4:	4618      	mov	r0, r3
 8002df6:	f00b fea7 	bl	800eb48 <strcpy>
		CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
		HAL_Delay(10);
		return;
	}

	found = strtok(NULL,"\r");
 8002dfa:	49ae      	ldr	r1, [pc, #696]	; (80030b4 <Parsing_command+0x2dc>)
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f00c fcc3 	bl	800f788 <strtok>
 8002e02:	64b8      	str	r0, [r7, #72]	; 0x48
	if(found!=NULL)
 8002e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d030      	beq.n	8002e6c <Parsing_command+0x94>
 8002e0a:	e010      	b.n	8002e2e <Parsing_command+0x56>
		HAL_Delay(10);
 8002e0c:	200a      	movs	r0, #10
 8002e0e:	f001 f929 	bl	8004064 <HAL_Delay>
		CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 8002e12:	48a9      	ldr	r0, [pc, #676]	; (80030b8 <Parsing_command+0x2e0>)
 8002e14:	f7fd f9be 	bl	8000194 <strlen>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	48a6      	ldr	r0, [pc, #664]	; (80030b8 <Parsing_command+0x2e0>)
 8002e20:	f00a fddc 	bl	800d9dc <CDC_Transmit_FS>
		HAL_Delay(10);
 8002e24:	200a      	movs	r0, #10
 8002e26:	f001 f91d 	bl	8004064 <HAL_Delay>
		return;
 8002e2a:	f000 bc07 	b.w	800363c <Parsing_command+0x864>
	{
		strcpy(decoded_string_2,found);
 8002e2e:	463b      	mov	r3, r7
 8002e30:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002e32:	4618      	mov	r0, r3
 8002e34:	f00b fe88 	bl	800eb48 <strcpy>
		for(int i=0;i<strlen(decoded_string_2);i++)if(decoded_string_2[i]==' ')decoded_string_2[i]='\0';
 8002e38:	2300      	movs	r3, #0
 8002e3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e3c:	e00d      	b.n	8002e5a <Parsing_command+0x82>
 8002e3e:	463a      	mov	r2, r7
 8002e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e42:	4413      	add	r3, r2
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b20      	cmp	r3, #32
 8002e48:	d104      	bne.n	8002e54 <Parsing_command+0x7c>
 8002e4a:	463a      	mov	r2, r7
 8002e4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e4e:	4413      	add	r3, r2
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e56:	3301      	adds	r3, #1
 8002e58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e5a:	463b      	mov	r3, r7
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fd f999 	bl	8000194 <strlen>
 8002e62:	4602      	mov	r2, r0
 8002e64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d8e9      	bhi.n	8002e3e <Parsing_command+0x66>
 8002e6a:	e00f      	b.n	8002e8c <Parsing_command+0xb4>
	}
	else
	{
		HAL_Delay(10);
 8002e6c:	200a      	movs	r0, #10
 8002e6e:	f001 f8f9 	bl	8004064 <HAL_Delay>
		CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 8002e72:	4891      	ldr	r0, [pc, #580]	; (80030b8 <Parsing_command+0x2e0>)
 8002e74:	f7fd f98e 	bl	8000194 <strlen>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	488e      	ldr	r0, [pc, #568]	; (80030b8 <Parsing_command+0x2e0>)
 8002e80:	f00a fdac 	bl	800d9dc <CDC_Transmit_FS>
		HAL_Delay(10);
 8002e84:	200a      	movs	r0, #10
 8002e86:	f001 f8ed 	bl	8004064 <HAL_Delay>
		return;
 8002e8a:	e3d7      	b.n	800363c <Parsing_command+0x864>
	}
	// ==== SWEEP command ====
	if(!(strcmp(decoded_string_1,"SWEEP")))
 8002e8c:	f107 0320 	add.w	r3, r7, #32
 8002e90:	498a      	ldr	r1, [pc, #552]	; (80030bc <Parsing_command+0x2e4>)
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fd f974 	bl	8000180 <strcmp>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d153      	bne.n	8002f46 <Parsing_command+0x16e>
	{
		if(!(strcmp(decoded_string_2,"START"))){
 8002e9e:	463b      	mov	r3, r7
 8002ea0:	4987      	ldr	r1, [pc, #540]	; (80030c0 <Parsing_command+0x2e8>)
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fd f96c 	bl	8000180 <strcmp>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d11b      	bne.n	8002ee6 <Parsing_command+0x10e>
			DAC_TEMP_CAL();
 8002eae:	f7fe fdcb 	bl	8001a48 <DAC_TEMP_CAL>
			CPLD_control(CPLD_WORD); // Enable LDAC signal
 8002eb2:	4b84      	ldr	r3, [pc, #528]	; (80030c4 <Parsing_command+0x2ec>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fe fca2 	bl	8001800 <CPLD_control>
			cfg.LDACMODE=1;
 8002ebc:	4b82      	ldr	r3, [pc, #520]	; (80030c8 <Parsing_command+0x2f0>)
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	709a      	strb	r2, [r3, #2]
			DAC_SendInit();
 8002ec2:	f7fe fd39 	bl	8001938 <DAC_SendInit>
			HAL_Delay(10);
 8002ec6:	200a      	movs	r0, #10
 8002ec8:	f001 f8cc 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(OK, strlen((const char *)OK));
 8002ecc:	487f      	ldr	r0, [pc, #508]	; (80030cc <Parsing_command+0x2f4>)
 8002ece:	f7fd f961 	bl	8000194 <strlen>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	487c      	ldr	r0, [pc, #496]	; (80030cc <Parsing_command+0x2f4>)
 8002eda:	f00a fd7f 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8002ede:	200a      	movs	r0, #10
 8002ee0:	f001 f8c0 	bl	8004064 <HAL_Delay>
			return;
 8002ee4:	e3aa      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"STOP"))){
 8002ee6:	463b      	mov	r3, r7
 8002ee8:	4979      	ldr	r1, [pc, #484]	; (80030d0 <Parsing_command+0x2f8>)
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fd f948 	bl	8000180 <strcmp>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d117      	bne.n	8002f26 <Parsing_command+0x14e>
				CPLD_control(0x0); // Disable LDAC signal
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	f7fe fc82 	bl	8001800 <CPLD_control>
				cfg.LDACMODE=0;
 8002efc:	4b72      	ldr	r3, [pc, #456]	; (80030c8 <Parsing_command+0x2f0>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	709a      	strb	r2, [r3, #2]
				DAC_SendInit();
 8002f02:	f7fe fd19 	bl	8001938 <DAC_SendInit>
				HAL_Delay(10);
 8002f06:	200a      	movs	r0, #10
 8002f08:	f001 f8ac 	bl	8004064 <HAL_Delay>
				CDC_Transmit_FS(OK, strlen((const char *)OK));
 8002f0c:	486f      	ldr	r0, [pc, #444]	; (80030cc <Parsing_command+0x2f4>)
 8002f0e:	f7fd f941 	bl	8000194 <strlen>
 8002f12:	4603      	mov	r3, r0
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	4619      	mov	r1, r3
 8002f18:	486c      	ldr	r0, [pc, #432]	; (80030cc <Parsing_command+0x2f4>)
 8002f1a:	f00a fd5f 	bl	800d9dc <CDC_Transmit_FS>
				HAL_Delay(10);
 8002f1e:	200a      	movs	r0, #10
 8002f20:	f001 f8a0 	bl	8004064 <HAL_Delay>
				return;
 8002f24:	e38a      	b.n	800363c <Parsing_command+0x864>
			}
			else
			{
				HAL_Delay(10);
 8002f26:	200a      	movs	r0, #10
 8002f28:	f001 f89c 	bl	8004064 <HAL_Delay>
				CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 8002f2c:	4862      	ldr	r0, [pc, #392]	; (80030b8 <Parsing_command+0x2e0>)
 8002f2e:	f7fd f931 	bl	8000194 <strlen>
 8002f32:	4603      	mov	r3, r0
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	4619      	mov	r1, r3
 8002f38:	485f      	ldr	r0, [pc, #380]	; (80030b8 <Parsing_command+0x2e0>)
 8002f3a:	f00a fd4f 	bl	800d9dc <CDC_Transmit_FS>
				HAL_Delay(10);
 8002f3e:	200a      	movs	r0, #10
 8002f40:	f001 f890 	bl	8004064 <HAL_Delay>
				return;
 8002f44:	e37a      	b.n	800363c <Parsing_command+0x864>
			}

		}
	}
	// ==== DAC_SET command ====
	if(!(strcmp(decoded_string_1,"DAC_SET")))
 8002f46:	f107 0320 	add.w	r3, r7, #32
 8002f4a:	4962      	ldr	r1, [pc, #392]	; (80030d4 <Parsing_command+0x2fc>)
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd f917 	bl	8000180 <strcmp>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f040 80df 	bne.w	8003118 <Parsing_command+0x340>
	{
		if(!(strcmp(decoded_string_2,"TOP"))){
 8002f5a:	463b      	mov	r3, r7
 8002f5c:	495e      	ldr	r1, [pc, #376]	; (80030d8 <Parsing_command+0x300>)
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd f90e 	bl	8000180 <strcmp>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d11f      	bne.n	8002faa <Parsing_command+0x1d2>
			DAC_code=0xFFFFF;
 8002f6a:	4b5c      	ldr	r3, [pc, #368]	; (80030dc <Parsing_command+0x304>)
 8002f6c:	4a5c      	ldr	r2, [pc, #368]	; (80030e0 <Parsing_command+0x308>)
 8002f6e:	601a      	str	r2, [r3, #0]
			DAC_code_direction=0;
 8002f70:	4b5c      	ldr	r3, [pc, #368]	; (80030e4 <Parsing_command+0x30c>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	701a      	strb	r2, [r3, #0]
			cfg.LDACMODE=0;
 8002f76:	4b54      	ldr	r3, [pc, #336]	; (80030c8 <Parsing_command+0x2f0>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	709a      	strb	r2, [r3, #2]
			DAC_SendInit();
 8002f7c:	f7fe fcdc 	bl	8001938 <DAC_SendInit>
			DAC_Write(DAC_code);
 8002f80:	4b56      	ldr	r3, [pc, #344]	; (80030dc <Parsing_command+0x304>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fe fc83 	bl	8001890 <DAC_Write>
			HAL_Delay(10);
 8002f8a:	200a      	movs	r0, #10
 8002f8c:	f001 f86a 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(OK, strlen((const char *)OK));
 8002f90:	484e      	ldr	r0, [pc, #312]	; (80030cc <Parsing_command+0x2f4>)
 8002f92:	f7fd f8ff 	bl	8000194 <strlen>
 8002f96:	4603      	mov	r3, r0
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	484b      	ldr	r0, [pc, #300]	; (80030cc <Parsing_command+0x2f4>)
 8002f9e:	f00a fd1d 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8002fa2:	200a      	movs	r0, #10
 8002fa4:	f001 f85e 	bl	8004064 <HAL_Delay>
			return;
 8002fa8:	e348      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"DOWN"))){
 8002faa:	463b      	mov	r3, r7
 8002fac:	494e      	ldr	r1, [pc, #312]	; (80030e8 <Parsing_command+0x310>)
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd f8e6 	bl	8000180 <strcmp>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d11f      	bne.n	8002ffa <Parsing_command+0x222>
				DAC_code=0x0;
 8002fba:	4b48      	ldr	r3, [pc, #288]	; (80030dc <Parsing_command+0x304>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
				DAC_code_direction=1;
 8002fc0:	4b48      	ldr	r3, [pc, #288]	; (80030e4 <Parsing_command+0x30c>)
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	701a      	strb	r2, [r3, #0]
				cfg.LDACMODE=0;
 8002fc6:	4b40      	ldr	r3, [pc, #256]	; (80030c8 <Parsing_command+0x2f0>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	709a      	strb	r2, [r3, #2]
				DAC_SendInit();
 8002fcc:	f7fe fcb4 	bl	8001938 <DAC_SendInit>
				DAC_Write(DAC_code);
 8002fd0:	4b42      	ldr	r3, [pc, #264]	; (80030dc <Parsing_command+0x304>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fe fc5b 	bl	8001890 <DAC_Write>
				HAL_Delay(10);
 8002fda:	200a      	movs	r0, #10
 8002fdc:	f001 f842 	bl	8004064 <HAL_Delay>
				CDC_Transmit_FS(OK, strlen((const char *)OK));
 8002fe0:	483a      	ldr	r0, [pc, #232]	; (80030cc <Parsing_command+0x2f4>)
 8002fe2:	f7fd f8d7 	bl	8000194 <strlen>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	4619      	mov	r1, r3
 8002fec:	4837      	ldr	r0, [pc, #220]	; (80030cc <Parsing_command+0x2f4>)
 8002fee:	f00a fcf5 	bl	800d9dc <CDC_Transmit_FS>
				HAL_Delay(10);
 8002ff2:	200a      	movs	r0, #10
 8002ff4:	f001 f836 	bl	8004064 <HAL_Delay>
				return;
 8002ff8:	e320      	b.n	800363c <Parsing_command+0x864>
			}
			else
			{
				atof_tmp=atof(decoded_string_2);
 8002ffa:	463b      	mov	r3, r7
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f00b f8df 	bl	800e1c0 <atof>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4610      	mov	r0, r2
 8003008:	4619      	mov	r1, r3
 800300a:	f7fd fd7f 	bl	8000b0c <__aeabi_d2f>
 800300e:	4603      	mov	r3, r0
 8003010:	647b      	str	r3, [r7, #68]	; 0x44
				if(atof_tmp>=cal_DAC_down_voltage && atof_tmp<=cal_DAC_up_voltage)
 8003012:	4b36      	ldr	r3, [pc, #216]	; (80030ec <Parsing_command+0x314>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4619      	mov	r1, r3
 8003018:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800301a:	f7fe f887 	bl	800112c <__aeabi_fcmpge>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d069      	beq.n	80030f8 <Parsing_command+0x320>
 8003024:	4b32      	ldr	r3, [pc, #200]	; (80030f0 <Parsing_command+0x318>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4619      	mov	r1, r3
 800302a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800302c:	f7fe f874 	bl	8001118 <__aeabi_fcmple>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d060      	beq.n	80030f8 <Parsing_command+0x320>
				{
					dac_resolution=(cal_DAC_up_voltage-cal_DAC_down_voltage)/0xFFFFF; // Calculate 1 LSB resolution
 8003036:	4b2e      	ldr	r3, [pc, #184]	; (80030f0 <Parsing_command+0x318>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a2c      	ldr	r2, [pc, #176]	; (80030ec <Parsing_command+0x314>)
 800303c:	6812      	ldr	r2, [r2, #0]
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f7fd fdb7 	bl	8000bb4 <__aeabi_fsub>
 8003046:	4603      	mov	r3, r0
 8003048:	492a      	ldr	r1, [pc, #168]	; (80030f4 <Parsing_command+0x31c>)
 800304a:	4618      	mov	r0, r3
 800304c:	f7fd ff70 	bl	8000f30 <__aeabi_fdiv>
 8003050:	4603      	mov	r3, r0
 8003052:	643b      	str	r3, [r7, #64]	; 0x40
					DAC_code=(uint32_t)((atof_tmp-cal_DAC_down_voltage)/dac_resolution);
 8003054:	4b25      	ldr	r3, [pc, #148]	; (80030ec <Parsing_command+0x314>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4619      	mov	r1, r3
 800305a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800305c:	f7fd fdaa 	bl	8000bb4 <__aeabi_fsub>
 8003060:	4603      	mov	r3, r0
 8003062:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003064:	4618      	mov	r0, r3
 8003066:	f7fd ff63 	bl	8000f30 <__aeabi_fdiv>
 800306a:	4603      	mov	r3, r0
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe f871 	bl	8001154 <__aeabi_f2uiz>
 8003072:	4603      	mov	r3, r0
 8003074:	4a19      	ldr	r2, [pc, #100]	; (80030dc <Parsing_command+0x304>)
 8003076:	6013      	str	r3, [r2, #0]

					cfg.LDACMODE=0;
 8003078:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <Parsing_command+0x2f0>)
 800307a:	2200      	movs	r2, #0
 800307c:	709a      	strb	r2, [r3, #2]
					DAC_TEMP_CAL();
 800307e:	f7fe fce3 	bl	8001a48 <DAC_TEMP_CAL>
					DAC_Write(DAC_code);
 8003082:	4b16      	ldr	r3, [pc, #88]	; (80030dc <Parsing_command+0x304>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fc02 	bl	8001890 <DAC_Write>

					HAL_Delay(10);
 800308c:	200a      	movs	r0, #10
 800308e:	f000 ffe9 	bl	8004064 <HAL_Delay>
					CDC_Transmit_FS(OK, strlen((const char *)OK));
 8003092:	480e      	ldr	r0, [pc, #56]	; (80030cc <Parsing_command+0x2f4>)
 8003094:	f7fd f87e 	bl	8000194 <strlen>
 8003098:	4603      	mov	r3, r0
 800309a:	b29b      	uxth	r3, r3
 800309c:	4619      	mov	r1, r3
 800309e:	480b      	ldr	r0, [pc, #44]	; (80030cc <Parsing_command+0x2f4>)
 80030a0:	f00a fc9c 	bl	800d9dc <CDC_Transmit_FS>
					HAL_Delay(10);
 80030a4:	200a      	movs	r0, #10
 80030a6:	f000 ffdd 	bl	8004064 <HAL_Delay>
					return;
 80030aa:	e2c7      	b.n	800363c <Parsing_command+0x864>
 80030ac:	080126a0 	.word	0x080126a0
 80030b0:	20000b9c 	.word	0x20000b9c
 80030b4:	080126a4 	.word	0x080126a4
 80030b8:	20000328 	.word	0x20000328
 80030bc:	080126a8 	.word	0x080126a8
 80030c0:	080126b0 	.word	0x080126b0
 80030c4:	20000680 	.word	0x20000680
 80030c8:	20000b5c 	.word	0x20000b5c
 80030cc:	2000061c 	.word	0x2000061c
 80030d0:	080126b8 	.word	0x080126b8
 80030d4:	080126c0 	.word	0x080126c0
 80030d8:	080126c8 	.word	0x080126c8
 80030dc:	20000b74 	.word	0x20000b74
 80030e0:	000fffff 	.word	0x000fffff
 80030e4:	20000b78 	.word	0x20000b78
 80030e8:	080126cc 	.word	0x080126cc
 80030ec:	20000b44 	.word	0x20000b44
 80030f0:	20000b40 	.word	0x20000b40
 80030f4:	497ffff0 	.word	0x497ffff0
				}
				else
				{
					HAL_Delay(10);
 80030f8:	200a      	movs	r0, #10
 80030fa:	f000 ffb3 	bl	8004064 <HAL_Delay>
					CDC_Transmit_FS(Error2, strlen((const char *)Error2));  // SEND ERROR TO CDC!!!
 80030fe:	48ac      	ldr	r0, [pc, #688]	; (80033b0 <Parsing_command+0x5d8>)
 8003100:	f7fd f848 	bl	8000194 <strlen>
 8003104:	4603      	mov	r3, r0
 8003106:	b29b      	uxth	r3, r3
 8003108:	4619      	mov	r1, r3
 800310a:	48a9      	ldr	r0, [pc, #676]	; (80033b0 <Parsing_command+0x5d8>)
 800310c:	f00a fc66 	bl	800d9dc <CDC_Transmit_FS>
					HAL_Delay(10);
 8003110:	200a      	movs	r0, #10
 8003112:	f000 ffa7 	bl	8004064 <HAL_Delay>
					return;
 8003116:	e291      	b.n	800363c <Parsing_command+0x864>

		}
	}

	// ==== DAC_CAL_TEMP command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_TEMP")))
 8003118:	f107 0320 	add.w	r3, r7, #32
 800311c:	49a5      	ldr	r1, [pc, #660]	; (80033b4 <Parsing_command+0x5dc>)
 800311e:	4618      	mov	r0, r3
 8003120:	f7fd f82e 	bl	8000180 <strcmp>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d127      	bne.n	800317a <Parsing_command+0x3a2>
	{
		if(!(strcmp(decoded_string_2,"START"))){
 800312a:	463b      	mov	r3, r7
 800312c:	49a2      	ldr	r1, [pc, #648]	; (80033b8 <Parsing_command+0x5e0>)
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd f826 	bl	8000180 <strcmp>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10f      	bne.n	800315a <Parsing_command+0x382>
			DAC_code=0x7FFFF;
 800313a:	4ba0      	ldr	r3, [pc, #640]	; (80033bc <Parsing_command+0x5e4>)
 800313c:	4aa0      	ldr	r2, [pc, #640]	; (80033c0 <Parsing_command+0x5e8>)
 800313e:	601a      	str	r2, [r3, #0]
			DAC_Write(DAC_code);
 8003140:	4b9e      	ldr	r3, [pc, #632]	; (80033bc <Parsing_command+0x5e4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe fba3 	bl	8001890 <DAC_Write>
			DAC_TEMP_CAL();
 800314a:	f7fe fc7d 	bl	8001a48 <DAC_TEMP_CAL>
			DAC_Write(DAC_code);
 800314e:	4b9b      	ldr	r3, [pc, #620]	; (80033bc <Parsing_command+0x5e4>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe fb9c 	bl	8001890 <DAC_Write>
			return;
 8003158:	e270      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			HAL_Delay(10);
 800315a:	200a      	movs	r0, #10
 800315c:	f000 ff82 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!`
 8003160:	4898      	ldr	r0, [pc, #608]	; (80033c4 <Parsing_command+0x5ec>)
 8003162:	f7fd f817 	bl	8000194 <strlen>
 8003166:	4603      	mov	r3, r0
 8003168:	b29b      	uxth	r3, r3
 800316a:	4619      	mov	r1, r3
 800316c:	4895      	ldr	r0, [pc, #596]	; (80033c4 <Parsing_command+0x5ec>)
 800316e:	f00a fc35 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8003172:	200a      	movs	r0, #10
 8003174:	f000 ff76 	bl	8004064 <HAL_Delay>
			return;
 8003178:	e260      	b.n	800363c <Parsing_command+0x864>
		}
	}

	// ==== DAC_CAL_POLY_A command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_A")))
 800317a:	f107 0320 	add.w	r3, r7, #32
 800317e:	4992      	ldr	r1, [pc, #584]	; (80033c8 <Parsing_command+0x5f0>)
 8003180:	4618      	mov	r0, r3
 8003182:	f7fc fffd 	bl	8000180 <strcmp>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d126      	bne.n	80031da <Parsing_command+0x402>
	{
		atof_tmp=atof(decoded_string_2);
 800318c:	463b      	mov	r3, r7
 800318e:	4618      	mov	r0, r3
 8003190:	f00b f816 	bl	800e1c0 <atof>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4610      	mov	r0, r2
 800319a:	4619      	mov	r1, r3
 800319c:	f7fd fcb6 	bl	8000b0c <__aeabi_d2f>
 80031a0:	4603      	mov	r3, r0
 80031a2:	647b      	str	r3, [r7, #68]	; 0x44
		corr_coeff_1=atof_tmp;
 80031a4:	4a89      	ldr	r2, [pc, #548]	; (80033cc <Parsing_command+0x5f4>)
 80031a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031a8:	6013      	str	r3, [r2, #0]
		EEPROM_write(0x10,float_to_binary(atof_tmp));
 80031aa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80031ac:	f7ff fded 	bl	8002d8a <float_to_binary>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4619      	mov	r1, r3
 80031b4:	2010      	movs	r0, #16
 80031b6:	f000 fa8f 	bl	80036d8 <EEPROM_write>
		HAL_Delay(10);
 80031ba:	200a      	movs	r0, #10
 80031bc:	f000 ff52 	bl	8004064 <HAL_Delay>
		CDC_Transmit_FS(OK, strlen((const char *)OK));
 80031c0:	4883      	ldr	r0, [pc, #524]	; (80033d0 <Parsing_command+0x5f8>)
 80031c2:	f7fc ffe7 	bl	8000194 <strlen>
 80031c6:	4603      	mov	r3, r0
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	4619      	mov	r1, r3
 80031cc:	4880      	ldr	r0, [pc, #512]	; (80033d0 <Parsing_command+0x5f8>)
 80031ce:	f00a fc05 	bl	800d9dc <CDC_Transmit_FS>
		HAL_Delay(10);
 80031d2:	200a      	movs	r0, #10
 80031d4:	f000 ff46 	bl	8004064 <HAL_Delay>
		return;
 80031d8:	e230      	b.n	800363c <Parsing_command+0x864>
	}

	// ==== DAC_CAL_POLY_B command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_B")))
 80031da:	f107 0320 	add.w	r3, r7, #32
 80031de:	497d      	ldr	r1, [pc, #500]	; (80033d4 <Parsing_command+0x5fc>)
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fc ffcd 	bl	8000180 <strcmp>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d126      	bne.n	800323a <Parsing_command+0x462>
	{
		atof_tmp=atof(decoded_string_2);
 80031ec:	463b      	mov	r3, r7
 80031ee:	4618      	mov	r0, r3
 80031f0:	f00a ffe6 	bl	800e1c0 <atof>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	4610      	mov	r0, r2
 80031fa:	4619      	mov	r1, r3
 80031fc:	f7fd fc86 	bl	8000b0c <__aeabi_d2f>
 8003200:	4603      	mov	r3, r0
 8003202:	647b      	str	r3, [r7, #68]	; 0x44
		corr_coeff_2=atof_tmp;
 8003204:	4a74      	ldr	r2, [pc, #464]	; (80033d8 <Parsing_command+0x600>)
 8003206:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003208:	6013      	str	r3, [r2, #0]
		EEPROM_write(0x18,float_to_binary(atof_tmp));
 800320a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800320c:	f7ff fdbd 	bl	8002d8a <float_to_binary>
 8003210:	4603      	mov	r3, r0
 8003212:	4619      	mov	r1, r3
 8003214:	2018      	movs	r0, #24
 8003216:	f000 fa5f 	bl	80036d8 <EEPROM_write>
		HAL_Delay(10);
 800321a:	200a      	movs	r0, #10
 800321c:	f000 ff22 	bl	8004064 <HAL_Delay>
		CDC_Transmit_FS(OK, strlen((const char *)OK));
 8003220:	486b      	ldr	r0, [pc, #428]	; (80033d0 <Parsing_command+0x5f8>)
 8003222:	f7fc ffb7 	bl	8000194 <strlen>
 8003226:	4603      	mov	r3, r0
 8003228:	b29b      	uxth	r3, r3
 800322a:	4619      	mov	r1, r3
 800322c:	4868      	ldr	r0, [pc, #416]	; (80033d0 <Parsing_command+0x5f8>)
 800322e:	f00a fbd5 	bl	800d9dc <CDC_Transmit_FS>
		HAL_Delay(10);
 8003232:	200a      	movs	r0, #10
 8003234:	f000 ff16 	bl	8004064 <HAL_Delay>
		return;
 8003238:	e200      	b.n	800363c <Parsing_command+0x864>
	}

	// ==== DAC_CAL_POLY_C command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_C")))
 800323a:	f107 0320 	add.w	r3, r7, #32
 800323e:	4967      	ldr	r1, [pc, #412]	; (80033dc <Parsing_command+0x604>)
 8003240:	4618      	mov	r0, r3
 8003242:	f7fc ff9d 	bl	8000180 <strcmp>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d126      	bne.n	800329a <Parsing_command+0x4c2>
	{
		atof_tmp=atof(decoded_string_2);
 800324c:	463b      	mov	r3, r7
 800324e:	4618      	mov	r0, r3
 8003250:	f00a ffb6 	bl	800e1c0 <atof>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4610      	mov	r0, r2
 800325a:	4619      	mov	r1, r3
 800325c:	f7fd fc56 	bl	8000b0c <__aeabi_d2f>
 8003260:	4603      	mov	r3, r0
 8003262:	647b      	str	r3, [r7, #68]	; 0x44
		corr_coeff_3=atof_tmp;
 8003264:	4a5e      	ldr	r2, [pc, #376]	; (80033e0 <Parsing_command+0x608>)
 8003266:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003268:	6013      	str	r3, [r2, #0]
		EEPROM_write(0x20,float_to_binary(atof_tmp));
 800326a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800326c:	f7ff fd8d 	bl	8002d8a <float_to_binary>
 8003270:	4603      	mov	r3, r0
 8003272:	4619      	mov	r1, r3
 8003274:	2020      	movs	r0, #32
 8003276:	f000 fa2f 	bl	80036d8 <EEPROM_write>
		HAL_Delay(10);
 800327a:	200a      	movs	r0, #10
 800327c:	f000 fef2 	bl	8004064 <HAL_Delay>
		CDC_Transmit_FS(OK, strlen((const char *)OK));
 8003280:	4853      	ldr	r0, [pc, #332]	; (80033d0 <Parsing_command+0x5f8>)
 8003282:	f7fc ff87 	bl	8000194 <strlen>
 8003286:	4603      	mov	r3, r0
 8003288:	b29b      	uxth	r3, r3
 800328a:	4619      	mov	r1, r3
 800328c:	4850      	ldr	r0, [pc, #320]	; (80033d0 <Parsing_command+0x5f8>)
 800328e:	f00a fba5 	bl	800d9dc <CDC_Transmit_FS>
		HAL_Delay(10);
 8003292:	200a      	movs	r0, #10
 8003294:	f000 fee6 	bl	8004064 <HAL_Delay>
		return;
 8003298:	e1d0      	b.n	800363c <Parsing_command+0x864>
	}

	// ==== DAC_CAL_TOP command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_TOP")))
 800329a:	f107 0320 	add.w	r3, r7, #32
 800329e:	4951      	ldr	r1, [pc, #324]	; (80033e4 <Parsing_command+0x60c>)
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fc ff6d 	bl	8000180 <strcmp>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f040 80a3 	bne.w	80033f4 <Parsing_command+0x61c>
	{
		atof_tmp=atof(decoded_string_2);
 80032ae:	463b      	mov	r3, r7
 80032b0:	4618      	mov	r0, r3
 80032b2:	f00a ff85 	bl	800e1c0 <atof>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4610      	mov	r0, r2
 80032bc:	4619      	mov	r1, r3
 80032be:	f7fd fc25 	bl	8000b0c <__aeabi_d2f>
 80032c2:	4603      	mov	r3, r0
 80032c4:	647b      	str	r3, [r7, #68]	; 0x44
		if((atof_tmp<10.1 && atof_tmp>9.9) || (atof_tmp>6.8 && atof_tmp<7.1))
 80032c6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80032c8:	f7fd f8d0 	bl	800046c <__aeabi_f2d>
 80032cc:	a330      	add	r3, pc, #192	; (adr r3, 8003390 <Parsing_command+0x5b8>)
 80032ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d2:	f7fd fb95 	bl	8000a00 <__aeabi_dcmplt>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <Parsing_command+0x51a>
 80032dc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80032de:	f7fd f8c5 	bl	800046c <__aeabi_f2d>
 80032e2:	a32d      	add	r3, pc, #180	; (adr r3, 8003398 <Parsing_command+0x5c0>)
 80032e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e8:	f7fd fba8 	bl	8000a3c <__aeabi_dcmpgt>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d115      	bne.n	800331e <Parsing_command+0x546>
 80032f2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80032f4:	f7fd f8ba 	bl	800046c <__aeabi_f2d>
 80032f8:	a329      	add	r3, pc, #164	; (adr r3, 80033a0 <Parsing_command+0x5c8>)
 80032fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fe:	f7fd fb9d 	bl	8000a3c <__aeabi_dcmpgt>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d033      	beq.n	8003370 <Parsing_command+0x598>
 8003308:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800330a:	f7fd f8af 	bl	800046c <__aeabi_f2d>
 800330e:	a326      	add	r3, pc, #152	; (adr r3, 80033a8 <Parsing_command+0x5d0>)
 8003310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003314:	f7fd fb74 	bl	8000a00 <__aeabi_dcmplt>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d028      	beq.n	8003370 <Parsing_command+0x598>
		{
			cal_DAC_up_voltage=atof_tmp;
 800331e:	4a32      	ldr	r2, [pc, #200]	; (80033e8 <Parsing_command+0x610>)
 8003320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003322:	6013      	str	r3, [r2, #0]
			EEPROM_write(0x00,float_to_binary(cal_DAC_up_voltage)); // Write top voltage calibration to EEPROM in uV value
 8003324:	4b30      	ldr	r3, [pc, #192]	; (80033e8 <Parsing_command+0x610>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fd2e 	bl	8002d8a <float_to_binary>
 800332e:	4603      	mov	r3, r0
 8003330:	4619      	mov	r1, r3
 8003332:	2000      	movs	r0, #0
 8003334:	f000 f9d0 	bl	80036d8 <EEPROM_write>
			DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 8003338:	4b2b      	ldr	r3, [pc, #172]	; (80033e8 <Parsing_command+0x610>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a2b      	ldr	r2, [pc, #172]	; (80033ec <Parsing_command+0x614>)
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	4611      	mov	r1, r2
 8003342:	4618      	mov	r0, r3
 8003344:	f7fd fc36 	bl	8000bb4 <__aeabi_fsub>
 8003348:	4603      	mov	r3, r0
 800334a:	461a      	mov	r2, r3
 800334c:	4b28      	ldr	r3, [pc, #160]	; (80033f0 <Parsing_command+0x618>)
 800334e:	601a      	str	r2, [r3, #0]

			HAL_Delay(10);
 8003350:	200a      	movs	r0, #10
 8003352:	f000 fe87 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(OK, strlen((const char *)OK));
 8003356:	481e      	ldr	r0, [pc, #120]	; (80033d0 <Parsing_command+0x5f8>)
 8003358:	f7fc ff1c 	bl	8000194 <strlen>
 800335c:	4603      	mov	r3, r0
 800335e:	b29b      	uxth	r3, r3
 8003360:	4619      	mov	r1, r3
 8003362:	481b      	ldr	r0, [pc, #108]	; (80033d0 <Parsing_command+0x5f8>)
 8003364:	f00a fb3a 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8003368:	200a      	movs	r0, #10
 800336a:	f000 fe7b 	bl	8004064 <HAL_Delay>
			return;
 800336e:	e165      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			HAL_Delay(10);
 8003370:	200a      	movs	r0, #10
 8003372:	f000 fe77 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(Error2, strlen((const char *)Error2));  // SEND ERROR TO CDC!!!
 8003376:	480e      	ldr	r0, [pc, #56]	; (80033b0 <Parsing_command+0x5d8>)
 8003378:	f7fc ff0c 	bl	8000194 <strlen>
 800337c:	4603      	mov	r3, r0
 800337e:	b29b      	uxth	r3, r3
 8003380:	4619      	mov	r1, r3
 8003382:	480b      	ldr	r0, [pc, #44]	; (80033b0 <Parsing_command+0x5d8>)
 8003384:	f00a fb2a 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8003388:	200a      	movs	r0, #10
 800338a:	f000 fe6b 	bl	8004064 <HAL_Delay>
			return;
 800338e:	e155      	b.n	800363c <Parsing_command+0x864>
 8003390:	33333333 	.word	0x33333333
 8003394:	40243333 	.word	0x40243333
 8003398:	cccccccd 	.word	0xcccccccd
 800339c:	4023cccc 	.word	0x4023cccc
 80033a0:	33333333 	.word	0x33333333
 80033a4:	401b3333 	.word	0x401b3333
 80033a8:	66666666 	.word	0x66666666
 80033ac:	401c6666 	.word	0x401c6666
 80033b0:	20000634 	.word	0x20000634
 80033b4:	080126d4 	.word	0x080126d4
 80033b8:	080126b0 	.word	0x080126b0
 80033bc:	20000b74 	.word	0x20000b74
 80033c0:	0007ffff 	.word	0x0007ffff
 80033c4:	20000328 	.word	0x20000328
 80033c8:	080126e4 	.word	0x080126e4
 80033cc:	20000b48 	.word	0x20000b48
 80033d0:	2000061c 	.word	0x2000061c
 80033d4:	080126f4 	.word	0x080126f4
 80033d8:	20000b4c 	.word	0x20000b4c
 80033dc:	08012704 	.word	0x08012704
 80033e0:	20000b50 	.word	0x20000b50
 80033e4:	08012714 	.word	0x08012714
 80033e8:	20000b40 	.word	0x20000b40
 80033ec:	20000b44 	.word	0x20000b44
 80033f0:	20000b3c 	.word	0x20000b3c
		}
	}


	// ==== DAC_CAL_DOWN command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_DOWN")))
 80033f4:	f107 0320 	add.w	r3, r7, #32
 80033f8:	499d      	ldr	r1, [pc, #628]	; (8003670 <Parsing_command+0x898>)
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fc fec0 	bl	8000180 <strcmp>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d170      	bne.n	80034e8 <Parsing_command+0x710>
	{
		atof_tmp=atof(decoded_string_2);
 8003406:	463b      	mov	r3, r7
 8003408:	4618      	mov	r0, r3
 800340a:	f00a fed9 	bl	800e1c0 <atof>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4610      	mov	r0, r2
 8003414:	4619      	mov	r1, r3
 8003416:	f7fd fb79 	bl	8000b0c <__aeabi_d2f>
 800341a:	4603      	mov	r3, r0
 800341c:	647b      	str	r3, [r7, #68]	; 0x44
		if((atof_tmp>-10.1 && atof_tmp<-9.9) || (atof_tmp<-6.8 && atof_tmp>-7.1))
 800341e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003420:	f7fd f824 	bl	800046c <__aeabi_f2d>
 8003424:	a388      	add	r3, pc, #544	; (adr r3, 8003648 <Parsing_command+0x870>)
 8003426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342a:	f7fd fb07 	bl	8000a3c <__aeabi_dcmpgt>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <Parsing_command+0x672>
 8003434:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003436:	f7fd f819 	bl	800046c <__aeabi_f2d>
 800343a:	a385      	add	r3, pc, #532	; (adr r3, 8003650 <Parsing_command+0x878>)
 800343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003440:	f7fd fade 	bl	8000a00 <__aeabi_dcmplt>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d115      	bne.n	8003476 <Parsing_command+0x69e>
 800344a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800344c:	f7fd f80e 	bl	800046c <__aeabi_f2d>
 8003450:	a381      	add	r3, pc, #516	; (adr r3, 8003658 <Parsing_command+0x880>)
 8003452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003456:	f7fd fad3 	bl	8000a00 <__aeabi_dcmplt>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d033      	beq.n	80034c8 <Parsing_command+0x6f0>
 8003460:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003462:	f7fd f803 	bl	800046c <__aeabi_f2d>
 8003466:	a37e      	add	r3, pc, #504	; (adr r3, 8003660 <Parsing_command+0x888>)
 8003468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346c:	f7fd fae6 	bl	8000a3c <__aeabi_dcmpgt>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d028      	beq.n	80034c8 <Parsing_command+0x6f0>
		{
			cal_DAC_down_voltage=atof_tmp;
 8003476:	4a7f      	ldr	r2, [pc, #508]	; (8003674 <Parsing_command+0x89c>)
 8003478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800347a:	6013      	str	r3, [r2, #0]
			EEPROM_write(0x08,float_to_binary(cal_DAC_down_voltage)); // Write top voltage calibration to EEPROM in uV value
 800347c:	4b7d      	ldr	r3, [pc, #500]	; (8003674 <Parsing_command+0x89c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fc82 	bl	8002d8a <float_to_binary>
 8003486:	4603      	mov	r3, r0
 8003488:	4619      	mov	r1, r3
 800348a:	2008      	movs	r0, #8
 800348c:	f000 f924 	bl	80036d8 <EEPROM_write>
			DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 8003490:	4b79      	ldr	r3, [pc, #484]	; (8003678 <Parsing_command+0x8a0>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a77      	ldr	r2, [pc, #476]	; (8003674 <Parsing_command+0x89c>)
 8003496:	6812      	ldr	r2, [r2, #0]
 8003498:	4611      	mov	r1, r2
 800349a:	4618      	mov	r0, r3
 800349c:	f7fd fb8a 	bl	8000bb4 <__aeabi_fsub>
 80034a0:	4603      	mov	r3, r0
 80034a2:	461a      	mov	r2, r3
 80034a4:	4b75      	ldr	r3, [pc, #468]	; (800367c <Parsing_command+0x8a4>)
 80034a6:	601a      	str	r2, [r3, #0]

			HAL_Delay(10);
 80034a8:	200a      	movs	r0, #10
 80034aa:	f000 fddb 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(OK, strlen((const char *)OK));
 80034ae:	4874      	ldr	r0, [pc, #464]	; (8003680 <Parsing_command+0x8a8>)
 80034b0:	f7fc fe70 	bl	8000194 <strlen>
 80034b4:	4603      	mov	r3, r0
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	4619      	mov	r1, r3
 80034ba:	4871      	ldr	r0, [pc, #452]	; (8003680 <Parsing_command+0x8a8>)
 80034bc:	f00a fa8e 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 80034c0:	200a      	movs	r0, #10
 80034c2:	f000 fdcf 	bl	8004064 <HAL_Delay>
			return;
 80034c6:	e0b9      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			HAL_Delay(10);
 80034c8:	200a      	movs	r0, #10
 80034ca:	f000 fdcb 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(Error2, strlen((const char *)Error2));  // SEND ERROR TO CDC!!!
 80034ce:	486d      	ldr	r0, [pc, #436]	; (8003684 <Parsing_command+0x8ac>)
 80034d0:	f7fc fe60 	bl	8000194 <strlen>
 80034d4:	4603      	mov	r3, r0
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	4619      	mov	r1, r3
 80034da:	486a      	ldr	r0, [pc, #424]	; (8003684 <Parsing_command+0x8ac>)
 80034dc:	f00a fa7e 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 80034e0:	200a      	movs	r0, #10
 80034e2:	f000 fdbf 	bl	8004064 <HAL_Delay>
			return;
 80034e6:	e0a9      	b.n	800363c <Parsing_command+0x864>
		}
	}


	// ==== SWEEP_RATE command ====
	if(!(strcmp(decoded_string_1,"SWEEP_RATE")))
 80034e8:	f107 0320 	add.w	r3, r7, #32
 80034ec:	4966      	ldr	r1, [pc, #408]	; (8003688 <Parsing_command+0x8b0>)
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fc fe46 	bl	8000180 <strcmp>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d141      	bne.n	800357e <Parsing_command+0x7a6>
	{
		atof_tmp=atof(decoded_string_2);
 80034fa:	463b      	mov	r3, r7
 80034fc:	4618      	mov	r0, r3
 80034fe:	f00a fe5f 	bl	800e1c0 <atof>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	4610      	mov	r0, r2
 8003508:	4619      	mov	r1, r3
 800350a:	f7fd faff 	bl	8000b0c <__aeabi_d2f>
 800350e:	4603      	mov	r3, r0
 8003510:	647b      	str	r3, [r7, #68]	; 0x44
		if(atof_tmp<0.001 || atof_tmp>1)
 8003512:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003514:	f7fc ffaa 	bl	800046c <__aeabi_f2d>
 8003518:	a353      	add	r3, pc, #332	; (adr r3, 8003668 <Parsing_command+0x890>)
 800351a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351e:	f7fd fa6f 	bl	8000a00 <__aeabi_dcmplt>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d107      	bne.n	8003538 <Parsing_command+0x760>
 8003528:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800352c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800352e:	f7fd fe07 	bl	8001140 <__aeabi_fcmpgt>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00f      	beq.n	8003558 <Parsing_command+0x780>
		{
			HAL_Delay(10);
 8003538:	200a      	movs	r0, #10
 800353a:	f000 fd93 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 800353e:	4853      	ldr	r0, [pc, #332]	; (800368c <Parsing_command+0x8b4>)
 8003540:	f7fc fe28 	bl	8000194 <strlen>
 8003544:	4603      	mov	r3, r0
 8003546:	b29b      	uxth	r3, r3
 8003548:	4619      	mov	r1, r3
 800354a:	4850      	ldr	r0, [pc, #320]	; (800368c <Parsing_command+0x8b4>)
 800354c:	f00a fa46 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8003550:	200a      	movs	r0, #10
 8003552:	f000 fd87 	bl	8004064 <HAL_Delay>
			return;
 8003556:	e071      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			DAC_target_speed=atof_tmp;
 8003558:	4a4d      	ldr	r2, [pc, #308]	; (8003690 <Parsing_command+0x8b8>)
 800355a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800355c:	6013      	str	r3, [r2, #0]

			HAL_Delay(10);
 800355e:	200a      	movs	r0, #10
 8003560:	f000 fd80 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(OK, strlen((const char *)OK));
 8003564:	4846      	ldr	r0, [pc, #280]	; (8003680 <Parsing_command+0x8a8>)
 8003566:	f7fc fe15 	bl	8000194 <strlen>
 800356a:	4603      	mov	r3, r0
 800356c:	b29b      	uxth	r3, r3
 800356e:	4619      	mov	r1, r3
 8003570:	4843      	ldr	r0, [pc, #268]	; (8003680 <Parsing_command+0x8a8>)
 8003572:	f00a fa33 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 8003576:	200a      	movs	r0, #10
 8003578:	f000 fd74 	bl	8004064 <HAL_Delay>
			return;
 800357c:	e05e      	b.n	800363c <Parsing_command+0x864>
		}
	}

	// ==== SWEEP_DIRECTION command ====
	if(!(strcmp(decoded_string_1,"SWEEP_DIRECTION")))
 800357e:	f107 0320 	add.w	r3, r7, #32
 8003582:	4944      	ldr	r1, [pc, #272]	; (8003694 <Parsing_command+0x8bc>)
 8003584:	4618      	mov	r0, r3
 8003586:	f7fc fdfb 	bl	8000180 <strcmp>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d145      	bne.n	800361c <Parsing_command+0x844>
	{
		if(!(strcmp(decoded_string_2,"UP"))){
 8003590:	463b      	mov	r3, r7
 8003592:	4941      	ldr	r1, [pc, #260]	; (8003698 <Parsing_command+0x8c0>)
 8003594:	4618      	mov	r0, r3
 8003596:	f7fc fdf3 	bl	8000180 <strcmp>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d112      	bne.n	80035c6 <Parsing_command+0x7ee>
			DAC_code_direction=1;
 80035a0:	4b3e      	ldr	r3, [pc, #248]	; (800369c <Parsing_command+0x8c4>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]
			HAL_Delay(10);
 80035a6:	200a      	movs	r0, #10
 80035a8:	f000 fd5c 	bl	8004064 <HAL_Delay>
			CDC_Transmit_FS(OK, strlen((const char *)OK));
 80035ac:	4834      	ldr	r0, [pc, #208]	; (8003680 <Parsing_command+0x8a8>)
 80035ae:	f7fc fdf1 	bl	8000194 <strlen>
 80035b2:	4603      	mov	r3, r0
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	4619      	mov	r1, r3
 80035b8:	4831      	ldr	r0, [pc, #196]	; (8003680 <Parsing_command+0x8a8>)
 80035ba:	f00a fa0f 	bl	800d9dc <CDC_Transmit_FS>
			HAL_Delay(10);
 80035be:	200a      	movs	r0, #10
 80035c0:	f000 fd50 	bl	8004064 <HAL_Delay>
			return;
 80035c4:	e03a      	b.n	800363c <Parsing_command+0x864>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"DOWN"))){
 80035c6:	463b      	mov	r3, r7
 80035c8:	4935      	ldr	r1, [pc, #212]	; (80036a0 <Parsing_command+0x8c8>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fc fdd8 	bl	8000180 <strcmp>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d112      	bne.n	80035fc <Parsing_command+0x824>
				DAC_code_direction=0;
 80035d6:	4b31      	ldr	r3, [pc, #196]	; (800369c <Parsing_command+0x8c4>)
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]
				HAL_Delay(10);
 80035dc:	200a      	movs	r0, #10
 80035de:	f000 fd41 	bl	8004064 <HAL_Delay>
				CDC_Transmit_FS(OK, strlen((const char *)OK));
 80035e2:	4827      	ldr	r0, [pc, #156]	; (8003680 <Parsing_command+0x8a8>)
 80035e4:	f7fc fdd6 	bl	8000194 <strlen>
 80035e8:	4603      	mov	r3, r0
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	4619      	mov	r1, r3
 80035ee:	4824      	ldr	r0, [pc, #144]	; (8003680 <Parsing_command+0x8a8>)
 80035f0:	f00a f9f4 	bl	800d9dc <CDC_Transmit_FS>
				HAL_Delay(10);
 80035f4:	200a      	movs	r0, #10
 80035f6:	f000 fd35 	bl	8004064 <HAL_Delay>
				return;
 80035fa:	e01f      	b.n	800363c <Parsing_command+0x864>
			}
			else
			{
				HAL_Delay(10);
 80035fc:	200a      	movs	r0, #10
 80035fe:	f000 fd31 	bl	8004064 <HAL_Delay>
				CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 8003602:	4822      	ldr	r0, [pc, #136]	; (800368c <Parsing_command+0x8b4>)
 8003604:	f7fc fdc6 	bl	8000194 <strlen>
 8003608:	4603      	mov	r3, r0
 800360a:	b29b      	uxth	r3, r3
 800360c:	4619      	mov	r1, r3
 800360e:	481f      	ldr	r0, [pc, #124]	; (800368c <Parsing_command+0x8b4>)
 8003610:	f00a f9e4 	bl	800d9dc <CDC_Transmit_FS>
				HAL_Delay(10);
 8003614:	200a      	movs	r0, #10
 8003616:	f000 fd25 	bl	8004064 <HAL_Delay>
				return;
 800361a:	e00f      	b.n	800363c <Parsing_command+0x864>
			}

		}
	}

	HAL_Delay(10);
 800361c:	200a      	movs	r0, #10
 800361e:	f000 fd21 	bl	8004064 <HAL_Delay>
	CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 8003622:	481a      	ldr	r0, [pc, #104]	; (800368c <Parsing_command+0x8b4>)
 8003624:	f7fc fdb6 	bl	8000194 <strlen>
 8003628:	4603      	mov	r3, r0
 800362a:	b29b      	uxth	r3, r3
 800362c:	4619      	mov	r1, r3
 800362e:	4817      	ldr	r0, [pc, #92]	; (800368c <Parsing_command+0x8b4>)
 8003630:	f00a f9d4 	bl	800d9dc <CDC_Transmit_FS>
	HAL_Delay(10);
 8003634:	200a      	movs	r0, #10
 8003636:	f000 fd15 	bl	8004064 <HAL_Delay>
	return;
 800363a:	bf00      	nop
}
 800363c:	3750      	adds	r7, #80	; 0x50
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	f3af 8000 	nop.w
 8003648:	33333333 	.word	0x33333333
 800364c:	c0243333 	.word	0xc0243333
 8003650:	cccccccd 	.word	0xcccccccd
 8003654:	c023cccc 	.word	0xc023cccc
 8003658:	33333333 	.word	0x33333333
 800365c:	c01b3333 	.word	0xc01b3333
 8003660:	66666666 	.word	0x66666666
 8003664:	c01c6666 	.word	0xc01c6666
 8003668:	d2f1a9fc 	.word	0xd2f1a9fc
 800366c:	3f50624d 	.word	0x3f50624d
 8003670:	08012720 	.word	0x08012720
 8003674:	20000b44 	.word	0x20000b44
 8003678:	20000b40 	.word	0x20000b40
 800367c:	20000b3c 	.word	0x20000b3c
 8003680:	2000061c 	.word	0x2000061c
 8003684:	20000634 	.word	0x20000634
 8003688:	08012730 	.word	0x08012730
 800368c:	20000328 	.word	0x20000328
 8003690:	20000b70 	.word	0x20000b70
 8003694:	0801273c 	.word	0x0801273c
 8003698:	0801274c 	.word	0x0801274c
 800369c:	20000b78 	.word	0x20000b78
 80036a0:	080126cc 	.word	0x080126cc

080036a4 <EEPROM_read>:

//==============================================================================================
uint32_t EEPROM_read(uint32_t address_of_read)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
	uint32_t Address;

	/*  Data EEPROM Fast Word program of FAST_DATA_32 at addresses defined by
     DATA_EEPROM_START_ADDR and DATA_EEPROM_END_ADDR */
	Address = DATA_EEPROM_START_ADDR + address_of_read;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80036b2:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 80036b6:	60fb      	str	r3, [r7, #12]
	if(Address > DATA_EEPROM_END_ADDR)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4a06      	ldr	r2, [pc, #24]	; (80036d4 <EEPROM_read+0x30>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d301      	bcc.n	80036c4 <EEPROM_read+0x20>
	{
		return 0x00;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e001      	b.n	80036c8 <EEPROM_read+0x24>
	}
	return *(__IO uint32_t *) Address;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc80      	pop	{r7}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	08082800 	.word	0x08082800

080036d8 <EEPROM_write>:
//==============================================================================================
void EEPROM_write(uint32_t address_of_read, uint32_t data)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
	/* Clear all pending flags */
	//FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_OPTVERR | FLASH_FLAG_OPTVERRUSR);

	/*  Data EEPROM Fast Word program of FAST_DATA_32 at addresses defined by
	     DATA_EEPROM_START_ADDR and DATA_EEPROM_END_ADDR */
	Address = DATA_EEPROM_START_ADDR + address_of_read;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80036e8:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 80036ec:	60fb      	str	r3, [r7, #12]
	if(Address > DATA_EEPROM_END_ADDR)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4a0d      	ldr	r2, [pc, #52]	; (8003728 <EEPROM_write+0x50>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d212      	bcs.n	800371c <EEPROM_write+0x44>
	{
		return;
	}

	HAL_FLASHEx_DATAEEPROM_Unlock();
 80036f6:	f000 fecb 	bl	8004490 <HAL_FLASHEx_DATAEEPROM_Unlock>
	FLASHStatus = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_WORD, Address, data);
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	68f9      	ldr	r1, [r7, #12]
 80036fe:	2002      	movs	r0, #2
 8003700:	f000 ff24 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
 8003704:	4603      	mov	r3, r0
 8003706:	72fb      	strb	r3, [r7, #11]
	HAL_FLASHEx_DATAEEPROM_Lock();
 8003708:	f000 fede 	bl	80044c8 <HAL_FLASHEx_DATAEEPROM_Lock>

	if(FLASHStatus != HAL_OK)
 800370c:	7afb      	ldrb	r3, [r7, #11]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <EEPROM_write+0x48>
	{
		return;
	}
	//FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_OPTVERR);

	if(*(__IO uint32_t *) Address != data)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	e002      	b.n	8003722 <EEPROM_write+0x4a>
		return;
 800371c:	bf00      	nop
 800371e:	e000      	b.n	8003722 <EEPROM_write+0x4a>
		return;
 8003720:	bf00      	nop
	{
		return;
	}

}
 8003722:	3710      	adds	r7, #16
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	08082800 	.word	0x08082800

0800372c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003730:	b672      	cpsid	i
}
 8003732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003734:	e7fe      	b.n	8003734 <Error_Handler+0x8>
	...

08003738 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800373c:	4b16      	ldr	r3, [pc, #88]	; (8003798 <MX_SPI1_Init+0x60>)
 800373e:	4a17      	ldr	r2, [pc, #92]	; (800379c <MX_SPI1_Init+0x64>)
 8003740:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003742:	4b15      	ldr	r3, [pc, #84]	; (8003798 <MX_SPI1_Init+0x60>)
 8003744:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003748:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800374a:	4b13      	ldr	r3, [pc, #76]	; (8003798 <MX_SPI1_Init+0x60>)
 800374c:	2200      	movs	r2, #0
 800374e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8003750:	4b11      	ldr	r3, [pc, #68]	; (8003798 <MX_SPI1_Init+0x60>)
 8003752:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003756:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003758:	4b0f      	ldr	r3, [pc, #60]	; (8003798 <MX_SPI1_Init+0x60>)
 800375a:	2200      	movs	r2, #0
 800375c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800375e:	4b0e      	ldr	r3, [pc, #56]	; (8003798 <MX_SPI1_Init+0x60>)
 8003760:	2201      	movs	r2, #1
 8003762:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003764:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <MX_SPI1_Init+0x60>)
 8003766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800376a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800376c:	4b0a      	ldr	r3, [pc, #40]	; (8003798 <MX_SPI1_Init+0x60>)
 800376e:	2218      	movs	r2, #24
 8003770:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003772:	4b09      	ldr	r3, [pc, #36]	; (8003798 <MX_SPI1_Init+0x60>)
 8003774:	2200      	movs	r2, #0
 8003776:	621a      	str	r2, [r3, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003778:	4b07      	ldr	r3, [pc, #28]	; (8003798 <MX_SPI1_Init+0x60>)
 800377a:	2200      	movs	r2, #0
 800377c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800377e:	4b06      	ldr	r3, [pc, #24]	; (8003798 <MX_SPI1_Init+0x60>)
 8003780:	220a      	movs	r2, #10
 8003782:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003784:	4804      	ldr	r0, [pc, #16]	; (8003798 <MX_SPI1_Init+0x60>)
 8003786:	f004 fca5 	bl	80080d4 <HAL_SPI_Init>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <MX_SPI1_Init+0x5c>
  {
    Error_Handler();
 8003790:	f7ff ffcc 	bl	800372c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003794:	bf00      	nop
 8003796:	bd80      	pop	{r7, pc}
 8003798:	20000bbc 	.word	0x20000bbc
 800379c:	40013000 	.word	0x40013000

080037a0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80037a4:	4b16      	ldr	r3, [pc, #88]	; (8003800 <MX_SPI2_Init+0x60>)
 80037a6:	4a17      	ldr	r2, [pc, #92]	; (8003804 <MX_SPI2_Init+0x64>)
 80037a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80037aa:	4b15      	ldr	r3, [pc, #84]	; (8003800 <MX_SPI2_Init+0x60>)
 80037ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80037b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80037b2:	4b13      	ldr	r3, [pc, #76]	; (8003800 <MX_SPI2_Init+0x60>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80037b8:	4b11      	ldr	r3, [pc, #68]	; (8003800 <MX_SPI2_Init+0x60>)
 80037ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037be:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80037c0:	4b0f      	ldr	r3, [pc, #60]	; (8003800 <MX_SPI2_Init+0x60>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80037c6:	4b0e      	ldr	r3, [pc, #56]	; (8003800 <MX_SPI2_Init+0x60>)
 80037c8:	2201      	movs	r2, #1
 80037ca:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80037cc:	4b0c      	ldr	r3, [pc, #48]	; (8003800 <MX_SPI2_Init+0x60>)
 80037ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037d2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80037d4:	4b0a      	ldr	r3, [pc, #40]	; (8003800 <MX_SPI2_Init+0x60>)
 80037d6:	2218      	movs	r2, #24
 80037d8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037da:	4b09      	ldr	r3, [pc, #36]	; (8003800 <MX_SPI2_Init+0x60>)
 80037dc:	2200      	movs	r2, #0
 80037de:	621a      	str	r2, [r3, #32]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037e0:	4b07      	ldr	r3, [pc, #28]	; (8003800 <MX_SPI2_Init+0x60>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80037e6:	4b06      	ldr	r3, [pc, #24]	; (8003800 <MX_SPI2_Init+0x60>)
 80037e8:	220a      	movs	r2, #10
 80037ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80037ec:	4804      	ldr	r0, [pc, #16]	; (8003800 <MX_SPI2_Init+0x60>)
 80037ee:	f004 fc71 	bl	80080d4 <HAL_SPI_Init>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <MX_SPI2_Init+0x5c>
  {
    Error_Handler();
 80037f8:	f7ff ff98 	bl	800372c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	20000c14 	.word	0x20000c14
 8003804:	40003800 	.word	0x40003800

08003808 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08c      	sub	sp, #48	; 0x30
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003810:	f107 031c 	add.w	r3, r7, #28
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]
 800381e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a32      	ldr	r2, [pc, #200]	; (80038f0 <HAL_SPI_MspInit+0xe8>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d130      	bne.n	800388c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800382a:	4b32      	ldr	r3, [pc, #200]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	4a31      	ldr	r2, [pc, #196]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 8003830:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003834:	6213      	str	r3, [r2, #32]
 8003836:	4b2f      	ldr	r3, [pc, #188]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800383e:	61bb      	str	r3, [r7, #24]
 8003840:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003842:	4b2c      	ldr	r3, [pc, #176]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	4a2b      	ldr	r2, [pc, #172]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	61d3      	str	r3, [r2, #28]
 800384e:	4b29      	ldr	r3, [pc, #164]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	617b      	str	r3, [r7, #20]
 8003858:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800385a:	23e0      	movs	r3, #224	; 0xe0
 800385c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385e:	2302      	movs	r3, #2
 8003860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003862:	2300      	movs	r3, #0
 8003864:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003866:	2303      	movs	r3, #3
 8003868:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800386a:	2305      	movs	r3, #5
 800386c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386e:	f107 031c 	add.w	r3, r7, #28
 8003872:	4619      	mov	r1, r3
 8003874:	4820      	ldr	r0, [pc, #128]	; (80038f8 <HAL_SPI_MspInit+0xf0>)
 8003876:	f001 f8c3 	bl	8004a00 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 800387a:	2200      	movs	r2, #0
 800387c:	2101      	movs	r1, #1
 800387e:	2023      	movs	r0, #35	; 0x23
 8003880:	f000 fce9 	bl	8004256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003884:	2023      	movs	r0, #35	; 0x23
 8003886:	f000 fd02 	bl	800428e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800388a:	e02d      	b.n	80038e8 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1a      	ldr	r2, [pc, #104]	; (80038fc <HAL_SPI_MspInit+0xf4>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d128      	bne.n	80038e8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003896:	4b17      	ldr	r3, [pc, #92]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	4a16      	ldr	r2, [pc, #88]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 800389c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a0:	6253      	str	r3, [r2, #36]	; 0x24
 80038a2:	4b14      	ldr	r3, [pc, #80]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ae:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	4a10      	ldr	r2, [pc, #64]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 80038b4:	f043 0302 	orr.w	r3, r3, #2
 80038b8:	61d3      	str	r3, [r2, #28]
 80038ba:	4b0e      	ldr	r3, [pc, #56]	; (80038f4 <HAL_SPI_MspInit+0xec>)
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80038c6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80038ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038cc:	2302      	movs	r3, #2
 80038ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d0:	2300      	movs	r3, #0
 80038d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d4:	2303      	movs	r3, #3
 80038d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80038d8:	2305      	movs	r3, #5
 80038da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038dc:	f107 031c 	add.w	r3, r7, #28
 80038e0:	4619      	mov	r1, r3
 80038e2:	4807      	ldr	r0, [pc, #28]	; (8003900 <HAL_SPI_MspInit+0xf8>)
 80038e4:	f001 f88c 	bl	8004a00 <HAL_GPIO_Init>
}
 80038e8:	bf00      	nop
 80038ea:	3730      	adds	r7, #48	; 0x30
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40013000 	.word	0x40013000
 80038f4:	40023800 	.word	0x40023800
 80038f8:	40020000 	.word	0x40020000
 80038fc:	40003800 	.word	0x40003800
 8003900:	40020400 	.word	0x40020400

08003904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800390a:	4b26      	ldr	r3, [pc, #152]	; (80039a4 <HAL_MspInit+0xa0>)
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	4a25      	ldr	r2, [pc, #148]	; (80039a4 <HAL_MspInit+0xa0>)
 8003910:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003914:	6253      	str	r3, [r2, #36]	; 0x24
 8003916:	4b23      	ldr	r3, [pc, #140]	; (80039a4 <HAL_MspInit+0xa0>)
 8003918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003922:	4b20      	ldr	r3, [pc, #128]	; (80039a4 <HAL_MspInit+0xa0>)
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	4a1f      	ldr	r2, [pc, #124]	; (80039a4 <HAL_MspInit+0xa0>)
 8003928:	f043 0301 	orr.w	r3, r3, #1
 800392c:	6213      	str	r3, [r2, #32]
 800392e:	4b1d      	ldr	r3, [pc, #116]	; (80039a4 <HAL_MspInit+0xa0>)
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	60bb      	str	r3, [r7, #8]
 8003938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800393a:	4b1a      	ldr	r3, [pc, #104]	; (80039a4 <HAL_MspInit+0xa0>)
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	4a19      	ldr	r2, [pc, #100]	; (80039a4 <HAL_MspInit+0xa0>)
 8003940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003944:	6253      	str	r3, [r2, #36]	; 0x24
 8003946:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_MspInit+0xa0>)
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800394e:	607b      	str	r3, [r7, #4]
 8003950:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8003952:	2200      	movs	r2, #0
 8003954:	2101      	movs	r1, #1
 8003956:	f06f 000b 	mvn.w	r0, #11
 800395a:	f000 fc7c 	bl	8004256 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 800395e:	2200      	movs	r2, #0
 8003960:	2101      	movs	r1, #1
 8003962:	f06f 000a 	mvn.w	r0, #10
 8003966:	f000 fc76 	bl	8004256 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 800396a:	2200      	movs	r2, #0
 800396c:	2101      	movs	r1, #1
 800396e:	f06f 0009 	mvn.w	r0, #9
 8003972:	f000 fc70 	bl	8004256 <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 1, 0);
 8003976:	2200      	movs	r2, #0
 8003978:	2101      	movs	r1, #1
 800397a:	f06f 0004 	mvn.w	r0, #4
 800397e:	f000 fc6a 	bl	8004256 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8003982:	2200      	movs	r2, #0
 8003984:	2101      	movs	r1, #1
 8003986:	f06f 0003 	mvn.w	r0, #3
 800398a:	f000 fc64 	bl	8004256 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 800398e:	2200      	movs	r2, #0
 8003990:	2101      	movs	r1, #1
 8003992:	f06f 0001 	mvn.w	r0, #1
 8003996:	f000 fc5e 	bl	8004256 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023800 	.word	0x40023800

080039a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80039ac:	e7fe      	b.n	80039ac <NMI_Handler+0x4>

080039ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039ae:	b480      	push	{r7}
 80039b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039b2:	e7fe      	b.n	80039b2 <HardFault_Handler+0x4>

080039b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039b8:	e7fe      	b.n	80039b8 <MemManage_Handler+0x4>

080039ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039ba:	b480      	push	{r7}
 80039bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039be:	e7fe      	b.n	80039be <BusFault_Handler+0x4>

080039c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039c4:	e7fe      	b.n	80039c4 <UsageFault_Handler+0x4>

080039c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039c6:	b480      	push	{r7}
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80039ca:	bf00      	nop
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bc80      	pop	{r7}
 80039d0:	4770      	bx	lr

080039d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039d2:	b480      	push	{r7}
 80039d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039d6:	bf00      	nop
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr

080039de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039de:	b480      	push	{r7}
 80039e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039e2:	bf00      	nop
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr

080039ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039ee:	f000 fb1d 	bl	800402c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039f2:	bf00      	nop
 80039f4:	bd80      	pop	{r7, pc}
	...

080039f8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt.
  */
void USB_LP_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80039fc:	4802      	ldr	r0, [pc, #8]	; (8003a08 <USB_LP_IRQHandler+0x10>)
 80039fe:	f002 fa5f 	bl	8005ec0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20001334 	.word	0x20001334

08003a0c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encode_Push_Pin);
 8003a10:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003a14:	f001 f9a4 	bl	8004d60 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003a18:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003a1c:	f001 f9a0 	bl	8004d60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a20:	bf00      	nop
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003a28:	4802      	ldr	r0, [pc, #8]	; (8003a34 <TIM3_IRQHandler+0x10>)
 8003a2a:	f005 fb23 	bl	8009074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003a2e:	bf00      	nop
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000c70 	.word	0x20000c70

08003a38 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003a3c:	4802      	ldr	r0, [pc, #8]	; (8003a48 <SPI1_IRQHandler+0x10>)
 8003a3e:	f004 ffb5 	bl	80089ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003a42:	bf00      	nop
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	20000bbc 	.word	0x20000bbc

08003a4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Start_button_Pin);
 8003a50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a54:	f001 f984 	bl	8004d60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a58:	bf00      	nop
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
	return 1;
 8003a60:	2301      	movs	r3, #1
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bc80      	pop	{r7}
 8003a68:	4770      	bx	lr

08003a6a <_kill>:

int _kill(int pid, int sig)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
 8003a72:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a74:	f00a fba8 	bl	800e1c8 <__errno>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2216      	movs	r2, #22
 8003a7c:	601a      	str	r2, [r3, #0]
	return -1;
 8003a7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <_exit>:

void _exit (int status)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b082      	sub	sp, #8
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003a92:	f04f 31ff 	mov.w	r1, #4294967295
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff ffe7 	bl	8003a6a <_kill>
	while (1) {}		/* Make sure we hang here */
 8003a9c:	e7fe      	b.n	8003a9c <_exit+0x12>

08003a9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b086      	sub	sp, #24
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	60f8      	str	r0, [r7, #12]
 8003aa6:	60b9      	str	r1, [r7, #8]
 8003aa8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	e00a      	b.n	8003ac6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003ab0:	f3af 8000 	nop.w
 8003ab4:	4601      	mov	r1, r0
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	1c5a      	adds	r2, r3, #1
 8003aba:	60ba      	str	r2, [r7, #8]
 8003abc:	b2ca      	uxtb	r2, r1
 8003abe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	dbf0      	blt.n	8003ab0 <_read+0x12>
	}

return len;
 8003ace:	687b      	ldr	r3, [r7, #4]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	e009      	b.n	8003afe <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	60ba      	str	r2, [r7, #8]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	3301      	adds	r3, #1
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	dbf1      	blt.n	8003aea <_write+0x12>
	}
	return len;
 8003b06:	687b      	ldr	r3, [r7, #4]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <_close>:

int _close(int file)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
	return -1;
 8003b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b36:	605a      	str	r2, [r3, #4]
	return 0;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr

08003b44 <_isatty>:

int _isatty(int file)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
	return 1;
 8003b4c:	2301      	movs	r3, #1
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr

08003b58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
	return 0;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3714      	adds	r7, #20
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr

08003b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b78:	4a14      	ldr	r2, [pc, #80]	; (8003bcc <_sbrk+0x5c>)
 8003b7a:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <_sbrk+0x60>)
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b84:	4b13      	ldr	r3, [pc, #76]	; (8003bd4 <_sbrk+0x64>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d102      	bne.n	8003b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b8c:	4b11      	ldr	r3, [pc, #68]	; (8003bd4 <_sbrk+0x64>)
 8003b8e:	4a12      	ldr	r2, [pc, #72]	; (8003bd8 <_sbrk+0x68>)
 8003b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b92:	4b10      	ldr	r3, [pc, #64]	; (8003bd4 <_sbrk+0x64>)
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4413      	add	r3, r2
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d207      	bcs.n	8003bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ba0:	f00a fb12 	bl	800e1c8 <__errno>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	220c      	movs	r2, #12
 8003ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003baa:	f04f 33ff 	mov.w	r3, #4294967295
 8003bae:	e009      	b.n	8003bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bb0:	4b08      	ldr	r3, [pc, #32]	; (8003bd4 <_sbrk+0x64>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bb6:	4b07      	ldr	r3, [pc, #28]	; (8003bd4 <_sbrk+0x64>)
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	4a05      	ldr	r2, [pc, #20]	; (8003bd4 <_sbrk+0x64>)
 8003bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3718      	adds	r7, #24
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20004000 	.word	0x20004000
 8003bd0:	00000400 	.word	0x00000400
 8003bd4:	20000c6c 	.word	0x20000c6c
 8003bd8:	20001850 	.word	0x20001850

08003bdc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003be0:	bf00      	nop
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bc80      	pop	{r7}
 8003be6:	4770      	bx	lr

08003be8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bee:	f107 0308 	add.w	r3, r7, #8
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	605a      	str	r2, [r3, #4]
 8003bf8:	609a      	str	r2, [r3, #8]
 8003bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bfc:	463b      	mov	r3, r7
 8003bfe:	2200      	movs	r2, #0
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003c04:	4b1d      	ldr	r3, [pc, #116]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c06:	4a1e      	ldr	r2, [pc, #120]	; (8003c80 <MX_TIM3_Init+0x98>)
 8003c08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000 -1;
 8003c0a:	4b1c      	ldr	r3, [pc, #112]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c0c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8003c10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c12:	4b1a      	ldr	r3, [pc, #104]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500 -1;
 8003c18:	4b18      	ldr	r3, [pc, #96]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c1a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003c1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c20:	4b16      	ldr	r3, [pc, #88]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c26:	4b15      	ldr	r3, [pc, #84]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003c2c:	4813      	ldr	r0, [pc, #76]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c2e:	f005 f8f1 	bl	8008e14 <HAL_TIM_Base_Init>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003c38:	f7ff fd78 	bl	800372c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003c42:	f107 0308 	add.w	r3, r7, #8
 8003c46:	4619      	mov	r1, r3
 8003c48:	480c      	ldr	r0, [pc, #48]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c4a:	f005 faef 	bl	800922c <HAL_TIM_ConfigClockSource>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003c54:	f7ff fd6a 	bl	800372c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003c60:	463b      	mov	r3, r7
 8003c62:	4619      	mov	r1, r3
 8003c64:	4805      	ldr	r0, [pc, #20]	; (8003c7c <MX_TIM3_Init+0x94>)
 8003c66:	f005 fcc1 	bl	80095ec <HAL_TIMEx_MasterConfigSynchronization>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003c70:	f7ff fd5c 	bl	800372c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003c74:	bf00      	nop
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20000c70 	.word	0x20000c70
 8003c80:	40000400 	.word	0x40000400

08003c84 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b08c      	sub	sp, #48	; 0x30
 8003c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003c8a:	f107 030c 	add.w	r3, r7, #12
 8003c8e:	2224      	movs	r2, #36	; 0x24
 8003c90:	2100      	movs	r1, #0
 8003c92:	4618      	mov	r0, r3
 8003c94:	f00a fad0 	bl	800e238 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c98:	1d3b      	adds	r3, r7, #4
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003ca0:	4b20      	ldr	r3, [pc, #128]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003ca2:	4a21      	ldr	r2, [pc, #132]	; (8003d28 <MX_TIM4_Init+0xa4>)
 8003ca4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003ca6:	4b1f      	ldr	r3, [pc, #124]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cac:	4b1d      	ldr	r3, [pc, #116]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003cb2:	4b1c      	ldr	r3, [pc, #112]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003cb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003cb8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cba:	4b1a      	ldr	r3, [pc, #104]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cc0:	4b18      	ldr	r3, [pc, #96]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003cea:	f107 030c 	add.w	r3, r7, #12
 8003cee:	4619      	mov	r1, r3
 8003cf0:	480c      	ldr	r0, [pc, #48]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003cf2:	f005 f921 	bl	8008f38 <HAL_TIM_Encoder_Init>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d001      	beq.n	8003d00 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003cfc:	f7ff fd16 	bl	800372c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d00:	2300      	movs	r3, #0
 8003d02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003d08:	1d3b      	adds	r3, r7, #4
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4805      	ldr	r0, [pc, #20]	; (8003d24 <MX_TIM4_Init+0xa0>)
 8003d0e:	f005 fc6d 	bl	80095ec <HAL_TIMEx_MasterConfigSynchronization>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8003d18:	f7ff fd08 	bl	800372c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003d1c:	bf00      	nop
 8003d1e:	3730      	adds	r7, #48	; 0x30
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	20000cb0 	.word	0x20000cb0
 8003d28:	40000800 	.word	0x40000800

08003d2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a0d      	ldr	r2, [pc, #52]	; (8003d70 <HAL_TIM_Base_MspInit+0x44>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d113      	bne.n	8003d66 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	; (8003d74 <HAL_TIM_Base_MspInit+0x48>)
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d42:	4a0c      	ldr	r2, [pc, #48]	; (8003d74 <HAL_TIM_Base_MspInit+0x48>)
 8003d44:	f043 0302 	orr.w	r3, r3, #2
 8003d48:	6253      	str	r3, [r2, #36]	; 0x24
 8003d4a:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <HAL_TIM_Base_MspInit+0x48>)
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003d56:	2200      	movs	r2, #0
 8003d58:	2100      	movs	r1, #0
 8003d5a:	201d      	movs	r0, #29
 8003d5c:	f000 fa7b 	bl	8004256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003d60:	201d      	movs	r0, #29
 8003d62:	f000 fa94 	bl	800428e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003d66:	bf00      	nop
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40000400 	.word	0x40000400
 8003d74:	40023800 	.word	0x40023800

08003d78 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	; 0x28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d80:	f107 0314 	add.w	r3, r7, #20
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	609a      	str	r2, [r3, #8]
 8003d8c:	60da      	str	r2, [r3, #12]
 8003d8e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a17      	ldr	r2, [pc, #92]	; (8003df4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d127      	bne.n	8003dea <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d9a:	4b17      	ldr	r3, [pc, #92]	; (8003df8 <HAL_TIM_Encoder_MspInit+0x80>)
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9e:	4a16      	ldr	r2, [pc, #88]	; (8003df8 <HAL_TIM_Encoder_MspInit+0x80>)
 8003da0:	f043 0304 	orr.w	r3, r3, #4
 8003da4:	6253      	str	r3, [r2, #36]	; 0x24
 8003da6:	4b14      	ldr	r3, [pc, #80]	; (8003df8 <HAL_TIM_Encoder_MspInit+0x80>)
 8003da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003daa:	f003 0304 	and.w	r3, r3, #4
 8003dae:	613b      	str	r3, [r7, #16]
 8003db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003db2:	4b11      	ldr	r3, [pc, #68]	; (8003df8 <HAL_TIM_Encoder_MspInit+0x80>)
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	4a10      	ldr	r2, [pc, #64]	; (8003df8 <HAL_TIM_Encoder_MspInit+0x80>)
 8003db8:	f043 0302 	orr.w	r3, r3, #2
 8003dbc:	61d3      	str	r3, [r2, #28]
 8003dbe:	4b0e      	ldr	r3, [pc, #56]	; (8003df8 <HAL_TIM_Encoder_MspInit+0x80>)
 8003dc0:	69db      	ldr	r3, [r3, #28]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	60fb      	str	r3, [r7, #12]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = Encode_A_Pin|Encode_B_Pin;
 8003dca:	23c0      	movs	r3, #192	; 0xc0
 8003dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dce:	2302      	movs	r3, #2
 8003dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003dda:	2302      	movs	r3, #2
 8003ddc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dde:	f107 0314 	add.w	r3, r7, #20
 8003de2:	4619      	mov	r1, r3
 8003de4:	4805      	ldr	r0, [pc, #20]	; (8003dfc <HAL_TIM_Encoder_MspInit+0x84>)
 8003de6:	f000 fe0b 	bl	8004a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003dea:	bf00      	nop
 8003dec:	3728      	adds	r7, #40	; 0x28
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40000800 	.word	0x40000800
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	40020400 	.word	0x40020400

08003e00 <TMP117_get_Temperature>:
   @Description   Function gives to us ambient temperature
   @Parameter     I2C_HandleTypeDef ->  HAL_I2C Handle
   @Return value  Float
 */
uint16_t TMP117_get_Temperature             (I2C_HandleTypeDef i2c)
{
 8003e00:	b084      	sub	sp, #16
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b084      	sub	sp, #16
 8003e06:	af02      	add	r7, sp, #8
 8003e08:	f107 0c10 	add.w	ip, r7, #16
 8003e0c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      static uint8_t buf[3];
      int16_t tmpx=0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	80fb      	strh	r3, [r7, #6]
      buf[0]=TMP117_TemperatureRegister;
 8003e14:	4b18      	ldr	r3, [pc, #96]	; (8003e78 <TMP117_get_Temperature+0x78>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	701a      	strb	r2, [r3, #0]

//      buf[0]=TMP117_ConfigurationRegister;

      HAL_I2C_Master_Transmit(&i2c,TMP117_DeviceID,buf,1,100);
 8003e1a:	4b18      	ldr	r3, [pc, #96]	; (8003e7c <TMP117_get_Temperature+0x7c>)
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	b299      	uxth	r1, r3
 8003e20:	2364      	movs	r3, #100	; 0x64
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	2301      	movs	r3, #1
 8003e26:	4a14      	ldr	r2, [pc, #80]	; (8003e78 <TMP117_get_Temperature+0x78>)
 8003e28:	f107 0010 	add.w	r0, r7, #16
 8003e2c:	f001 f8f4 	bl	8005018 <HAL_I2C_Master_Transmit>
      HAL_Delay(1);
 8003e30:	2001      	movs	r0, #1
 8003e32:	f000 f917 	bl	8004064 <HAL_Delay>
      HAL_I2C_Master_Receive(&i2c,TMP117_DeviceID,buf,2,1000);
 8003e36:	4b11      	ldr	r3, [pc, #68]	; (8003e7c <TMP117_get_Temperature+0x7c>)
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	b299      	uxth	r1, r3
 8003e3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	2302      	movs	r3, #2
 8003e44:	4a0c      	ldr	r2, [pc, #48]	; (8003e78 <TMP117_get_Temperature+0x78>)
 8003e46:	f107 0010 	add.w	r0, r7, #16
 8003e4a:	f001 f9e3 	bl	8005214 <HAL_I2C_Master_Receive>
      tmpx=buf[0];
 8003e4e:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <TMP117_get_Temperature+0x78>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	80fb      	strh	r3, [r7, #6]
      tmpx<<=8;
 8003e54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e58:	021b      	lsls	r3, r3, #8
 8003e5a:	80fb      	strh	r3, [r7, #6]
      tmpx|=buf[1];
 8003e5c:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <TMP117_get_Temperature+0x78>)
 8003e5e:	785b      	ldrb	r3, [r3, #1]
 8003e60:	b21a      	sxth	r2, r3
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	80fb      	strh	r3, [r7, #6]

      return tmpx;
 8003e68:	88fb      	ldrh	r3, [r7, #6]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e74:	b004      	add	sp, #16
 8003e76:	4770      	bx	lr
 8003e78:	20000cf0 	.word	0x20000cf0
 8003e7c:	20000698 	.word	0x20000698

08003e80 <TMP117_set_Configuration>:
                  uint8_t first     ->  [15:8]
                  uint8_t second    ->  [7:0]
   @Return value  void
 */
void TMP117_set_Configuration            (I2C_HandleTypeDef i2c,uint8_t first,uint8_t second)
{
 8003e80:	b084      	sub	sp, #16
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b082      	sub	sp, #8
 8003e86:	af02      	add	r7, sp, #8
 8003e88:	f107 0c08 	add.w	ip, r7, #8
 8003e8c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      static uint8_t buf[3];
      buf[0]=TMP117_ConfigurationRegister;
 8003e90:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <TMP117_set_Configuration+0x50>)
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]
      buf[1]=first;
 8003e96:	4a0e      	ldr	r2, [pc, #56]	; (8003ed0 <TMP117_set_Configuration+0x50>)
 8003e98:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8003e9c:	7053      	strb	r3, [r2, #1]
      buf[2]=second;
 8003e9e:	4a0c      	ldr	r2, [pc, #48]	; (8003ed0 <TMP117_set_Configuration+0x50>)
 8003ea0:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8003ea4:	7093      	strb	r3, [r2, #2]

      HAL_I2C_Master_Transmit(&i2c,TMP117_DeviceID,buf,2,100);
 8003ea6:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <TMP117_set_Configuration+0x54>)
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	b299      	uxth	r1, r3
 8003eac:	2364      	movs	r3, #100	; 0x64
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	4a07      	ldr	r2, [pc, #28]	; (8003ed0 <TMP117_set_Configuration+0x50>)
 8003eb4:	f107 0008 	add.w	r0, r7, #8
 8003eb8:	f001 f8ae 	bl	8005018 <HAL_I2C_Master_Transmit>
      HAL_Delay(1);
 8003ebc:	2001      	movs	r0, #1
 8003ebe:	f000 f8d1 	bl	8004064 <HAL_Delay>
}
 8003ec2:	bf00      	nop
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003eca:	b004      	add	sp, #16
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000cf4 	.word	0x20000cf4
 8003ed4:	20000698 	.word	0x20000698

08003ed8 <TMP117_Initialization>:
   @Description   Custom Parameters for Sensor
   @Parameter     I2C_HandleTypeDef ->  HAL_I2C Handle
   @Return value  void
 */
void TMP117_Initialization               (I2C_HandleTypeDef i2c)
{
 8003ed8:	b084      	sub	sp, #16
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b094      	sub	sp, #80	; 0x50
 8003ede:	af14      	add	r7, sp, #80	; 0x50
 8003ee0:	f107 0c08 	add.w	ip, r7, #8
 8003ee4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    TMP117_set_Configuration(i2c,0x02,0x22);
 8003ee8:	2322      	movs	r3, #34	; 0x22
 8003eea:	9312      	str	r3, [sp, #72]	; 0x48
 8003eec:	2302      	movs	r3, #2
 8003eee:	9311      	str	r3, [sp, #68]	; 0x44
 8003ef0:	4668      	mov	r0, sp
 8003ef2:	f107 0318 	add.w	r3, r7, #24
 8003ef6:	2244      	movs	r2, #68	; 0x44
 8003ef8:	4619      	mov	r1, r3
 8003efa:	f00a f98f 	bl	800e21c <memcpy>
 8003efe:	f107 0308 	add.w	r3, r7, #8
 8003f02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f04:	f7ff ffbc 	bl	8003e80 <TMP117_set_Configuration>
	HAL_Delay(100); // wait 1ms
 8003f08:	2064      	movs	r0, #100	; 0x64
 8003f0a:	f000 f8ab 	bl	8004064 <HAL_Delay>
	TMP117_set_Configuration(i2c,0x02,0x20);
 8003f0e:	2320      	movs	r3, #32
 8003f10:	9312      	str	r3, [sp, #72]	; 0x48
 8003f12:	2302      	movs	r3, #2
 8003f14:	9311      	str	r3, [sp, #68]	; 0x44
 8003f16:	4668      	mov	r0, sp
 8003f18:	f107 0318 	add.w	r3, r7, #24
 8003f1c:	2244      	movs	r2, #68	; 0x44
 8003f1e:	4619      	mov	r1, r3
 8003f20:	f00a f97c 	bl	800e21c <memcpy>
 8003f24:	f107 0308 	add.w	r3, r7, #8
 8003f28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f2a:	f7ff ffa9 	bl	8003e80 <TMP117_set_Configuration>
//      TMP117_set_Temperature_Offset(i2c,0x00,0x00); //Default Value
//      TMP117_set_LowLimit(i2c,0x12,0x80);           //Set 10 Celcius
//      TMP117_set_HighLimit(i2c,0x51,0x20);          //Set 40 Celcius
}
 8003f2e:	bf00      	nop
 8003f30:	46bd      	mov	sp, r7
 8003f32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f36:	b004      	add	sp, #16
 8003f38:	4770      	bx	lr
	...

08003f3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f3c:	480c      	ldr	r0, [pc, #48]	; (8003f70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f3e:	490d      	ldr	r1, [pc, #52]	; (8003f74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f40:	4a0d      	ldr	r2, [pc, #52]	; (8003f78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f44:	e002      	b.n	8003f4c <LoopCopyDataInit>

08003f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f4a:	3304      	adds	r3, #4

08003f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f50:	d3f9      	bcc.n	8003f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f52:	4a0a      	ldr	r2, [pc, #40]	; (8003f7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f54:	4c0a      	ldr	r4, [pc, #40]	; (8003f80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f58:	e001      	b.n	8003f5e <LoopFillZerobss>

08003f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f5c:	3204      	adds	r2, #4

08003f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f60:	d3fb      	bcc.n	8003f5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003f62:	f7ff fe3b 	bl	8003bdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f66:	f00a f935 	bl	800e1d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f6a:	f7fe fc73 	bl	8002854 <main>
  bx lr
 8003f6e:	4770      	bx	lr
  ldr r0, =_sdata
 8003f70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f74:	200009e8 	.word	0x200009e8
  ldr r2, =_sidata
 8003f78:	08012cb8 	.word	0x08012cb8
  ldr r2, =_sbss
 8003f7c:	200009e8 	.word	0x200009e8
  ldr r4, =_ebss
 8003f80:	20001850 	.word	0x20001850

08003f84 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f84:	e7fe      	b.n	8003f84 <ADC1_IRQHandler>

08003f86 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f90:	2003      	movs	r0, #3
 8003f92:	f000 f955 	bl	8004240 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f96:	200f      	movs	r0, #15
 8003f98:	f000 f80e 	bl	8003fb8 <HAL_InitTick>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	71fb      	strb	r3, [r7, #7]
 8003fa6:	e001      	b.n	8003fac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fa8:	f7ff fcac 	bl	8003904 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fac:	79fb      	ldrb	r3, [r7, #7]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003fc4:	4b16      	ldr	r3, [pc, #88]	; (8004020 <HAL_InitTick+0x68>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d022      	beq.n	8004012 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003fcc:	4b15      	ldr	r3, [pc, #84]	; (8004024 <HAL_InitTick+0x6c>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b13      	ldr	r3, [pc, #76]	; (8004020 <HAL_InitTick+0x68>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003fd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f000 f962 	bl	80042aa <HAL_SYSTICK_Config>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10f      	bne.n	800400c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2b0f      	cmp	r3, #15
 8003ff0:	d809      	bhi.n	8004006 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	6879      	ldr	r1, [r7, #4]
 8003ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8003ffa:	f000 f92c 	bl	8004256 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ffe:	4a0a      	ldr	r2, [pc, #40]	; (8004028 <HAL_InitTick+0x70>)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	e007      	b.n	8004016 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	73fb      	strb	r3, [r7, #15]
 800400a:	e004      	b.n	8004016 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	73fb      	strb	r3, [r7, #15]
 8004010:	e001      	b.n	8004016 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004016:	7bfb      	ldrb	r3, [r7, #15]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	200006a0 	.word	0x200006a0
 8004024:	20000694 	.word	0x20000694
 8004028:	2000069c 	.word	0x2000069c

0800402c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004030:	4b05      	ldr	r3, [pc, #20]	; (8004048 <HAL_IncTick+0x1c>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b05      	ldr	r3, [pc, #20]	; (800404c <HAL_IncTick+0x20>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4413      	add	r3, r2
 800403a:	4a03      	ldr	r2, [pc, #12]	; (8004048 <HAL_IncTick+0x1c>)
 800403c:	6013      	str	r3, [r2, #0]
}
 800403e:	bf00      	nop
 8004040:	46bd      	mov	sp, r7
 8004042:	bc80      	pop	{r7}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	20000cf8 	.word	0x20000cf8
 800404c:	200006a0 	.word	0x200006a0

08004050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004050:	b480      	push	{r7}
 8004052:	af00      	add	r7, sp, #0
  return uwTick;
 8004054:	4b02      	ldr	r3, [pc, #8]	; (8004060 <HAL_GetTick+0x10>)
 8004056:	681b      	ldr	r3, [r3, #0]
}
 8004058:	4618      	mov	r0, r3
 800405a:	46bd      	mov	sp, r7
 800405c:	bc80      	pop	{r7}
 800405e:	4770      	bx	lr
 8004060:	20000cf8 	.word	0x20000cf8

08004064 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800406c:	f7ff fff0 	bl	8004050 <HAL_GetTick>
 8004070:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407c:	d004      	beq.n	8004088 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800407e:	4b09      	ldr	r3, [pc, #36]	; (80040a4 <HAL_Delay+0x40>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	4413      	add	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004088:	bf00      	nop
 800408a:	f7ff ffe1 	bl	8004050 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	429a      	cmp	r2, r3
 8004098:	d8f7      	bhi.n	800408a <HAL_Delay+0x26>
  {
  }
}
 800409a:	bf00      	nop
 800409c:	bf00      	nop
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	200006a0 	.word	0x200006a0

080040a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b085      	sub	sp, #20
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040b8:	4b0c      	ldr	r3, [pc, #48]	; (80040ec <__NVIC_SetPriorityGrouping+0x44>)
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040c4:	4013      	ands	r3, r2
 80040c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040da:	4a04      	ldr	r2, [pc, #16]	; (80040ec <__NVIC_SetPriorityGrouping+0x44>)
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	60d3      	str	r3, [r2, #12]
}
 80040e0:	bf00      	nop
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc80      	pop	{r7}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000ed00 	.word	0xe000ed00

080040f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040f4:	4b04      	ldr	r3, [pc, #16]	; (8004108 <__NVIC_GetPriorityGrouping+0x18>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	0a1b      	lsrs	r3, r3, #8
 80040fa:	f003 0307 	and.w	r3, r3, #7
}
 80040fe:	4618      	mov	r0, r3
 8004100:	46bd      	mov	sp, r7
 8004102:	bc80      	pop	{r7}
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	e000ed00 	.word	0xe000ed00

0800410c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	4603      	mov	r3, r0
 8004114:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411a:	2b00      	cmp	r3, #0
 800411c:	db0b      	blt.n	8004136 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	f003 021f 	and.w	r2, r3, #31
 8004124:	4906      	ldr	r1, [pc, #24]	; (8004140 <__NVIC_EnableIRQ+0x34>)
 8004126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	2001      	movs	r0, #1
 800412e:	fa00 f202 	lsl.w	r2, r0, r2
 8004132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004136:	bf00      	nop
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	bc80      	pop	{r7}
 800413e:	4770      	bx	lr
 8004140:	e000e100 	.word	0xe000e100

08004144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	4603      	mov	r3, r0
 800414c:	6039      	str	r1, [r7, #0]
 800414e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004154:	2b00      	cmp	r3, #0
 8004156:	db0a      	blt.n	800416e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	b2da      	uxtb	r2, r3
 800415c:	490c      	ldr	r1, [pc, #48]	; (8004190 <__NVIC_SetPriority+0x4c>)
 800415e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004162:	0112      	lsls	r2, r2, #4
 8004164:	b2d2      	uxtb	r2, r2
 8004166:	440b      	add	r3, r1
 8004168:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800416c:	e00a      	b.n	8004184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	b2da      	uxtb	r2, r3
 8004172:	4908      	ldr	r1, [pc, #32]	; (8004194 <__NVIC_SetPriority+0x50>)
 8004174:	79fb      	ldrb	r3, [r7, #7]
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	3b04      	subs	r3, #4
 800417c:	0112      	lsls	r2, r2, #4
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	440b      	add	r3, r1
 8004182:	761a      	strb	r2, [r3, #24]
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	e000e100 	.word	0xe000e100
 8004194:	e000ed00 	.word	0xe000ed00

08004198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004198:	b480      	push	{r7}
 800419a:	b089      	sub	sp, #36	; 0x24
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 0307 	and.w	r3, r3, #7
 80041aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	f1c3 0307 	rsb	r3, r3, #7
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	bf28      	it	cs
 80041b6:	2304      	movcs	r3, #4
 80041b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	3304      	adds	r3, #4
 80041be:	2b06      	cmp	r3, #6
 80041c0:	d902      	bls.n	80041c8 <NVIC_EncodePriority+0x30>
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	3b03      	subs	r3, #3
 80041c6:	e000      	b.n	80041ca <NVIC_EncodePriority+0x32>
 80041c8:	2300      	movs	r3, #0
 80041ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041cc:	f04f 32ff 	mov.w	r2, #4294967295
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	43da      	mvns	r2, r3
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	401a      	ands	r2, r3
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041e0:	f04f 31ff 	mov.w	r1, #4294967295
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	fa01 f303 	lsl.w	r3, r1, r3
 80041ea:	43d9      	mvns	r1, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041f0:	4313      	orrs	r3, r2
         );
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3724      	adds	r7, #36	; 0x24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr

080041fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3b01      	subs	r3, #1
 8004208:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800420c:	d301      	bcc.n	8004212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800420e:	2301      	movs	r3, #1
 8004210:	e00f      	b.n	8004232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004212:	4a0a      	ldr	r2, [pc, #40]	; (800423c <SysTick_Config+0x40>)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3b01      	subs	r3, #1
 8004218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800421a:	210f      	movs	r1, #15
 800421c:	f04f 30ff 	mov.w	r0, #4294967295
 8004220:	f7ff ff90 	bl	8004144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004224:	4b05      	ldr	r3, [pc, #20]	; (800423c <SysTick_Config+0x40>)
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800422a:	4b04      	ldr	r3, [pc, #16]	; (800423c <SysTick_Config+0x40>)
 800422c:	2207      	movs	r2, #7
 800422e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	e000e010 	.word	0xe000e010

08004240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7ff ff2d 	bl	80040a8 <__NVIC_SetPriorityGrouping>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b086      	sub	sp, #24
 800425a:	af00      	add	r7, sp, #0
 800425c:	4603      	mov	r3, r0
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	607a      	str	r2, [r7, #4]
 8004262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004268:	f7ff ff42 	bl	80040f0 <__NVIC_GetPriorityGrouping>
 800426c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	68b9      	ldr	r1, [r7, #8]
 8004272:	6978      	ldr	r0, [r7, #20]
 8004274:	f7ff ff90 	bl	8004198 <NVIC_EncodePriority>
 8004278:	4602      	mov	r2, r0
 800427a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427e:	4611      	mov	r1, r2
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff ff5f 	bl	8004144 <__NVIC_SetPriority>
}
 8004286:	bf00      	nop
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	4603      	mov	r3, r0
 8004296:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429c:	4618      	mov	r0, r3
 800429e:	f7ff ff35 	bl	800410c <__NVIC_EnableIRQ>
}
 80042a2:	bf00      	nop
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b082      	sub	sp, #8
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7ff ffa2 	bl	80041fc <SysTick_Config>
 80042b8:	4603      	mov	r3, r0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042ca:	2300      	movs	r3, #0
 80042cc:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d005      	beq.n	80042e6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2204      	movs	r2, #4
 80042de:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
 80042e4:	e029      	b.n	800433a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 020e 	bic.w	r2, r2, #14
 80042f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0201 	bic.w	r2, r2, #1
 8004304:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	f003 021c 	and.w	r2, r3, #28
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004312:	2101      	movs	r1, #1
 8004314:	fa01 f202 	lsl.w	r2, r1, r2
 8004318:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	4798      	blx	r3
    }
  }
  return status;
 800433a:	7bfb      	ldrb	r3, [r7, #15]
}
 800433c:	4618      	mov	r0, r3
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800434c:	f7ff fe80 	bl	8004050 <HAL_GetTick>
 8004350:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004352:	e010      	b.n	8004376 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435a:	d00c      	beq.n	8004376 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <FLASH_WaitForLastOperation+0x2e>
 8004362:	f7ff fe75 	bl	8004050 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	429a      	cmp	r2, r3
 8004370:	d201      	bcs.n	8004376 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e02f      	b.n	80043d6 <FLASH_WaitForLastOperation+0x92>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004376:	4b1a      	ldr	r3, [pc, #104]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b01      	cmp	r3, #1
 8004380:	d0e8      	beq.n	8004354 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004382:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b02      	cmp	r3, #2
 800438c:	d102      	bne.n	8004394 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800438e:	4b14      	ldr	r3, [pc, #80]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 8004390:	2202      	movs	r2, #2
 8004392:	619a      	str	r2, [r3, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004394:	4b12      	ldr	r3, [pc, #72]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800439c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043a0:	d014      	beq.n	80043cc <FLASH_WaitForLastOperation+0x88>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80043a2:	4b0f      	ldr	r3, [pc, #60]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80043aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043ae:	d00d      	beq.n	80043cc <FLASH_WaitForLastOperation+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) || 
#endif /* FLASH_SR_RDERR */
#if defined(FLASH_SR_OPTVERRUSR)
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERRUSR) || 
#endif /* FLASH_SR_OPTVERRUSR */
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR) || 
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80043b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043bc:	d006      	beq.n	80043cc <FLASH_WaitForLastOperation+0x88>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <FLASH_WaitForLastOperation+0x9c>)
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR) || 
 80043c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043ca:	d103      	bne.n	80043d4 <FLASH_WaitForLastOperation+0x90>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80043cc:	f000 f80a 	bl	80043e4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <FLASH_WaitForLastOperation+0x92>
  }

  /* There is no error flag set */
  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40023c00 	.word	0x40023c00

080043e4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80043ee:	4b26      	ldr	r3, [pc, #152]	; (8004488 <FLASH_SetErrorCode+0xa4>)
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043fa:	d109      	bne.n	8004410 <FLASH_SetErrorCode+0x2c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80043fc:	4b23      	ldr	r3, [pc, #140]	; (800448c <FLASH_SetErrorCode+0xa8>)
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	f043 0302 	orr.w	r3, r3, #2
 8004404:	4a21      	ldr	r2, [pc, #132]	; (800448c <FLASH_SetErrorCode+0xa8>)
 8004406:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_WRPERR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800440e:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8004410:	4b1d      	ldr	r3, [pc, #116]	; (8004488 <FLASH_SetErrorCode+0xa4>)
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004418:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800441c:	d109      	bne.n	8004432 <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800441e:	4b1b      	ldr	r3, [pc, #108]	; (800448c <FLASH_SetErrorCode+0xa8>)
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	4a19      	ldr	r2, [pc, #100]	; (800448c <FLASH_SetErrorCode+0xa8>)
 8004428:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_PGAERR;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004430:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8004432:	4b15      	ldr	r3, [pc, #84]	; (8004488 <FLASH_SetErrorCode+0xa4>)
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800443a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800443e:	d109      	bne.n	8004454 <FLASH_SetErrorCode+0x70>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8004440:	4b12      	ldr	r3, [pc, #72]	; (800448c <FLASH_SetErrorCode+0xa8>)
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	f043 0304 	orr.w	r3, r3, #4
 8004448:	4a10      	ldr	r2, [pc, #64]	; (800448c <FLASH_SetErrorCode+0xa8>)
 800444a:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_OPTVERR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004452:	607b      	str	r3, [r7, #4]
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTVUSR;
    flags |= FLASH_FLAG_OPTVERRUSR;
  }
#endif /* FLASH_SR_OPTVERRUSR */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8004454:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <FLASH_SetErrorCode+0xa4>)
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800445c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004460:	d109      	bne.n	8004476 <FLASH_SetErrorCode+0x92>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8004462:	4b0a      	ldr	r3, [pc, #40]	; (800448c <FLASH_SetErrorCode+0xa8>)
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	f043 0308 	orr.w	r3, r3, #8
 800446a:	4a08      	ldr	r2, [pc, #32]	; (800448c <FLASH_SetErrorCode+0xa8>)
 800446c:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_SIZERR;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004474:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004476:	4a04      	ldr	r2, [pc, #16]	; (8004488 <FLASH_SetErrorCode+0xa4>)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6193      	str	r3, [r2, #24]
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	bc80      	pop	{r7}
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	40023c00 	.word	0x40023c00
 800448c:	20000cfc 	.word	0x20000cfc

08004490 <HAL_FLASHEx_DATAEEPROM_Unlock>:
/**
  * @brief  Unlocks the data memory and FLASH_PECR register access.
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8004494:	4b09      	ldr	r3, [pc, #36]	; (80044bc <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b00      	cmp	r3, #0
 800449e:	d007      	beq.n	80044b0 <HAL_FLASHEx_DATAEEPROM_Unlock+0x20>
  {
    /* Unlocking the Data memory and FLASH_PECR register access*/
    FLASH->PEKEYR = FLASH_PEKEY1;
 80044a0:	4b06      	ldr	r3, [pc, #24]	; (80044bc <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 80044a2:	4a07      	ldr	r2, [pc, #28]	; (80044c0 <HAL_FLASHEx_DATAEEPROM_Unlock+0x30>)
 80044a4:	60da      	str	r2, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 80044a6:	4b05      	ldr	r3, [pc, #20]	; (80044bc <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 80044a8:	4a06      	ldr	r2, [pc, #24]	; (80044c4 <HAL_FLASHEx_DATAEEPROM_Unlock+0x34>)
 80044aa:	60da      	str	r2, [r3, #12]
  }
  else
  {
    return HAL_ERROR;
  }
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
 80044ae:	e000      	b.n	80044b2 <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
    return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bc80      	pop	{r7}
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	40023c00 	.word	0x40023c00
 80044c0:	89abcdef 	.word	0x89abcdef
 80044c4:	02030405 	.word	0x02030405

080044c8 <HAL_FLASHEx_DATAEEPROM_Lock>:
/**
  * @brief  Locks the Data memory and FLASH_PECR register access.
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 80044cc:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <HAL_FLASHEx_DATAEEPROM_Lock+0x1c>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	4a04      	ldr	r2, [pc, #16]	; (80044e4 <HAL_FLASHEx_DATAEEPROM_Lock+0x1c>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	46bd      	mov	sp, r7
 80044de:	bc80      	pop	{r7}
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	40023c00 	.word	0x40023c00

080044e8 <HAL_FLASHEx_DATAEEPROM_Erase>:
  *         and Flash program erase control register access(recommended to protect
  *         the DATA_EEPROM against possible unwanted operation).
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Erase(uint32_t TypeErase, uint32_t Address)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TYPEERASEDATA(TypeErase));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80044f6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80044fa:	f7ff ff23 	bl	8004344 <FLASH_WaitForLastOperation>
 80044fe:	4603      	mov	r3, r0
 8004500:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d11a      	bne.n	800453e <HAL_FLASHEx_DATAEEPROM_Erase+0x56>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004508:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <HAL_FLASHEx_DATAEEPROM_Erase+0x60>)
 800450a:	2200      	movs	r2, #0
 800450c:	615a      	str	r2, [r3, #20]

    if(TypeErase == FLASH_TYPEERASEDATA_WORD)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b02      	cmp	r3, #2
 8004512:	d102      	bne.n	800451a <HAL_FLASHEx_DATAEEPROM_Erase+0x32>
    {
      /* Write 00000000h to valid address in the data memory */
      *(__IO uint32_t *) Address = 0x00000000U;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	2200      	movs	r2, #0
 8004518:	601a      	str	r2, [r3, #0]
    }

    if(TypeErase == FLASH_TYPEERASEDATA_HALFWORD)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d102      	bne.n	8004526 <HAL_FLASHEx_DATAEEPROM_Erase+0x3e>
    {
      /* Write 0000h to valid address in the data memory */
      *(__IO uint16_t *) Address = (uint16_t)0x0000;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	2200      	movs	r2, #0
 8004524:	801a      	strh	r2, [r3, #0]
    }

    if(TypeErase == FLASH_TYPEERASEDATA_BYTE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d102      	bne.n	8004532 <HAL_FLASHEx_DATAEEPROM_Erase+0x4a>
    {
      /* Write 00h to valid address in the data memory */
      *(__IO uint8_t *) Address = (uint8_t)0x00;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2200      	movs	r2, #0
 8004530:	701a      	strb	r2, [r3, #0]
    }

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004532:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004536:	f7ff ff05 	bl	8004344 <FLASH_WaitForLastOperation>
 800453a:	4603      	mov	r3, r0
 800453c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the erase status */
  return status;
 800453e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	20000cfc 	.word	0x20000cfc

0800454c <HAL_FLASHEx_DATAEEPROM_Program>:
  *
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800455c:	4b31      	ldr	r3, [pc, #196]	; (8004624 <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 800455e:	7c1b      	ldrb	r3, [r3, #16]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <HAL_FLASHEx_DATAEEPROM_Program+0x1c>
 8004564:	2302      	movs	r3, #2
 8004566:	e058      	b.n	800461a <HAL_FLASHEx_DATAEEPROM_Program+0xce>
 8004568:	4b2e      	ldr	r3, [pc, #184]	; (8004624 <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 800456a:	2201      	movs	r2, #1
 800456c:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800456e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004572:	f7ff fee7 	bl	8004344 <FLASH_WaitForLastOperation>
 8004576:	4603      	mov	r3, r0
 8004578:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800457a:	7dfb      	ldrb	r3, [r7, #23]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d148      	bne.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004580:	4b28      	ldr	r3, [pc, #160]	; (8004624 <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 8004582:	2200      	movs	r2, #0
 8004584:	615a      	str	r2, [r3, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2b02      	cmp	r3, #2
 800458a:	d106      	bne.n	800459a <HAL_FLASHEx_DATAEEPROM_Program+0x4e>
    {
      /* Program word (32-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramWord(Address, (uint32_t) Data);
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	68b8      	ldr	r0, [r7, #8]
 8004590:	f000 fa18 	bl	80049c4 <FLASH_DATAEEPROM_ProgramWord>
 8004594:	4603      	mov	r3, r0
 8004596:	75fb      	strb	r3, [r7, #23]
 8004598:	e03b      	b.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d108      	bne.n	80045b2 <HAL_FLASHEx_DATAEEPROM_Program+0x66>
    {
      /* Program halfword (16-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramHalfWord(Address, (uint16_t) Data);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	4619      	mov	r1, r3
 80045a6:	68b8      	ldr	r0, [r7, #8]
 80045a8:	f000 f99c 	bl	80048e4 <FLASH_DATAEEPROM_ProgramHalfWord>
 80045ac:	4603      	mov	r3, r0
 80045ae:	75fb      	strb	r3, [r7, #23]
 80045b0:	e02f      	b.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d108      	bne.n	80045ca <HAL_FLASHEx_DATAEEPROM_Program+0x7e>
    {
      /* Program byte (8-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramByte(Address, (uint8_t) Data);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	4619      	mov	r1, r3
 80045be:	68b8      	ldr	r0, [r7, #8]
 80045c0:	f000 f934 	bl	800482c <FLASH_DATAEEPROM_ProgramByte>
 80045c4:	4603      	mov	r3, r0
 80045c6:	75fb      	strb	r3, [r7, #23]
 80045c8:	e023      	b.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTBYTE)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2b04      	cmp	r3, #4
 80045ce:	d108      	bne.n	80045e2 <HAL_FLASHEx_DATAEEPROM_Program+0x96>
    {
      /*Program word (8-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramByte(Address, (uint8_t) Data);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	4619      	mov	r1, r3
 80045d6:	68b8      	ldr	r0, [r7, #8]
 80045d8:	f000 f826 	bl	8004628 <FLASH_DATAEEPROM_FastProgramByte>
 80045dc:	4603      	mov	r3, r0
 80045de:	75fb      	strb	r3, [r7, #23]
 80045e0:	e017      	b.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTHALFWORD)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d108      	bne.n	80045fa <HAL_FLASHEx_DATAEEPROM_Program+0xae>
    {
      /* Program halfword (16-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramHalfWord(Address, (uint16_t) Data);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	4619      	mov	r1, r3
 80045ee:	68b8      	ldr	r0, [r7, #8]
 80045f0:	f000 f87e 	bl	80046f0 <FLASH_DATAEEPROM_FastProgramHalfWord>
 80045f4:	4603      	mov	r3, r0
 80045f6:	75fb      	strb	r3, [r7, #23]
 80045f8:	e00b      	b.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTWORD)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b10      	cmp	r3, #16
 80045fe:	d106      	bne.n	800460e <HAL_FLASHEx_DATAEEPROM_Program+0xc2>
    {
      /* Program word (32-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramWord(Address, (uint32_t) Data);
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	68b8      	ldr	r0, [r7, #8]
 8004604:	f000 f8ec 	bl	80047e0 <FLASH_DATAEEPROM_FastProgramWord>
 8004608:	4603      	mov	r3, r0
 800460a:	75fb      	strb	r3, [r7, #23]
 800460c:	e001      	b.n	8004612 <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else
    {
      status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	75fb      	strb	r3, [r7, #23]
    }

  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004612:	4b04      	ldr	r3, [pc, #16]	; (8004624 <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 8004614:	2200      	movs	r2, #0
 8004616:	741a      	strb	r2, [r3, #16]

  return status;
 8004618:	7dfb      	ldrb	r3, [r7, #23]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	20000cfc 	.word	0x20000cfc

08004628 <FLASH_DATAEEPROM_FastProgramByte>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramByte(uint32_t Address, uint8_t Data)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004634:	2300      	movs	r3, #0
 8004636:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8004638:	2300      	movs	r3, #0
 800463a:	613b      	str	r3, [r7, #16]
 800463c:	2300      	movs	r3, #0
 800463e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004640:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004644:	f7ff fe7e 	bl	8004344 <FLASH_WaitForLastOperation>
 8004648:	4603      	mov	r3, r0
 800464a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800464c:	7dfb      	ldrb	r3, [r7, #23]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d145      	bne.n	80046de <FLASH_DATAEEPROM_FastProgramByte+0xb6>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 8004652:	4b25      	ldr	r3, [pc, #148]	; (80046e8 <FLASH_DATAEEPROM_FastProgramByte+0xc0>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	4a24      	ldr	r2, [pc, #144]	; (80046e8 <FLASH_DATAEEPROM_FastProgramByte+0xc0>)
 8004658:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800465c:	6053      	str	r3, [r2, #4]

#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    /* Possible only on Cat1 devices */
    if(Data != (uint8_t)0x00U)
 800465e:	78fb      	ldrb	r3, [r7, #3]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d009      	beq.n	8004678 <FLASH_DATAEEPROM_FastProgramByte+0x50>
    {
      /* If the previous operation is completed, proceed to write the new Data */
      *(__IO uint8_t *)Address = Data;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	78fa      	ldrb	r2, [r7, #3]
 8004668:	701a      	strb	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800466a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800466e:	f7ff fe69 	bl	8004344 <FLASH_WaitForLastOperation>
 8004672:	4603      	mov	r3, r0
 8004674:	75fb      	strb	r3, [r7, #23]
 8004676:	e032      	b.n	80046de <FLASH_DATAEEPROM_FastProgramByte+0xb6>
    }
    else
    {
      tmpaddr = Address & 0xFFFFFFFCU;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f023 0303 	bic.w	r3, r3, #3
 800467e:	60fb      	str	r3, [r7, #12]
      tmp = * (__IO uint32_t *) tmpaddr;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	613b      	str	r3, [r7, #16]
      tmpaddr = 0xFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f003 0303 	and.w	r3, r3, #3
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	22ff      	movs	r2, #255	; 0xff
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	60fb      	str	r3, [r7, #12]
      tmp &= ~tmpaddr;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	43db      	mvns	r3, r3
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	4013      	ands	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
      status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f023 0303 	bic.w	r3, r3, #3
 80046a6:	4619      	mov	r1, r3
 80046a8:	2002      	movs	r0, #2
 80046aa:	f7ff ff1d 	bl	80044e8 <HAL_FLASHEx_DATAEEPROM_Erase>
 80046ae:	4603      	mov	r3, r0
 80046b0:	75fb      	strb	r3, [r7, #23]
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80046b2:	4b0e      	ldr	r3, [pc, #56]	; (80046ec <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	741a      	strb	r2, [r3, #16]
      status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f023 0303 	bic.w	r3, r3, #3
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4619      	mov	r1, r3
 80046c2:	2010      	movs	r0, #16
 80046c4:	f7ff ff42 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
 80046c8:	4603      	mov	r3, r0
 80046ca:	75fb      	strb	r3, [r7, #23]
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 80046cc:	4b07      	ldr	r3, [pc, #28]	; (80046ec <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 80046ce:	7c1b      	ldrb	r3, [r3, #16]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <FLASH_DATAEEPROM_FastProgramByte+0xb0>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e003      	b.n	80046e0 <FLASH_DATAEEPROM_FastProgramByte+0xb8>
 80046d8:	4b04      	ldr	r3, [pc, #16]	; (80046ec <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 80046da:	2201      	movs	r2, #1
 80046dc:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 80046de:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3718      	adds	r7, #24
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40023c00 	.word	0x40023c00
 80046ec:	20000cfc 	.word	0x20000cfc

080046f0 <FLASH_DATAEEPROM_FastProgramHalfWord>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	613b      	str	r3, [r7, #16]
 8004704:	2300      	movs	r3, #0
 8004706:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004708:	f24c 3050 	movw	r0, #50000	; 0xc350
 800470c:	f7ff fe1a 	bl	8004344 <FLASH_WaitForLastOperation>
 8004710:	4603      	mov	r3, r0
 8004712:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8004714:	7dfb      	ldrb	r3, [r7, #23]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d158      	bne.n	80047cc <FLASH_DATAEEPROM_FastProgramHalfWord+0xdc>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 800471a:	4b2f      	ldr	r3, [pc, #188]	; (80047d8 <FLASH_DATAEEPROM_FastProgramHalfWord+0xe8>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	4a2e      	ldr	r2, [pc, #184]	; (80047d8 <FLASH_DATAEEPROM_FastProgramHalfWord+0xe8>)
 8004720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004724:	6053      	str	r3, [r2, #4]

#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    /* Possible only on Cat1 devices */
    if(Data != (uint16_t)0x0000U)
 8004726:	887b      	ldrh	r3, [r7, #2]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d009      	beq.n	8004740 <FLASH_DATAEEPROM_FastProgramHalfWord+0x50>
    {
      /* If the previous operation is completed, proceed to write the new data */
      *(__IO uint16_t *)Address = Data;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	887a      	ldrh	r2, [r7, #2]
 8004730:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004732:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004736:	f7ff fe05 	bl	8004344 <FLASH_WaitForLastOperation>
 800473a:	4603      	mov	r3, r0
 800473c:	75fb      	strb	r3, [r7, #23]
 800473e:	e045      	b.n	80047cc <FLASH_DATAEEPROM_FastProgramHalfWord+0xdc>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8004740:	4b26      	ldr	r3, [pc, #152]	; (80047dc <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 8004742:	2200      	movs	r2, #0
 8004744:	741a      	strb	r2, [r3, #16]
      if((Address & 0x3U) != 0x3U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f003 0303 	and.w	r3, r3, #3
 800474c:	2b03      	cmp	r3, #3
 800474e:	d028      	beq.n	80047a2 <FLASH_DATAEEPROM_FastProgramHalfWord+0xb2>
      {
        tmpaddr = Address & 0xFFFFFFFCU;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f023 0303 	bic.w	r3, r3, #3
 8004756:	60fb      	str	r3, [r7, #12]
        tmp = * (__IO uint32_t *) tmpaddr;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	613b      	str	r3, [r7, #16]
        tmpaddr = 0xFFFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f003 0303 	and.w	r3, r3, #3
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	60fb      	str	r3, [r7, #12]
        tmp &= ~tmpaddr;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	43db      	mvns	r3, r3
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	4013      	ands	r3, r2
 8004778:	613b      	str	r3, [r7, #16]
        status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f023 0303 	bic.w	r3, r3, #3
 8004780:	4619      	mov	r1, r3
 8004782:	2002      	movs	r0, #2
 8004784:	f7ff feb0 	bl	80044e8 <HAL_FLASHEx_DATAEEPROM_Erase>
 8004788:	4603      	mov	r3, r0
 800478a:	75fb      	strb	r3, [r7, #23]
        status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f023 0303 	bic.w	r3, r3, #3
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	4619      	mov	r1, r3
 8004796:	2010      	movs	r0, #16
 8004798:	f7ff fed8 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
 800479c:	4603      	mov	r3, r0
 800479e:	75fb      	strb	r3, [r7, #23]
 80047a0:	e00b      	b.n	80047ba <FLASH_DATAEEPROM_FastProgramHalfWord+0xca>
      }
      else
      {
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address, 0x00U);
 80047a2:	2200      	movs	r2, #0
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	2004      	movs	r0, #4
 80047a8:	f7ff fed0 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address + 1U, 0x00U);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3301      	adds	r3, #1
 80047b0:	2200      	movs	r2, #0
 80047b2:	4619      	mov	r1, r3
 80047b4:	2004      	movs	r0, #4
 80047b6:	f7ff fec9 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
      }
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 80047ba:	4b08      	ldr	r3, [pc, #32]	; (80047dc <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 80047bc:	7c1b      	ldrb	r3, [r3, #16]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d101      	bne.n	80047c6 <FLASH_DATAEEPROM_FastProgramHalfWord+0xd6>
 80047c2:	2302      	movs	r3, #2
 80047c4:	e003      	b.n	80047ce <FLASH_DATAEEPROM_FastProgramHalfWord+0xde>
 80047c6:	4b05      	ldr	r3, [pc, #20]	; (80047dc <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 80047c8:	2201      	movs	r2, #1
 80047ca:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 80047cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3718      	adds	r7, #24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	40023c00 	.word	0x40023c00
 80047dc:	20000cfc 	.word	0x20000cfc

080047e0 <FLASH_DATAEEPROM_FastProgramWord>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramWord(uint32_t Address, uint32_t Data)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80047ee:	f24c 3050 	movw	r0, #50000	; 0xc350
 80047f2:	f7ff fda7 	bl	8004344 <FLASH_WaitForLastOperation>
 80047f6:	4603      	mov	r3, r0
 80047f8:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10e      	bne.n	800481e <FLASH_DATAEEPROM_FastProgramWord+0x3e>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 8004800:	4b09      	ldr	r3, [pc, #36]	; (8004828 <FLASH_DATAEEPROM_FastProgramWord+0x48>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	4a08      	ldr	r2, [pc, #32]	; (8004828 <FLASH_DATAEEPROM_FastProgramWord+0x48>)
 8004806:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800480a:	6053      	str	r3, [r2, #4]

    /* If the previous operation is completed, proceed to program the new data */
    *(__IO uint32_t *)Address = Data;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004812:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004816:	f7ff fd95 	bl	8004344 <FLASH_WaitForLastOperation>
 800481a:	4603      	mov	r3, r0
 800481c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the Write Status */
  return status;
 800481e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004820:	4618      	mov	r0, r3
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40023c00 	.word	0x40023c00

0800482c <FLASH_DATAEEPROM_ProgramByte>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramByte(uint32_t Address, uint8_t Data)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004844:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004848:	f7ff fd7c 	bl	8004344 <FLASH_WaitForLastOperation>
 800484c:	4603      	mov	r3, r0
 800484e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8004850:	7dfb      	ldrb	r3, [r7, #23]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d13f      	bne.n	80048d6 <FLASH_DATAEEPROM_ProgramByte+0xaa>
  {
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    if(Data != (uint8_t) 0x00U)
 8004856:	78fb      	ldrb	r3, [r7, #3]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d009      	beq.n	8004870 <FLASH_DATAEEPROM_ProgramByte+0x44>
    {
      *(__IO uint8_t *)Address = Data;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	78fa      	ldrb	r2, [r7, #3]
 8004860:	701a      	strb	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004862:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004866:	f7ff fd6d 	bl	8004344 <FLASH_WaitForLastOperation>
 800486a:	4603      	mov	r3, r0
 800486c:	75fb      	strb	r3, [r7, #23]
 800486e:	e032      	b.n	80048d6 <FLASH_DATAEEPROM_ProgramByte+0xaa>

    }
    else
    {
      tmpaddr = Address & 0xFFFFFFFCU;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f023 0303 	bic.w	r3, r3, #3
 8004876:	60fb      	str	r3, [r7, #12]
      tmp = * (__IO uint32_t *) tmpaddr;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	613b      	str	r3, [r7, #16]
      tmpaddr = 0xFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	00db      	lsls	r3, r3, #3
 8004886:	22ff      	movs	r2, #255	; 0xff
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	60fb      	str	r3, [r7, #12]
      tmp &= ~tmpaddr;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	43db      	mvns	r3, r3
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	4013      	ands	r3, r2
 8004896:	613b      	str	r3, [r7, #16]
      status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f023 0303 	bic.w	r3, r3, #3
 800489e:	4619      	mov	r1, r3
 80048a0:	2002      	movs	r0, #2
 80048a2:	f7ff fe21 	bl	80044e8 <HAL_FLASHEx_DATAEEPROM_Erase>
 80048a6:	4603      	mov	r3, r0
 80048a8:	75fb      	strb	r3, [r7, #23]
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80048aa:	4b0d      	ldr	r3, [pc, #52]	; (80048e0 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	741a      	strb	r2, [r3, #16]
      status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f023 0303 	bic.w	r3, r3, #3
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	4619      	mov	r1, r3
 80048ba:	2010      	movs	r0, #16
 80048bc:	f7ff fe46 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
 80048c0:	4603      	mov	r3, r0
 80048c2:	75fb      	strb	r3, [r7, #23]
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 80048c6:	7c1b      	ldrb	r3, [r3, #16]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d101      	bne.n	80048d0 <FLASH_DATAEEPROM_ProgramByte+0xa4>
 80048cc:	2302      	movs	r3, #2
 80048ce:	e003      	b.n	80048d8 <FLASH_DATAEEPROM_ProgramByte+0xac>
 80048d0:	4b03      	ldr	r3, [pc, #12]	; (80048e0 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 80048d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3718      	adds	r7, #24
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20000cfc 	.word	0x20000cfc

080048e4 <FLASH_DATAEEPROM_ProgramHalfWord>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b086      	sub	sp, #24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	460b      	mov	r3, r1
 80048ee:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	613b      	str	r3, [r7, #16]
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80048fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004900:	f7ff fd20 	bl	8004344 <FLASH_WaitForLastOperation>
 8004904:	4603      	mov	r3, r0
 8004906:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8004908:	7dfb      	ldrb	r3, [r7, #23]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d152      	bne.n	80049b4 <FLASH_DATAEEPROM_ProgramHalfWord+0xd0>
  {
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    if(Data != (uint16_t)0x0000U)
 800490e:	887b      	ldrh	r3, [r7, #2]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d009      	beq.n	8004928 <FLASH_DATAEEPROM_ProgramHalfWord+0x44>
    {
      *(__IO uint16_t *)Address = Data;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	887a      	ldrh	r2, [r7, #2]
 8004918:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800491a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800491e:	f7ff fd11 	bl	8004344 <FLASH_WaitForLastOperation>
 8004922:	4603      	mov	r3, r0
 8004924:	75fb      	strb	r3, [r7, #23]
 8004926:	e045      	b.n	80049b4 <FLASH_DATAEEPROM_ProgramHalfWord+0xd0>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8004928:	4b25      	ldr	r3, [pc, #148]	; (80049c0 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 800492a:	2200      	movs	r2, #0
 800492c:	741a      	strb	r2, [r3, #16]
      if((Address & 0x3U) != 0x3U)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f003 0303 	and.w	r3, r3, #3
 8004934:	2b03      	cmp	r3, #3
 8004936:	d028      	beq.n	800498a <FLASH_DATAEEPROM_ProgramHalfWord+0xa6>
      {
        tmpaddr = Address & 0xFFFFFFFCU;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f023 0303 	bic.w	r3, r3, #3
 800493e:	60fb      	str	r3, [r7, #12]
        tmp = * (__IO uint32_t *) tmpaddr;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	613b      	str	r3, [r7, #16]
        tmpaddr = 0xFFFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f003 0303 	and.w	r3, r3, #3
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	60fb      	str	r3, [r7, #12]
        tmp &= ~tmpaddr;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	43db      	mvns	r3, r3
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4013      	ands	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
        status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f023 0303 	bic.w	r3, r3, #3
 8004968:	4619      	mov	r1, r3
 800496a:	2002      	movs	r0, #2
 800496c:	f7ff fdbc 	bl	80044e8 <HAL_FLASHEx_DATAEEPROM_Erase>
 8004970:	4603      	mov	r3, r0
 8004972:	75fb      	strb	r3, [r7, #23]
        status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f023 0303 	bic.w	r3, r3, #3
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	4619      	mov	r1, r3
 800497e:	2010      	movs	r0, #16
 8004980:	f7ff fde4 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
 8004984:	4603      	mov	r3, r0
 8004986:	75fb      	strb	r3, [r7, #23]
 8004988:	e00b      	b.n	80049a2 <FLASH_DATAEEPROM_ProgramHalfWord+0xbe>
      }
      else
      {
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address, 0x00U);
 800498a:	2200      	movs	r2, #0
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	2004      	movs	r0, #4
 8004990:	f7ff fddc 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address + 1U, 0x00U);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3301      	adds	r3, #1
 8004998:	2200      	movs	r2, #0
 800499a:	4619      	mov	r1, r3
 800499c:	2004      	movs	r0, #4
 800499e:	f7ff fdd5 	bl	800454c <HAL_FLASHEx_DATAEEPROM_Program>
      }
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 80049a2:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 80049a4:	7c1b      	ldrb	r3, [r3, #16]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <FLASH_DATAEEPROM_ProgramHalfWord+0xca>
 80049aa:	2302      	movs	r3, #2
 80049ac:	e003      	b.n	80049b6 <FLASH_DATAEEPROM_ProgramHalfWord+0xd2>
 80049ae:	4b04      	ldr	r3, [pc, #16]	; (80049c0 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 80049b0:	2201      	movs	r2, #1
 80049b2:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 80049b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	20000cfc 	.word	0x20000cfc

080049c4 <FLASH_DATAEEPROM_ProgramWord>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramWord(uint32_t Address, uint32_t Data)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049d2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80049d6:	f7ff fcb5 	bl	8004344 <FLASH_WaitForLastOperation>
 80049da:	4603      	mov	r3, r0
 80049dc:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d108      	bne.n	80049f6 <FLASH_DATAEEPROM_ProgramWord+0x32>
  {
    *(__IO uint32_t *)Address = Data;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049ea:	f24c 3050 	movw	r0, #50000	; 0xc350
 80049ee:	f7ff fca9 	bl	8004344 <FLASH_WaitForLastOperation>
 80049f2:	4603      	mov	r3, r0
 80049f4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the Write Status */
  return status;
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b087      	sub	sp, #28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8004a12:	2300      	movs	r3, #0
 8004a14:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004a16:	e154      	b.n	8004cc2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	fa01 f303 	lsl.w	r3, r1, r3
 8004a24:	4013      	ands	r3, r2
 8004a26:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 8146 	beq.w	8004cbc <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 0303 	and.w	r3, r3, #3
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d005      	beq.n	8004a48 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d130      	bne.n	8004aaa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	2203      	movs	r2, #3
 8004a54:	fa02 f303 	lsl.w	r3, r2, r3
 8004a58:	43db      	mvns	r3, r3
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8004a7e:	2201      	movs	r2, #1
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	43db      	mvns	r3, r3
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	091b      	lsrs	r3, r3, #4
 8004a94:	f003 0201 	and.w	r2, r3, #1
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	693a      	ldr	r2, [r7, #16]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f003 0303 	and.w	r3, r3, #3
 8004ab2:	2b03      	cmp	r3, #3
 8004ab4:	d017      	beq.n	8004ae6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	43db      	mvns	r3, r3
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4013      	ands	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f003 0303 	and.w	r3, r3, #3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d123      	bne.n	8004b3a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	08da      	lsrs	r2, r3, #3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	3208      	adds	r2, #8
 8004afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004afe:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	220f      	movs	r2, #15
 8004b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0e:	43db      	mvns	r3, r3
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4013      	ands	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	691a      	ldr	r2, [r3, #16]
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	08da      	lsrs	r2, r3, #3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	3208      	adds	r2, #8
 8004b34:	6939      	ldr	r1, [r7, #16]
 8004b36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	2203      	movs	r2, #3
 8004b46:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4a:	43db      	mvns	r3, r3
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	4013      	ands	r3, r2
 8004b50:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f003 0203 	and.w	r2, r3, #3
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f000 80a0 	beq.w	8004cbc <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b7c:	4b58      	ldr	r3, [pc, #352]	; (8004ce0 <HAL_GPIO_Init+0x2e0>)
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	4a57      	ldr	r2, [pc, #348]	; (8004ce0 <HAL_GPIO_Init+0x2e0>)
 8004b82:	f043 0301 	orr.w	r3, r3, #1
 8004b86:	6213      	str	r3, [r2, #32]
 8004b88:	4b55      	ldr	r3, [pc, #340]	; (8004ce0 <HAL_GPIO_Init+0x2e0>)
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	60bb      	str	r3, [r7, #8]
 8004b92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8004b94:	4a53      	ldr	r2, [pc, #332]	; (8004ce4 <HAL_GPIO_Init+0x2e4>)
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	089b      	lsrs	r3, r3, #2
 8004b9a:	3302      	adds	r3, #2
 8004b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f003 0303 	and.w	r3, r3, #3
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	220f      	movs	r2, #15
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	693a      	ldr	r2, [r7, #16]
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a4b      	ldr	r2, [pc, #300]	; (8004ce8 <HAL_GPIO_Init+0x2e8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d019      	beq.n	8004bf4 <HAL_GPIO_Init+0x1f4>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a4a      	ldr	r2, [pc, #296]	; (8004cec <HAL_GPIO_Init+0x2ec>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d013      	beq.n	8004bf0 <HAL_GPIO_Init+0x1f0>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a49      	ldr	r2, [pc, #292]	; (8004cf0 <HAL_GPIO_Init+0x2f0>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d00d      	beq.n	8004bec <HAL_GPIO_Init+0x1ec>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a48      	ldr	r2, [pc, #288]	; (8004cf4 <HAL_GPIO_Init+0x2f4>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d007      	beq.n	8004be8 <HAL_GPIO_Init+0x1e8>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a47      	ldr	r2, [pc, #284]	; (8004cf8 <HAL_GPIO_Init+0x2f8>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d101      	bne.n	8004be4 <HAL_GPIO_Init+0x1e4>
 8004be0:	2304      	movs	r3, #4
 8004be2:	e008      	b.n	8004bf6 <HAL_GPIO_Init+0x1f6>
 8004be4:	2305      	movs	r3, #5
 8004be6:	e006      	b.n	8004bf6 <HAL_GPIO_Init+0x1f6>
 8004be8:	2303      	movs	r3, #3
 8004bea:	e004      	b.n	8004bf6 <HAL_GPIO_Init+0x1f6>
 8004bec:	2302      	movs	r3, #2
 8004bee:	e002      	b.n	8004bf6 <HAL_GPIO_Init+0x1f6>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e000      	b.n	8004bf6 <HAL_GPIO_Init+0x1f6>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	f002 0203 	and.w	r2, r2, #3
 8004bfc:	0092      	lsls	r2, r2, #2
 8004bfe:	4093      	lsls	r3, r2
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004c06:	4937      	ldr	r1, [pc, #220]	; (8004ce4 <HAL_GPIO_Init+0x2e4>)
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	089b      	lsrs	r3, r3, #2
 8004c0c:	3302      	adds	r3, #2
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c14:	4b39      	ldr	r3, [pc, #228]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4013      	ands	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d003      	beq.n	8004c38 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004c38:	4a30      	ldr	r2, [pc, #192]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004c3e:	4b2f      	ldr	r3, [pc, #188]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	43db      	mvns	r3, r3
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004c62:	4a26      	ldr	r2, [pc, #152]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c68:	4b24      	ldr	r3, [pc, #144]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	43db      	mvns	r3, r3
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4013      	ands	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004c8c:	4a1b      	ldr	r2, [pc, #108]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	43db      	mvns	r3, r3
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d003      	beq.n	8004cb6 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004cb6:	4a11      	ldr	r2, [pc, #68]	; (8004cfc <HAL_GPIO_Init+0x2fc>)
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f47f aea3 	bne.w	8004a18 <HAL_GPIO_Init+0x18>
  }
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40023800 	.word	0x40023800
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40020000 	.word	0x40020000
 8004cec:	40020400 	.word	0x40020400
 8004cf0:	40020800 	.word	0x40020800
 8004cf4:	40020c00 	.word	0x40020c00
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	40010400 	.word	0x40010400

08004d00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	691a      	ldr	r2, [r3, #16]
 8004d10:	887b      	ldrh	r3, [r7, #2]
 8004d12:	4013      	ands	r3, r2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
 8004d1c:	e001      	b.n	8004d22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bc80      	pop	{r7}
 8004d2c:	4770      	bx	lr

08004d2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b083      	sub	sp, #12
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
 8004d36:	460b      	mov	r3, r1
 8004d38:	807b      	strh	r3, [r7, #2]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d3e:	787b      	ldrb	r3, [r7, #1]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d44:	887a      	ldrh	r2, [r7, #2]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004d4a:	e003      	b.n	8004d54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8004d4c:	887b      	ldrh	r3, [r7, #2]
 8004d4e:	041a      	lsls	r2, r3, #16
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	619a      	str	r2, [r3, #24]
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bc80      	pop	{r7}
 8004d5c:	4770      	bx	lr
	...

08004d60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4603      	mov	r3, r0
 8004d68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004d6a:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d6c:	695a      	ldr	r2, [r3, #20]
 8004d6e:	88fb      	ldrh	r3, [r7, #6]
 8004d70:	4013      	ands	r3, r2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d006      	beq.n	8004d84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d76:	4a05      	ldr	r2, [pc, #20]	; (8004d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d78:	88fb      	ldrh	r3, [r7, #6]
 8004d7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d7c:	88fb      	ldrh	r3, [r7, #6]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7fd ff38 	bl	8002bf4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d84:	bf00      	nop
 8004d86:	3708      	adds	r7, #8
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40010400 	.word	0x40010400

08004d90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e12b      	b.n	8004ffa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d106      	bne.n	8004dbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7fd fce8 	bl	800278c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2224      	movs	r2, #36	; 0x24
 8004dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 0201 	bic.w	r2, r2, #1
 8004dd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004de2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004df2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004df4:	f003 f8fa 	bl	8007fec <HAL_RCC_GetPCLK1Freq>
 8004df8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	4a81      	ldr	r2, [pc, #516]	; (8005004 <HAL_I2C_Init+0x274>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d807      	bhi.n	8004e14 <HAL_I2C_Init+0x84>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4a80      	ldr	r2, [pc, #512]	; (8005008 <HAL_I2C_Init+0x278>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	bf94      	ite	ls
 8004e0c:	2301      	movls	r3, #1
 8004e0e:	2300      	movhi	r3, #0
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	e006      	b.n	8004e22 <HAL_I2C_Init+0x92>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	4a7d      	ldr	r2, [pc, #500]	; (800500c <HAL_I2C_Init+0x27c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	bf94      	ite	ls
 8004e1c:	2301      	movls	r3, #1
 8004e1e:	2300      	movhi	r3, #0
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e0e7      	b.n	8004ffa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4a78      	ldr	r2, [pc, #480]	; (8005010 <HAL_I2C_Init+0x280>)
 8004e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e32:	0c9b      	lsrs	r3, r3, #18
 8004e34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	4a6a      	ldr	r2, [pc, #424]	; (8005004 <HAL_I2C_Init+0x274>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d802      	bhi.n	8004e64 <HAL_I2C_Init+0xd4>
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	3301      	adds	r3, #1
 8004e62:	e009      	b.n	8004e78 <HAL_I2C_Init+0xe8>
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e6a:	fb02 f303 	mul.w	r3, r2, r3
 8004e6e:	4a69      	ldr	r2, [pc, #420]	; (8005014 <HAL_I2C_Init+0x284>)
 8004e70:	fba2 2303 	umull	r2, r3, r2, r3
 8004e74:	099b      	lsrs	r3, r3, #6
 8004e76:	3301      	adds	r3, #1
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	495c      	ldr	r1, [pc, #368]	; (8005004 <HAL_I2C_Init+0x274>)
 8004e94:	428b      	cmp	r3, r1
 8004e96:	d819      	bhi.n	8004ecc <HAL_I2C_Init+0x13c>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	1e59      	subs	r1, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	005b      	lsls	r3, r3, #1
 8004ea2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ea6:	1c59      	adds	r1, r3, #1
 8004ea8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004eac:	400b      	ands	r3, r1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00a      	beq.n	8004ec8 <HAL_I2C_Init+0x138>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	1e59      	subs	r1, r3, #1
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ec6:	e051      	b.n	8004f6c <HAL_I2C_Init+0x1dc>
 8004ec8:	2304      	movs	r3, #4
 8004eca:	e04f      	b.n	8004f6c <HAL_I2C_Init+0x1dc>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d111      	bne.n	8004ef8 <HAL_I2C_Init+0x168>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1e58      	subs	r0, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6859      	ldr	r1, [r3, #4]
 8004edc:	460b      	mov	r3, r1
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	440b      	add	r3, r1
 8004ee2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	bf0c      	ite	eq
 8004ef0:	2301      	moveq	r3, #1
 8004ef2:	2300      	movne	r3, #0
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	e012      	b.n	8004f1e <HAL_I2C_Init+0x18e>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	1e58      	subs	r0, r3, #1
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6859      	ldr	r1, [r3, #4]
 8004f00:	460b      	mov	r3, r1
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	440b      	add	r3, r1
 8004f06:	0099      	lsls	r1, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f0e:	3301      	adds	r3, #1
 8004f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <HAL_I2C_Init+0x196>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e022      	b.n	8004f6c <HAL_I2C_Init+0x1dc>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10e      	bne.n	8004f4c <HAL_I2C_Init+0x1bc>
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	1e58      	subs	r0, r3, #1
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6859      	ldr	r1, [r3, #4]
 8004f36:	460b      	mov	r3, r1
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	440b      	add	r3, r1
 8004f3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f40:	3301      	adds	r3, #1
 8004f42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f4a:	e00f      	b.n	8004f6c <HAL_I2C_Init+0x1dc>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	1e58      	subs	r0, r3, #1
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6859      	ldr	r1, [r3, #4]
 8004f54:	460b      	mov	r3, r1
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	440b      	add	r3, r1
 8004f5a:	0099      	lsls	r1, r3, #2
 8004f5c:	440b      	add	r3, r1
 8004f5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f62:	3301      	adds	r3, #1
 8004f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	6809      	ldr	r1, [r1, #0]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69da      	ldr	r2, [r3, #28]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004f9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	6911      	ldr	r1, [r2, #16]
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	68d2      	ldr	r2, [r2, #12]
 8004fa6:	4311      	orrs	r1, r2
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	6812      	ldr	r2, [r2, #0]
 8004fac:	430b      	orrs	r3, r1
 8004fae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	695a      	ldr	r2, [r3, #20]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0201 	orr.w	r2, r2, #1
 8004fda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	000186a0 	.word	0x000186a0
 8005008:	001e847f 	.word	0x001e847f
 800500c:	003d08ff 	.word	0x003d08ff
 8005010:	431bde83 	.word	0x431bde83
 8005014:	10624dd3 	.word	0x10624dd3

08005018 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b088      	sub	sp, #32
 800501c:	af02      	add	r7, sp, #8
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	461a      	mov	r2, r3
 8005024:	460b      	mov	r3, r1
 8005026:	817b      	strh	r3, [r7, #10]
 8005028:	4613      	mov	r3, r2
 800502a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800502c:	f7ff f810 	bl	8004050 <HAL_GetTick>
 8005030:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b20      	cmp	r3, #32
 800503c:	f040 80e0 	bne.w	8005200 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	2319      	movs	r3, #25
 8005046:	2201      	movs	r2, #1
 8005048:	4970      	ldr	r1, [pc, #448]	; (800520c <HAL_I2C_Master_Transmit+0x1f4>)
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 fc58 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005056:	2302      	movs	r3, #2
 8005058:	e0d3      	b.n	8005202 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_I2C_Master_Transmit+0x50>
 8005064:	2302      	movs	r3, #2
 8005066:	e0cc      	b.n	8005202 <HAL_I2C_Master_Transmit+0x1ea>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b01      	cmp	r3, #1
 800507c:	d007      	beq.n	800508e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f042 0201 	orr.w	r2, r2, #1
 800508c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800509c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2221      	movs	r2, #33	; 0x21
 80050a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2210      	movs	r2, #16
 80050aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	893a      	ldrh	r2, [r7, #8]
 80050be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	4a50      	ldr	r2, [pc, #320]	; (8005210 <HAL_I2C_Master_Transmit+0x1f8>)
 80050ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80050d0:	8979      	ldrh	r1, [r7, #10]
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	6a3a      	ldr	r2, [r7, #32]
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 fac2 	bl	8005660 <I2C_MasterRequestWrite>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e08d      	b.n	8005202 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050e6:	2300      	movs	r3, #0
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	613b      	str	r3, [r7, #16]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	613b      	str	r3, [r7, #16]
 80050fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80050fc:	e066      	b.n	80051cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	6a39      	ldr	r1, [r7, #32]
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 fcd2 	bl	8005aac <I2C_WaitOnTXEFlagUntilTimeout>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d00d      	beq.n	800512a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005112:	2b04      	cmp	r3, #4
 8005114:	d107      	bne.n	8005126 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005124:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e06b      	b.n	8005202 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	781a      	ldrb	r2, [r3, #0]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005144:	b29b      	uxth	r3, r3
 8005146:	3b01      	subs	r3, #1
 8005148:	b29a      	uxth	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005152:	3b01      	subs	r3, #1
 8005154:	b29a      	uxth	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	f003 0304 	and.w	r3, r3, #4
 8005164:	2b04      	cmp	r3, #4
 8005166:	d11b      	bne.n	80051a0 <HAL_I2C_Master_Transmit+0x188>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516c:	2b00      	cmp	r3, #0
 800516e:	d017      	beq.n	80051a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005174:	781a      	ldrb	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	1c5a      	adds	r2, r3, #1
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800518a:	b29b      	uxth	r3, r3
 800518c:	3b01      	subs	r3, #1
 800518e:	b29a      	uxth	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	6a39      	ldr	r1, [r7, #32]
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 fcc2 	bl	8005b2e <I2C_WaitOnBTFFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00d      	beq.n	80051cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d107      	bne.n	80051c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e01a      	b.n	8005202 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d194      	bne.n	80050fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	00100002 	.word	0x00100002
 8005210:	ffff0000 	.word	0xffff0000

08005214 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08c      	sub	sp, #48	; 0x30
 8005218:	af02      	add	r7, sp, #8
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	607a      	str	r2, [r7, #4]
 800521e:	461a      	mov	r2, r3
 8005220:	460b      	mov	r3, r1
 8005222:	817b      	strh	r3, [r7, #10]
 8005224:	4613      	mov	r3, r2
 8005226:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005228:	f7fe ff12 	bl	8004050 <HAL_GetTick>
 800522c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b20      	cmp	r3, #32
 8005238:	f040 820b 	bne.w	8005652 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800523c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	2319      	movs	r3, #25
 8005242:	2201      	movs	r2, #1
 8005244:	497c      	ldr	r1, [pc, #496]	; (8005438 <HAL_I2C_Master_Receive+0x224>)
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f000 fb5a 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005252:	2302      	movs	r3, #2
 8005254:	e1fe      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <HAL_I2C_Master_Receive+0x50>
 8005260:	2302      	movs	r3, #2
 8005262:	e1f7      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b01      	cmp	r3, #1
 8005278:	d007      	beq.n	800528a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0201 	orr.w	r2, r2, #1
 8005288:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005298:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2222      	movs	r2, #34	; 0x22
 800529e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2210      	movs	r2, #16
 80052a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	893a      	ldrh	r2, [r7, #8]
 80052ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	4a5c      	ldr	r2, [pc, #368]	; (800543c <HAL_I2C_Master_Receive+0x228>)
 80052ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80052cc:	8979      	ldrh	r1, [r7, #10]
 80052ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 fa46 	bl	8005764 <I2C_MasterRequestRead>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d001      	beq.n	80052e2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e1b8      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d113      	bne.n	8005312 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ea:	2300      	movs	r3, #0
 80052ec:	623b      	str	r3, [r7, #32]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	623b      	str	r3, [r7, #32]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	623b      	str	r3, [r7, #32]
 80052fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	e18c      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005316:	2b01      	cmp	r3, #1
 8005318:	d11b      	bne.n	8005352 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005328:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800532a:	2300      	movs	r3, #0
 800532c:	61fb      	str	r3, [r7, #28]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	61fb      	str	r3, [r7, #28]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	61fb      	str	r3, [r7, #28]
 800533e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	e16c      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005356:	2b02      	cmp	r3, #2
 8005358:	d11b      	bne.n	8005392 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005368:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005378:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800537a:	2300      	movs	r3, #0
 800537c:	61bb      	str	r3, [r7, #24]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	61bb      	str	r3, [r7, #24]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	61bb      	str	r3, [r7, #24]
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	e14c      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053a2:	2300      	movs	r3, #0
 80053a4:	617b      	str	r3, [r7, #20]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	617b      	str	r3, [r7, #20]
 80053b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80053b8:	e138      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053be:	2b03      	cmp	r3, #3
 80053c0:	f200 80f1 	bhi.w	80055a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d123      	bne.n	8005414 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f000 fbed 	bl	8005bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e139      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	691a      	ldr	r2, [r3, #16]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ea:	b2d2      	uxtb	r2, r2
 80053ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053fc:	3b01      	subs	r3, #1
 80053fe:	b29a      	uxth	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005408:	b29b      	uxth	r3, r3
 800540a:	3b01      	subs	r3, #1
 800540c:	b29a      	uxth	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005412:	e10b      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005418:	2b02      	cmp	r3, #2
 800541a:	d14e      	bne.n	80054ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005422:	2200      	movs	r2, #0
 8005424:	4906      	ldr	r1, [pc, #24]	; (8005440 <HAL_I2C_Master_Receive+0x22c>)
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f000 fa6a 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d008      	beq.n	8005444 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e10e      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
 8005436:	bf00      	nop
 8005438:	00100002 	.word	0x00100002
 800543c:	ffff0000 	.word	0xffff0000
 8005440:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005452:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	691a      	ldr	r2, [r3, #16]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	b2d2      	uxtb	r2, r2
 8005460:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005470:	3b01      	subs	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800547c:	b29b      	uxth	r3, r3
 800547e:	3b01      	subs	r3, #1
 8005480:	b29a      	uxth	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691a      	ldr	r2, [r3, #16]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	1c5a      	adds	r2, r3, #1
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a2:	3b01      	subs	r3, #1
 80054a4:	b29a      	uxth	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054b8:	e0b8      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c0:	2200      	movs	r2, #0
 80054c2:	4966      	ldr	r1, [pc, #408]	; (800565c <HAL_I2C_Master_Receive+0x448>)
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 fa1b 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e0bf      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	691a      	ldr	r2, [r3, #16]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	b2d2      	uxtb	r2, r2
 80054f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f6:	1c5a      	adds	r2, r3, #1
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005500:	3b01      	subs	r3, #1
 8005502:	b29a      	uxth	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800550c:	b29b      	uxth	r3, r3
 800550e:	3b01      	subs	r3, #1
 8005510:	b29a      	uxth	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800551c:	2200      	movs	r2, #0
 800551e:	494f      	ldr	r1, [pc, #316]	; (800565c <HAL_I2C_Master_Receive+0x448>)
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 f9ed 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e091      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800553e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	691a      	ldr	r2, [r3, #16]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554a:	b2d2      	uxtb	r2, r2
 800554c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005552:	1c5a      	adds	r2, r3, #1
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800555c:	3b01      	subs	r3, #1
 800555e:	b29a      	uxth	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	691a      	ldr	r2, [r3, #16]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	b2d2      	uxtb	r2, r2
 800557e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	1c5a      	adds	r2, r3, #1
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800558e:	3b01      	subs	r3, #1
 8005590:	b29a      	uxth	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559a:	b29b      	uxth	r3, r3
 800559c:	3b01      	subs	r3, #1
 800559e:	b29a      	uxth	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055a4:	e042      	b.n	800562c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 fb00 	bl	8005bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e04c      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	691a      	ldr	r2, [r3, #16]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	b2d2      	uxtb	r2, r2
 80055c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055cc:	1c5a      	adds	r2, r3, #1
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d118      	bne.n	800562c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	b2d2      	uxtb	r2, r2
 8005606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005630:	2b00      	cmp	r3, #0
 8005632:	f47f aec2 	bne.w	80053ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2220      	movs	r2, #32
 800563a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800564e:	2300      	movs	r3, #0
 8005650:	e000      	b.n	8005654 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005652:	2302      	movs	r3, #2
  }
}
 8005654:	4618      	mov	r0, r3
 8005656:	3728      	adds	r7, #40	; 0x28
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	00010004 	.word	0x00010004

08005660 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af02      	add	r7, sp, #8
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	607a      	str	r2, [r7, #4]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	460b      	mov	r3, r1
 800566e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005674:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2b08      	cmp	r3, #8
 800567a:	d006      	beq.n	800568a <I2C_MasterRequestWrite+0x2a>
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d003      	beq.n	800568a <I2C_MasterRequestWrite+0x2a>
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005688:	d108      	bne.n	800569c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	e00b      	b.n	80056b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a0:	2b12      	cmp	r3, #18
 80056a2:	d107      	bne.n	80056b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	9300      	str	r3, [sp, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 f91d 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00d      	beq.n	80056e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056da:	d103      	bne.n	80056e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e035      	b.n	8005754 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056f0:	d108      	bne.n	8005704 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056f2:	897b      	ldrh	r3, [r7, #10]
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	461a      	mov	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005700:	611a      	str	r2, [r3, #16]
 8005702:	e01b      	b.n	800573c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005704:	897b      	ldrh	r3, [r7, #10]
 8005706:	11db      	asrs	r3, r3, #7
 8005708:	b2db      	uxtb	r3, r3
 800570a:	f003 0306 	and.w	r3, r3, #6
 800570e:	b2db      	uxtb	r3, r3
 8005710:	f063 030f 	orn	r3, r3, #15
 8005714:	b2da      	uxtb	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	490e      	ldr	r1, [pc, #56]	; (800575c <I2C_MasterRequestWrite+0xfc>)
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 f943 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d001      	beq.n	8005732 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e010      	b.n	8005754 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005732:	897b      	ldrh	r3, [r7, #10]
 8005734:	b2da      	uxtb	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	4907      	ldr	r1, [pc, #28]	; (8005760 <I2C_MasterRequestWrite+0x100>)
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f000 f933 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	00010008 	.word	0x00010008
 8005760:	00010002 	.word	0x00010002

08005764 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b088      	sub	sp, #32
 8005768:	af02      	add	r7, sp, #8
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	607a      	str	r2, [r7, #4]
 800576e:	603b      	str	r3, [r7, #0]
 8005770:	460b      	mov	r3, r1
 8005772:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005778:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005788:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	2b08      	cmp	r3, #8
 800578e:	d006      	beq.n	800579e <I2C_MasterRequestRead+0x3a>
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d003      	beq.n	800579e <I2C_MasterRequestRead+0x3a>
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800579c:	d108      	bne.n	80057b0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	e00b      	b.n	80057c8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b4:	2b11      	cmp	r3, #17
 80057b6:	d107      	bne.n	80057c8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 f893 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00d      	beq.n	80057fc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057ee:	d103      	bne.n	80057f8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e079      	b.n	80058f0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005804:	d108      	bne.n	8005818 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005806:	897b      	ldrh	r3, [r7, #10]
 8005808:	b2db      	uxtb	r3, r3
 800580a:	f043 0301 	orr.w	r3, r3, #1
 800580e:	b2da      	uxtb	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	611a      	str	r2, [r3, #16]
 8005816:	e05f      	b.n	80058d8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005818:	897b      	ldrh	r3, [r7, #10]
 800581a:	11db      	asrs	r3, r3, #7
 800581c:	b2db      	uxtb	r3, r3
 800581e:	f003 0306 	and.w	r3, r3, #6
 8005822:	b2db      	uxtb	r3, r3
 8005824:	f063 030f 	orn	r3, r3, #15
 8005828:	b2da      	uxtb	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	4930      	ldr	r1, [pc, #192]	; (80058f8 <I2C_MasterRequestRead+0x194>)
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 f8b9 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e054      	b.n	80058f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005846:	897b      	ldrh	r3, [r7, #10]
 8005848:	b2da      	uxtb	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	4929      	ldr	r1, [pc, #164]	; (80058fc <I2C_MasterRequestRead+0x198>)
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f8a9 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e044      	b.n	80058f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005866:	2300      	movs	r3, #0
 8005868:	613b      	str	r3, [r7, #16]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	613b      	str	r3, [r7, #16]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	613b      	str	r3, [r7, #16]
 800587a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800588a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 f831 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00d      	beq.n	80058c0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058b2:	d103      	bne.n	80058bc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058ba:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e017      	b.n	80058f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80058c0:	897b      	ldrh	r3, [r7, #10]
 80058c2:	11db      	asrs	r3, r3, #7
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	f003 0306 	and.w	r3, r3, #6
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f063 030e 	orn	r3, r3, #14
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	4907      	ldr	r1, [pc, #28]	; (80058fc <I2C_MasterRequestRead+0x198>)
 80058de:	68f8      	ldr	r0, [r7, #12]
 80058e0:	f000 f865 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e000      	b.n	80058f0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3718      	adds	r7, #24
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	00010008 	.word	0x00010008
 80058fc:	00010002 	.word	0x00010002

08005900 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	4613      	mov	r3, r2
 800590e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005910:	e025      	b.n	800595e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005918:	d021      	beq.n	800595e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591a:	f7fe fb99 	bl	8004050 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d302      	bcc.n	8005930 <I2C_WaitOnFlagUntilTimeout+0x30>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d116      	bne.n	800595e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2220      	movs	r2, #32
 800593a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594a:	f043 0220 	orr.w	r2, r3, #32
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e023      	b.n	80059a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	0c1b      	lsrs	r3, r3, #16
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d10d      	bne.n	8005984 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	43da      	mvns	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4013      	ands	r3, r2
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	bf0c      	ite	eq
 800597a:	2301      	moveq	r3, #1
 800597c:	2300      	movne	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	461a      	mov	r2, r3
 8005982:	e00c      	b.n	800599e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	43da      	mvns	r2, r3
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4013      	ands	r3, r2
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	bf0c      	ite	eq
 8005996:	2301      	moveq	r3, #1
 8005998:	2300      	movne	r3, #0
 800599a:	b2db      	uxtb	r3, r3
 800599c:	461a      	mov	r2, r3
 800599e:	79fb      	ldrb	r3, [r7, #7]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d0b6      	beq.n	8005912 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b084      	sub	sp, #16
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	60f8      	str	r0, [r7, #12]
 80059b6:	60b9      	str	r1, [r7, #8]
 80059b8:	607a      	str	r2, [r7, #4]
 80059ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059bc:	e051      	b.n	8005a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059cc:	d123      	bne.n	8005a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a02:	f043 0204 	orr.w	r2, r3, #4
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e046      	b.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d021      	beq.n	8005a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1e:	f7fe fb17 	bl	8004050 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d302      	bcc.n	8005a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d116      	bne.n	8005a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	f043 0220 	orr.w	r2, r3, #32
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e020      	b.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	0c1b      	lsrs	r3, r3, #16
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d10c      	bne.n	8005a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	43da      	mvns	r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	4013      	ands	r3, r2
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	bf14      	ite	ne
 8005a7e:	2301      	movne	r3, #1
 8005a80:	2300      	moveq	r3, #0
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	e00b      	b.n	8005a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	43da      	mvns	r2, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	4013      	ands	r3, r2
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	bf14      	ite	ne
 8005a98:	2301      	movne	r3, #1
 8005a9a:	2300      	moveq	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d18d      	bne.n	80059be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ab8:	e02d      	b.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 f8ce 	bl	8005c5c <I2C_IsAcknowledgeFailed>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d001      	beq.n	8005aca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e02d      	b.n	8005b26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d021      	beq.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad2:	f7fe fabd 	bl	8004050 <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d302      	bcc.n	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d116      	bne.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	f043 0220 	orr.w	r2, r3, #32
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e007      	b.n	8005b26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b20:	2b80      	cmp	r3, #128	; 0x80
 8005b22:	d1ca      	bne.n	8005aba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b084      	sub	sp, #16
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	60f8      	str	r0, [r7, #12]
 8005b36:	60b9      	str	r1, [r7, #8]
 8005b38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b3a:	e02d      	b.n	8005b98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 f88d 	bl	8005c5c <I2C_IsAcknowledgeFailed>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e02d      	b.n	8005ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b52:	d021      	beq.n	8005b98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b54:	f7fe fa7c 	bl	8004050 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d302      	bcc.n	8005b6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d116      	bne.n	8005b98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b84:	f043 0220 	orr.w	r2, r3, #32
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e007      	b.n	8005ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	f003 0304 	and.w	r3, r3, #4
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	d1ca      	bne.n	8005b3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3710      	adds	r7, #16
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bbc:	e042      	b.n	8005c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	f003 0310 	and.w	r3, r3, #16
 8005bc8:	2b10      	cmp	r3, #16
 8005bca:	d119      	bne.n	8005c00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f06f 0210 	mvn.w	r2, #16
 8005bd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e029      	b.n	8005c54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c00:	f7fe fa26 	bl	8004050 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d302      	bcc.n	8005c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d116      	bne.n	8005c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c30:	f043 0220 	orr.w	r2, r3, #32
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e007      	b.n	8005c54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c4e:	2b40      	cmp	r3, #64	; 0x40
 8005c50:	d1b5      	bne.n	8005bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3710      	adds	r7, #16
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c72:	d11b      	bne.n	8005cac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2220      	movs	r2, #32
 8005c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c98:	f043 0204 	orr.w	r2, r3, #4
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	370c      	adds	r7, #12
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bc80      	pop	{r7}
 8005cb6:	4770      	bx	lr

08005cb8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cba:	b08b      	sub	sp, #44	; 0x2c
 8005cbc:	af06      	add	r7, sp, #24
 8005cbe:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e0d0      	b.n	8005e6c <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d106      	bne.n	8005ce4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f007 ffce 	bl	800dc80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2203      	movs	r2, #3
 8005ce8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f003 fcef 	bl	80096d4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	73fb      	strb	r3, [r7, #15]
 8005cfa:	e04c      	b.n	8005d96 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
 8005cfe:	6879      	ldr	r1, [r7, #4]
 8005d00:	1c5a      	adds	r2, r3, #1
 8005d02:	4613      	mov	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	00db      	lsls	r3, r3, #3
 8005d0a:	440b      	add	r3, r1
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	2201      	movs	r2, #1
 8005d10:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005d12:	7bfb      	ldrb	r3, [r7, #15]
 8005d14:	6879      	ldr	r1, [r7, #4]
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	4613      	mov	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	4413      	add	r3, r2
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	440b      	add	r3, r1
 8005d22:	7bfa      	ldrb	r2, [r7, #15]
 8005d24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005d26:	7bfa      	ldrb	r2, [r7, #15]
 8005d28:	7bfb      	ldrb	r3, [r7, #15]
 8005d2a:	b298      	uxth	r0, r3
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4413      	add	r3, r2
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	440b      	add	r3, r1
 8005d38:	3336      	adds	r3, #54	; 0x36
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	6879      	ldr	r1, [r7, #4]
 8005d42:	1c5a      	adds	r2, r3, #1
 8005d44:	4613      	mov	r3, r2
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	4413      	add	r3, r2
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	440b      	add	r3, r1
 8005d4e:	3303      	adds	r3, #3
 8005d50:	2200      	movs	r2, #0
 8005d52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005d54:	7bfa      	ldrb	r2, [r7, #15]
 8005d56:	6879      	ldr	r1, [r7, #4]
 8005d58:	4613      	mov	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	4413      	add	r3, r2
 8005d5e:	00db      	lsls	r3, r3, #3
 8005d60:	440b      	add	r3, r1
 8005d62:	3338      	adds	r3, #56	; 0x38
 8005d64:	2200      	movs	r2, #0
 8005d66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005d68:	7bfa      	ldrb	r2, [r7, #15]
 8005d6a:	6879      	ldr	r1, [r7, #4]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	00db      	lsls	r3, r3, #3
 8005d74:	440b      	add	r3, r1
 8005d76:	333c      	adds	r3, #60	; 0x3c
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005d7c:	7bfa      	ldrb	r2, [r7, #15]
 8005d7e:	6879      	ldr	r1, [r7, #4]
 8005d80:	4613      	mov	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	4413      	add	r3, r2
 8005d86:	00db      	lsls	r3, r3, #3
 8005d88:	440b      	add	r3, r1
 8005d8a:	3340      	adds	r3, #64	; 0x40
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d90:	7bfb      	ldrb	r3, [r7, #15]
 8005d92:	3301      	adds	r3, #1
 8005d94:	73fb      	strb	r3, [r7, #15]
 8005d96:	7bfa      	ldrb	r2, [r7, #15]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d3ad      	bcc.n	8005cfc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005da0:	2300      	movs	r3, #0
 8005da2:	73fb      	strb	r3, [r7, #15]
 8005da4:	e044      	b.n	8005e30 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005da6:	7bfa      	ldrb	r2, [r7, #15]
 8005da8:	6879      	ldr	r1, [r7, #4]
 8005daa:	4613      	mov	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	440b      	add	r3, r1
 8005db4:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005db8:	2200      	movs	r2, #0
 8005dba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005dbc:	7bfa      	ldrb	r2, [r7, #15]
 8005dbe:	6879      	ldr	r1, [r7, #4]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	4413      	add	r3, r2
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	440b      	add	r3, r1
 8005dca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005dce:	7bfa      	ldrb	r2, [r7, #15]
 8005dd0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005dd2:	7bfa      	ldrb	r2, [r7, #15]
 8005dd4:	6879      	ldr	r1, [r7, #4]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	4413      	add	r3, r2
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	440b      	add	r3, r1
 8005de0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005de4:	2200      	movs	r2, #0
 8005de6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005de8:	7bfa      	ldrb	r2, [r7, #15]
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	440b      	add	r3, r1
 8005df6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005dfe:	7bfa      	ldrb	r2, [r7, #15]
 8005e00:	6879      	ldr	r1, [r7, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	00db      	lsls	r3, r3, #3
 8005e0a:	440b      	add	r3, r1
 8005e0c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005e10:	2200      	movs	r2, #0
 8005e12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005e14:	7bfa      	ldrb	r2, [r7, #15]
 8005e16:	6879      	ldr	r1, [r7, #4]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	440b      	add	r3, r1
 8005e22:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	73fb      	strb	r3, [r7, #15]
 8005e30:	7bfa      	ldrb	r2, [r7, #15]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d3b5      	bcc.n	8005da6 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	603b      	str	r3, [r7, #0]
 8005e40:	687e      	ldr	r6, [r7, #4]
 8005e42:	466d      	mov	r5, sp
 8005e44:	f106 0410 	add.w	r4, r6, #16
 8005e48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e4c:	6823      	ldr	r3, [r4, #0]
 8005e4e:	602b      	str	r3, [r5, #0]
 8005e50:	1d33      	adds	r3, r6, #4
 8005e52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e54:	6838      	ldr	r0, [r7, #0]
 8005e56:	f003 fc57 	bl	8009708 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3714      	adds	r7, #20
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e74 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_PCD_Start+0x16>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e016      	b.n	8005eb8 <HAL_PCD_Start+0x44>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f003 fc06 	bl	80096a8 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f007 fed0 	bl	800dc44 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f006 f8eb 	bl	800c084 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f006 f8e3 	bl	800c098 <USB_ReadInterrupts>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ed8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005edc:	d102      	bne.n	8005ee4 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 faf5 	bl	80064ce <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f006 f8d5 	bl	800c098 <USB_ReadInterrupts>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef8:	d112      	bne.n	8005f20 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f0c:	b292      	uxth	r2, r2
 8005f0e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f007 ff2f 	bl	800dd76 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005f18:	2100      	movs	r1, #0
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f8c7 	bl	80060ae <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4618      	mov	r0, r3
 8005f26:	f006 f8b7 	bl	800c098 <USB_ReadInterrupts>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f34:	d10b      	bne.n	8005f4e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005f48:	b292      	uxth	r2, r2
 8005f4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f006 f8a0 	bl	800c098 <USB_ReadInterrupts>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f62:	d10b      	bne.n	8005f7c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f76:	b292      	uxth	r2, r2
 8005f78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f006 f889 	bl	800c098 <USB_ReadInterrupts>
 8005f86:	4603      	mov	r3, r0
 8005f88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f90:	d126      	bne.n	8005fe0 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0204 	bic.w	r2, r2, #4
 8005fa4:	b292      	uxth	r2, r2
 8005fa6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0208 	bic.w	r2, r2, #8
 8005fbc:	b292      	uxth	r2, r2
 8005fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f007 ff10 	bl	800dde8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005fda:	b292      	uxth	r2, r2
 8005fdc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f006 f857 	bl	800c098 <USB_ReadInterrupts>
 8005fea:	4603      	mov	r3, r0
 8005fec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ff0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ff4:	d126      	bne.n	8006044 <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f042 0208 	orr.w	r2, r2, #8
 8006008:	b292      	uxth	r2, r2
 800600a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006016:	b29a      	uxth	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006020:	b292      	uxth	r2, r2
 8006022:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800602e:	b29a      	uxth	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f042 0204 	orr.w	r2, r2, #4
 8006038:	b292      	uxth	r2, r2
 800603a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f007 feb8 	bl	800ddb4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4618      	mov	r0, r3
 800604a:	f006 f825 	bl	800c098 <USB_ReadInterrupts>
 800604e:	4603      	mov	r3, r0
 8006050:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006058:	d10e      	bne.n	8006078 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006062:	b29a      	uxth	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800606c:	b292      	uxth	r2, r2
 800606e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f007 fe71 	bl	800dd5a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4618      	mov	r0, r3
 800607e:	f006 f80b 	bl	800c098 <USB_ReadInterrupts>
 8006082:	4603      	mov	r3, r0
 8006084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800608c:	d10b      	bne.n	80060a6 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006096:	b29a      	uxth	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060a0:	b292      	uxth	r2, r2
 80060a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80060a6:	bf00      	nop
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b082      	sub	sp, #8
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
 80060b6:	460b      	mov	r3, r1
 80060b8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_PCD_SetAddress+0x1a>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e013      	b.n	80060f0 <HAL_PCD_SetAddress+0x42>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	78fa      	ldrb	r2, [r7, #3]
 80060d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	78fa      	ldrb	r2, [r7, #3]
 80060de:	4611      	mov	r1, r2
 80060e0:	4618      	mov	r0, r3
 80060e2:	f005 ffbc 	bl	800c05e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	4608      	mov	r0, r1
 8006102:	4611      	mov	r1, r2
 8006104:	461a      	mov	r2, r3
 8006106:	4603      	mov	r3, r0
 8006108:	70fb      	strb	r3, [r7, #3]
 800610a:	460b      	mov	r3, r1
 800610c:	803b      	strh	r3, [r7, #0]
 800610e:	4613      	mov	r3, r2
 8006110:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006116:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800611a:	2b00      	cmp	r3, #0
 800611c:	da0e      	bge.n	800613c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800611e:	78fb      	ldrb	r3, [r7, #3]
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	4613      	mov	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4413      	add	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	4413      	add	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	705a      	strb	r2, [r3, #1]
 800613a:	e00e      	b.n	800615a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800613c:	78fb      	ldrb	r3, [r7, #3]
 800613e:	f003 0207 	and.w	r2, r3, #7
 8006142:	4613      	mov	r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	00db      	lsls	r3, r3, #3
 800614a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	4413      	add	r3, r2
 8006152:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800615a:	78fb      	ldrb	r3, [r7, #3]
 800615c:	f003 0307 	and.w	r3, r3, #7
 8006160:	b2da      	uxtb	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006166:	883a      	ldrh	r2, [r7, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	78ba      	ldrb	r2, [r7, #2]
 8006170:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	785b      	ldrb	r3, [r3, #1]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d004      	beq.n	8006184 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	b29a      	uxth	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006184:	78bb      	ldrb	r3, [r7, #2]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d102      	bne.n	8006190 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006196:	2b01      	cmp	r3, #1
 8006198:	d101      	bne.n	800619e <HAL_PCD_EP_Open+0xa6>
 800619a:	2302      	movs	r3, #2
 800619c:	e00e      	b.n	80061bc <HAL_PCD_EP_Open+0xc4>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68f9      	ldr	r1, [r7, #12]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f003 facb 	bl	8009748 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80061ba:	7afb      	ldrb	r3, [r7, #11]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	460b      	mov	r3, r1
 80061ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80061d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	da0e      	bge.n	80061f6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	f003 0307 	and.w	r3, r3, #7
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	4613      	mov	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4413      	add	r3, r2
 80061e6:	00db      	lsls	r3, r3, #3
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	4413      	add	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	705a      	strb	r2, [r3, #1]
 80061f4:	e00e      	b.n	8006214 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061f6:	78fb      	ldrb	r3, [r7, #3]
 80061f8:	f003 0207 	and.w	r2, r3, #7
 80061fc:	4613      	mov	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	00db      	lsls	r3, r3, #3
 8006204:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	4413      	add	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006214:	78fb      	ldrb	r3, [r7, #3]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	b2da      	uxtb	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006226:	2b01      	cmp	r3, #1
 8006228:	d101      	bne.n	800622e <HAL_PCD_EP_Close+0x6a>
 800622a:	2302      	movs	r3, #2
 800622c:	e00e      	b.n	800624c <HAL_PCD_EP_Close+0x88>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68f9      	ldr	r1, [r7, #12]
 800623c:	4618      	mov	r0, r3
 800623e:	f003 fded 	bl	8009e1c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	607a      	str	r2, [r7, #4]
 800625e:	603b      	str	r3, [r7, #0]
 8006260:	460b      	mov	r3, r1
 8006262:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006264:	7afb      	ldrb	r3, [r7, #11]
 8006266:	f003 0207 	and.w	r2, r3, #7
 800626a:	4613      	mov	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4413      	add	r3, r2
 8006270:	00db      	lsls	r3, r3, #3
 8006272:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4413      	add	r3, r2
 800627a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	683a      	ldr	r2, [r7, #0]
 8006286:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	2200      	movs	r2, #0
 800628c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	2200      	movs	r2, #0
 8006292:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006294:	7afb      	ldrb	r3, [r7, #11]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	b2da      	uxtb	r2, r3
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80062a0:	7afb      	ldrb	r3, [r7, #11]
 80062a2:	f003 0307 	and.w	r3, r3, #7
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d106      	bne.n	80062b8 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6979      	ldr	r1, [r7, #20]
 80062b0:	4618      	mov	r0, r3
 80062b2:	f003 ff9f 	bl	800a1f4 <USB_EPStartXfer>
 80062b6:	e005      	b.n	80062c4 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6979      	ldr	r1, [r7, #20]
 80062be:	4618      	mov	r0, r3
 80062c0:	f003 ff98 	bl	800a1f4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3718      	adds	r7, #24
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
 80062d6:	460b      	mov	r3, r1
 80062d8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80062da:	78fb      	ldrb	r3, [r7, #3]
 80062dc:	f003 0207 	and.w	r2, r3, #7
 80062e0:	6879      	ldr	r1, [r7, #4]
 80062e2:	4613      	mov	r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	00db      	lsls	r3, r3, #3
 80062ea:	440b      	add	r3, r1
 80062ec:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80062f0:	681b      	ldr	r3, [r3, #0]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bc80      	pop	{r7}
 80062fa:	4770      	bx	lr

080062fc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	607a      	str	r2, [r7, #4]
 8006306:	603b      	str	r3, [r7, #0]
 8006308:	460b      	mov	r3, r1
 800630a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800630c:	7afb      	ldrb	r3, [r7, #11]
 800630e:	f003 0307 	and.w	r3, r3, #7
 8006312:	1c5a      	adds	r2, r3, #1
 8006314:	4613      	mov	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	00db      	lsls	r3, r3, #3
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	4413      	add	r3, r2
 8006320:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	2200      	movs	r2, #0
 8006340:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2201      	movs	r2, #1
 8006346:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006348:	7afb      	ldrb	r3, [r7, #11]
 800634a:	f003 0307 	and.w	r3, r3, #7
 800634e:	b2da      	uxtb	r2, r3
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006354:	7afb      	ldrb	r3, [r7, #11]
 8006356:	f003 0307 	and.w	r3, r3, #7
 800635a:	2b00      	cmp	r3, #0
 800635c:	d106      	bne.n	800636c <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	6979      	ldr	r1, [r7, #20]
 8006364:	4618      	mov	r0, r3
 8006366:	f003 ff45 	bl	800a1f4 <USB_EPStartXfer>
 800636a:	e005      	b.n	8006378 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6979      	ldr	r1, [r7, #20]
 8006372:	4618      	mov	r0, r3
 8006374:	f003 ff3e 	bl	800a1f4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3718      	adds	r7, #24
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b084      	sub	sp, #16
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
 800638a:	460b      	mov	r3, r1
 800638c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800638e:	78fb      	ldrb	r3, [r7, #3]
 8006390:	f003 0207 	and.w	r2, r3, #7
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	429a      	cmp	r2, r3
 800639a:	d901      	bls.n	80063a0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e03e      	b.n	800641e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80063a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	da0e      	bge.n	80063c6 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063a8:	78fb      	ldrb	r3, [r7, #3]
 80063aa:	f003 0307 	and.w	r3, r3, #7
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	4413      	add	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2201      	movs	r2, #1
 80063c2:	705a      	strb	r2, [r3, #1]
 80063c4:	e00c      	b.n	80063e0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80063c6:	78fa      	ldrb	r2, [r7, #3]
 80063c8:	4613      	mov	r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	4413      	add	r3, r2
 80063ce:	00db      	lsls	r3, r3, #3
 80063d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	4413      	add	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2201      	movs	r2, #1
 80063e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80063e6:	78fb      	ldrb	r3, [r7, #3]
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d101      	bne.n	8006400 <HAL_PCD_EP_SetStall+0x7e>
 80063fc:	2302      	movs	r3, #2
 80063fe:	e00e      	b.n	800641e <HAL_PCD_EP_SetStall+0x9c>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68f9      	ldr	r1, [r7, #12]
 800640e:	4618      	mov	r0, r3
 8006410:	f005 fd28 	bl	800be64 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800641c:	2300      	movs	r3, #0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b084      	sub	sp, #16
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
 800642e:	460b      	mov	r3, r1
 8006430:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006432:	78fb      	ldrb	r3, [r7, #3]
 8006434:	f003 020f 	and.w	r2, r3, #15
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	429a      	cmp	r2, r3
 800643e:	d901      	bls.n	8006444 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e040      	b.n	80064c6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006444:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006448:	2b00      	cmp	r3, #0
 800644a:	da0e      	bge.n	800646a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800644c:	78fb      	ldrb	r3, [r7, #3]
 800644e:	f003 0307 	and.w	r3, r3, #7
 8006452:	1c5a      	adds	r2, r3, #1
 8006454:	4613      	mov	r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	4413      	add	r3, r2
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	4413      	add	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2201      	movs	r2, #1
 8006466:	705a      	strb	r2, [r3, #1]
 8006468:	e00e      	b.n	8006488 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800646a:	78fb      	ldrb	r3, [r7, #3]
 800646c:	f003 0207 	and.w	r2, r3, #7
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	00db      	lsls	r3, r3, #3
 8006478:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	4413      	add	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800648e:	78fb      	ldrb	r3, [r7, #3]
 8006490:	f003 0307 	and.w	r3, r3, #7
 8006494:	b2da      	uxtb	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d101      	bne.n	80064a8 <HAL_PCD_EP_ClrStall+0x82>
 80064a4:	2302      	movs	r3, #2
 80064a6:	e00e      	b.n	80064c6 <HAL_PCD_EP_ClrStall+0xa0>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68f9      	ldr	r1, [r7, #12]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f005 fd24 	bl	800bf04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b08e      	sub	sp, #56	; 0x38
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80064d6:	e2ec      	b.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80064e0:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80064e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	f003 030f 	and.w	r3, r3, #15
 80064ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80064ee:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	f040 8161 	bne.w	80067ba <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80064f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80064fa:	f003 0310 	and.w	r3, r3, #16
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d152      	bne.n	80065a8 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	881b      	ldrh	r3, [r3, #0]
 8006508:	b29b      	uxth	r3, r3
 800650a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800650e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006512:	81fb      	strh	r3, [r7, #14]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	89fb      	ldrh	r3, [r7, #14]
 800651a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800651e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006522:	b29b      	uxth	r3, r3
 8006524:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	3328      	adds	r3, #40	; 0x28
 800652a:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006534:	b29b      	uxth	r3, r3
 8006536:	461a      	mov	r2, r3
 8006538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	00db      	lsls	r3, r3, #3
 800653e:	4413      	add	r3, r2
 8006540:	3302      	adds	r3, #2
 8006542:	005b      	lsls	r3, r3, #1
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6812      	ldr	r2, [r2, #0]
 8006548:	4413      	add	r3, r2
 800654a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800654e:	881b      	ldrh	r3, [r3, #0]
 8006550:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006556:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655a:	695a      	ldr	r2, [r3, #20]
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	69db      	ldr	r3, [r3, #28]
 8006560:	441a      	add	r2, r3
 8006562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006564:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006566:	2100      	movs	r1, #0
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f007 fbdc 	bl	800dd26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	f000 829b 	beq.w	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	2b00      	cmp	r3, #0
 8006582:	f040 8296 	bne.w	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800658c:	b2db      	uxtb	r3, r3
 800658e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006592:	b2da      	uxtb	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	b292      	uxth	r2, r2
 800659a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80065a6:	e284      	b.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80065ae:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	881b      	ldrh	r3, [r3, #0]
 80065b6:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80065b8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80065ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d034      	beq.n	800662c <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	461a      	mov	r2, r3
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	4413      	add	r3, r2
 80065d6:	3306      	adds	r3, #6
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	6812      	ldr	r2, [r2, #0]
 80065de:	4413      	add	r3, r2
 80065e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065e4:	881b      	ldrh	r3, [r3, #0]
 80065e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80065ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ec:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6818      	ldr	r0, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80065f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80065fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fe:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006600:	b29b      	uxth	r3, r3
 8006602:	f005 fd9d 	bl	800c140 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	881b      	ldrh	r3, [r3, #0]
 800660c:	b29a      	uxth	r2, r3
 800660e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006612:	4013      	ands	r3, r2
 8006614:	823b      	strh	r3, [r7, #16]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	8a3a      	ldrh	r2, [r7, #16]
 800661c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006620:	b292      	uxth	r2, r2
 8006622:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f007 fb51 	bl	800dccc <HAL_PCD_SetupStageCallback>
 800662a:	e242      	b.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800662c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8006630:	2b00      	cmp	r3, #0
 8006632:	f280 823e 	bge.w	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	881b      	ldrh	r3, [r3, #0]
 800663c:	b29a      	uxth	r2, r3
 800663e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006642:	4013      	ands	r3, r2
 8006644:	83bb      	strh	r3, [r7, #28]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	8bba      	ldrh	r2, [r7, #28]
 800664c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006650:	b292      	uxth	r2, r2
 8006652:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800665c:	b29b      	uxth	r3, r3
 800665e:	461a      	mov	r2, r3
 8006660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	00db      	lsls	r3, r3, #3
 8006666:	4413      	add	r3, r2
 8006668:	3306      	adds	r3, #6
 800666a:	005b      	lsls	r3, r3, #1
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	6812      	ldr	r2, [r2, #0]
 8006670:	4413      	add	r3, r2
 8006672:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006676:	881b      	ldrh	r3, [r3, #0]
 8006678:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006682:	69db      	ldr	r3, [r3, #28]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d019      	beq.n	80066bc <PCD_EP_ISR_Handler+0x1ee>
 8006688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d015      	beq.n	80066bc <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6818      	ldr	r0, [r3, #0]
 8006694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006696:	6959      	ldr	r1, [r3, #20]
 8006698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800669c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	f005 fd4d 	bl	800c140 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	695a      	ldr	r2, [r3, #20]
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	441a      	add	r2, r3
 80066b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80066b4:	2100      	movs	r1, #0
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f007 fb1a 	bl	800dcf0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	881b      	ldrh	r3, [r3, #0]
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f040 81f2 	bne.w	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	61bb      	str	r3, [r7, #24]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066dc:	b29b      	uxth	r3, r3
 80066de:	461a      	mov	r2, r3
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	4413      	add	r3, r2
 80066e4:	61bb      	str	r3, [r7, #24]
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80066ec:	617b      	str	r3, [r7, #20]
 80066ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d112      	bne.n	800671c <PCD_EP_ISR_Handler+0x24e>
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	881b      	ldrh	r3, [r3, #0]
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006700:	b29a      	uxth	r2, r3
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	801a      	strh	r2, [r3, #0]
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	b29b      	uxth	r3, r3
 800670c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006710:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006714:	b29a      	uxth	r2, r3
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	801a      	strh	r2, [r3, #0]
 800671a:	e02f      	b.n	800677c <PCD_EP_ISR_Handler+0x2ae>
 800671c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	2b3e      	cmp	r3, #62	; 0x3e
 8006722:	d813      	bhi.n	800674c <PCD_EP_ISR_Handler+0x27e>
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	085b      	lsrs	r3, r3, #1
 800672a:	633b      	str	r3, [r7, #48]	; 0x30
 800672c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b00      	cmp	r3, #0
 8006736:	d002      	beq.n	800673e <PCD_EP_ISR_Handler+0x270>
 8006738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673a:	3301      	adds	r3, #1
 800673c:	633b      	str	r3, [r7, #48]	; 0x30
 800673e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006740:	b29b      	uxth	r3, r3
 8006742:	029b      	lsls	r3, r3, #10
 8006744:	b29a      	uxth	r2, r3
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	801a      	strh	r2, [r3, #0]
 800674a:	e017      	b.n	800677c <PCD_EP_ISR_Handler+0x2ae>
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	095b      	lsrs	r3, r3, #5
 8006752:	633b      	str	r3, [r7, #48]	; 0x30
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	f003 031f 	and.w	r3, r3, #31
 800675c:	2b00      	cmp	r3, #0
 800675e:	d102      	bne.n	8006766 <PCD_EP_ISR_Handler+0x298>
 8006760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006762:	3b01      	subs	r3, #1
 8006764:	633b      	str	r3, [r7, #48]	; 0x30
 8006766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006768:	b29b      	uxth	r3, r3
 800676a:	029b      	lsls	r3, r3, #10
 800676c:	b29b      	uxth	r3, r3
 800676e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006772:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006776:	b29a      	uxth	r2, r3
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	881b      	ldrh	r3, [r3, #0]
 8006782:	b29b      	uxth	r3, r3
 8006784:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800678c:	827b      	strh	r3, [r7, #18]
 800678e:	8a7b      	ldrh	r3, [r7, #18]
 8006790:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006794:	827b      	strh	r3, [r7, #18]
 8006796:	8a7b      	ldrh	r3, [r7, #18]
 8006798:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800679c:	827b      	strh	r3, [r7, #18]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	8a7b      	ldrh	r3, [r7, #18]
 80067a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	8013      	strh	r3, [r2, #0]
 80067b8:	e17b      	b.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80067cc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f280 80ea 	bge.w	80069aa <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	461a      	mov	r2, r3
 80067dc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80067ec:	4013      	ands	r3, r2
 80067ee:	853b      	strh	r3, [r7, #40]	; 0x28
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	461a      	mov	r2, r3
 80067f6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8006800:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006804:	b292      	uxth	r2, r2
 8006806:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006808:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800680c:	4613      	mov	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4413      	add	r3, r2
 8006812:	00db      	lsls	r3, r3, #3
 8006814:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	4413      	add	r3, r2
 800681c:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	7b1b      	ldrb	r3, [r3, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d122      	bne.n	800686c <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800682e:	b29b      	uxth	r3, r3
 8006830:	461a      	mov	r2, r3
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	4413      	add	r3, r2
 800683a:	3306      	adds	r3, #6
 800683c:	005b      	lsls	r3, r3, #1
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	6812      	ldr	r2, [r2, #0]
 8006842:	4413      	add	r3, r2
 8006844:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800684e:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8006850:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006852:	2b00      	cmp	r3, #0
 8006854:	f000 8087 	beq.w	8006966 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6818      	ldr	r0, [r3, #0]
 800685c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685e:	6959      	ldr	r1, [r3, #20]
 8006860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006862:	88da      	ldrh	r2, [r3, #6]
 8006864:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006866:	f005 fc6b 	bl	800c140 <USB_ReadPMA>
 800686a:	e07c      	b.n	8006966 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800686c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800686e:	78db      	ldrb	r3, [r3, #3]
 8006870:	2b02      	cmp	r3, #2
 8006872:	d108      	bne.n	8006886 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006874:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006876:	461a      	mov	r2, r3
 8006878:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f927 	bl	8006ace <HAL_PCD_EP_DB_Receive>
 8006880:	4603      	mov	r3, r0
 8006882:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006884:	e06f      	b.n	8006966 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	461a      	mov	r2, r3
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	881b      	ldrh	r3, [r3, #0]
 8006896:	b29b      	uxth	r3, r3
 8006898:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800689c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a0:	847b      	strh	r3, [r7, #34]	; 0x22
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	461a      	mov	r2, r3
 80068a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	441a      	add	r2, r3
 80068b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80068b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068be:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	4413      	add	r3, r2
 80068d4:	881b      	ldrh	r3, [r3, #0]
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d021      	beq.n	8006924 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	461a      	mov	r2, r3
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	00db      	lsls	r3, r3, #3
 80068f2:	4413      	add	r3, r2
 80068f4:	3302      	adds	r3, #2
 80068f6:	005b      	lsls	r3, r3, #1
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	6812      	ldr	r2, [r2, #0]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006902:	881b      	ldrh	r3, [r3, #0]
 8006904:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006908:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800690a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800690c:	2b00      	cmp	r3, #0
 800690e:	d02a      	beq.n	8006966 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6818      	ldr	r0, [r3, #0]
 8006914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006916:	6959      	ldr	r1, [r3, #20]
 8006918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691a:	891a      	ldrh	r2, [r3, #8]
 800691c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800691e:	f005 fc0f 	bl	800c140 <USB_ReadPMA>
 8006922:	e020      	b.n	8006966 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800692c:	b29b      	uxth	r3, r3
 800692e:	461a      	mov	r2, r3
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	00db      	lsls	r3, r3, #3
 8006936:	4413      	add	r3, r2
 8006938:	3306      	adds	r3, #6
 800693a:	005b      	lsls	r3, r3, #1
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	6812      	ldr	r2, [r2, #0]
 8006940:	4413      	add	r3, r2
 8006942:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006946:	881b      	ldrh	r3, [r3, #0]
 8006948:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800694c:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800694e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6818      	ldr	r0, [r3, #0]
 8006958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695a:	6959      	ldr	r1, [r3, #20]
 800695c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695e:	895a      	ldrh	r2, [r3, #10]
 8006960:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006962:	f005 fbed 	bl	800c140 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006968:	69da      	ldr	r2, [r3, #28]
 800696a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800696c:	441a      	add	r2, r3
 800696e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006970:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006974:	695a      	ldr	r2, [r3, #20]
 8006976:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006978:	441a      	add	r2, r3
 800697a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800697e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d004      	beq.n	8006990 <PCD_EP_ISR_Handler+0x4c2>
 8006986:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	429a      	cmp	r2, r3
 800698e:	d206      	bcs.n	800699e <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f007 f9aa 	bl	800dcf0 <HAL_PCD_DataOutStageCallback>
 800699c:	e005      	b.n	80069aa <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069a4:	4618      	mov	r0, r3
 80069a6:	f003 fc25 	bl	800a1f4 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80069aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80069ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d07e      	beq.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 80069b4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80069b8:	1c5a      	adds	r2, r3, #1
 80069ba:	4613      	mov	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4413      	add	r3, r2
 80069c0:	00db      	lsls	r3, r3, #3
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	4413      	add	r3, r2
 80069c6:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	461a      	mov	r2, r3
 80069ce:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	881b      	ldrh	r3, [r3, #0]
 80069d8:	b29b      	uxth	r3, r3
 80069da:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80069de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069e2:	843b      	strh	r3, [r7, #32]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	461a      	mov	r2, r3
 80069ea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	441a      	add	r2, r3
 80069f2:	8c3b      	ldrh	r3, [r7, #32]
 80069f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8006a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a02:	78db      	ldrb	r3, [r3, #3]
 8006a04:	2b03      	cmp	r3, #3
 8006a06:	d00c      	beq.n	8006a22 <PCD_EP_ISR_Handler+0x554>
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	78db      	ldrb	r3, [r3, #3]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d008      	beq.n	8006a22 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8006a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a12:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d146      	bne.n	8006aa6 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8006a18:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d141      	bne.n	8006aa6 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	00db      	lsls	r3, r3, #3
 8006a34:	4413      	add	r3, r2
 8006a36:	3302      	adds	r3, #2
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	6812      	ldr	r2, [r2, #0]
 8006a3e:	4413      	add	r3, r2
 8006a40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a4a:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8006a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4e:	699a      	ldr	r2, [r3, #24]
 8006a50:	8bfb      	ldrh	r3, [r7, #30]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d906      	bls.n	8006a64 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	699a      	ldr	r2, [r3, #24]
 8006a5a:	8bfb      	ldrh	r3, [r7, #30]
 8006a5c:	1ad2      	subs	r2, r2, r3
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a60:	619a      	str	r2, [r3, #24]
 8006a62:	e002      	b.n	8006a6a <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8006a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a66:	2200      	movs	r2, #0
 8006a68:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	699b      	ldr	r3, [r3, #24]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d106      	bne.n	8006a80 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	4619      	mov	r1, r3
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f007 f954 	bl	800dd26 <HAL_PCD_DataInStageCallback>
 8006a7e:	e018      	b.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	695a      	ldr	r2, [r3, #20]
 8006a84:	8bfb      	ldrh	r3, [r7, #30]
 8006a86:	441a      	add	r2, r3
 8006a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8a:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	69da      	ldr	r2, [r3, #28]
 8006a90:	8bfb      	ldrh	r3, [r7, #30]
 8006a92:	441a      	add	r2, r3
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f003 fba8 	bl	800a1f4 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8006aa4:	e005      	b.n	8006ab2 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006aa6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f91b 	bl	8006ce8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	b21b      	sxth	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f6ff ad0a 	blt.w	80064d8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3738      	adds	r7, #56	; 0x38
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b088      	sub	sp, #32
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	60f8      	str	r0, [r7, #12]
 8006ad6:	60b9      	str	r1, [r7, #8]
 8006ad8:	4613      	mov	r3, r2
 8006ada:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006adc:	88fb      	ldrh	r3, [r7, #6]
 8006ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d07e      	beq.n	8006be4 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	461a      	mov	r2, r3
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	00db      	lsls	r3, r3, #3
 8006af8:	4413      	add	r3, r2
 8006afa:	3302      	adds	r3, #2
 8006afc:	005b      	lsls	r3, r3, #1
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	6812      	ldr	r2, [r2, #0]
 8006b02:	4413      	add	r3, r2
 8006b04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b08:	881b      	ldrh	r3, [r3, #0]
 8006b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b0e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	699a      	ldr	r2, [r3, #24]
 8006b14:	8b7b      	ldrh	r3, [r7, #26]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d306      	bcc.n	8006b28 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	699a      	ldr	r2, [r3, #24]
 8006b1e:	8b7b      	ldrh	r3, [r7, #26]
 8006b20:	1ad2      	subs	r2, r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	619a      	str	r2, [r3, #24]
 8006b26:	e002      	b.n	8006b2e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d123      	bne.n	8006b7e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	881b      	ldrh	r3, [r3, #0]
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b50:	833b      	strh	r3, [r7, #24]
 8006b52:	8b3b      	ldrh	r3, [r7, #24]
 8006b54:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006b58:	833b      	strh	r3, [r7, #24]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	461a      	mov	r2, r3
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	441a      	add	r2, r3
 8006b68:	8b3b      	ldrh	r3, [r7, #24]
 8006b6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006b7e:	88fb      	ldrh	r3, [r7, #6]
 8006b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d01f      	beq.n	8006bc8 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	4413      	add	r3, r2
 8006b96:	881b      	ldrh	r3, [r3, #0]
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ba2:	82fb      	strh	r3, [r7, #22]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	441a      	add	r2, r3
 8006bb2:	8afb      	ldrh	r3, [r7, #22]
 8006bb4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bb8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006bc8:	8b7b      	ldrh	r3, [r7, #26]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	f000 8087 	beq.w	8006cde <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6818      	ldr	r0, [r3, #0]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	6959      	ldr	r1, [r3, #20]
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	891a      	ldrh	r2, [r3, #8]
 8006bdc:	8b7b      	ldrh	r3, [r7, #26]
 8006bde:	f005 faaf 	bl	800c140 <USB_ReadPMA>
 8006be2:	e07c      	b.n	8006cde <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	461a      	mov	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	00db      	lsls	r3, r3, #3
 8006bf6:	4413      	add	r3, r2
 8006bf8:	3306      	adds	r3, #6
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	6812      	ldr	r2, [r2, #0]
 8006c00:	4413      	add	r3, r2
 8006c02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c06:	881b      	ldrh	r3, [r3, #0]
 8006c08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c0c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	699a      	ldr	r2, [r3, #24]
 8006c12:	8b7b      	ldrh	r3, [r7, #26]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d306      	bcc.n	8006c26 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	699a      	ldr	r2, [r3, #24]
 8006c1c:	8b7b      	ldrh	r3, [r7, #26]
 8006c1e:	1ad2      	subs	r2, r2, r3
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	619a      	str	r2, [r3, #24]
 8006c24:	e002      	b.n	8006c2c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d123      	bne.n	8006c7c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	461a      	mov	r2, r3
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	4413      	add	r3, r2
 8006c42:	881b      	ldrh	r3, [r3, #0]
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c4e:	83fb      	strh	r3, [r7, #30]
 8006c50:	8bfb      	ldrh	r3, [r7, #30]
 8006c52:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006c56:	83fb      	strh	r3, [r7, #30]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	441a      	add	r2, r3
 8006c66:	8bfb      	ldrh	r3, [r7, #30]
 8006c68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006c7c:	88fb      	ldrh	r3, [r7, #6]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d11f      	bne.n	8006cc6 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	4413      	add	r3, r2
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca0:	83bb      	strh	r3, [r7, #28]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	441a      	add	r2, r3
 8006cb0:	8bbb      	ldrh	r3, [r7, #28]
 8006cb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cbe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006cc6:	8b7b      	ldrh	r3, [r7, #26]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d008      	beq.n	8006cde <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6818      	ldr	r0, [r3, #0]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	6959      	ldr	r1, [r3, #20]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	895a      	ldrh	r2, [r3, #10]
 8006cd8:	8b7b      	ldrh	r3, [r7, #26]
 8006cda:	f005 fa31 	bl	800c140 <USB_ReadPMA>
    }
  }

  return count;
 8006cde:	8b7b      	ldrh	r3, [r7, #26]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3720      	adds	r7, #32
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b0a2      	sub	sp, #136	; 0x88
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006cf6:	88fb      	ldrh	r3, [r7, #6]
 8006cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 81c7 	beq.w	8007090 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	00db      	lsls	r3, r3, #3
 8006d14:	4413      	add	r3, r2
 8006d16:	3302      	adds	r3, #2
 8006d18:	005b      	lsls	r3, r3, #1
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	6812      	ldr	r2, [r2, #0]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d2a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	699a      	ldr	r2, [r3, #24]
 8006d32:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d907      	bls.n	8006d4a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	699a      	ldr	r2, [r3, #24]
 8006d3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006d42:	1ad2      	subs	r2, r2, r3
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	619a      	str	r2, [r3, #24]
 8006d48:	e002      	b.n	8006d50 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f040 80b9 	bne.w	8006ecc <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	785b      	ldrb	r3, [r3, #1]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d126      	bne.n	8006db0 <HAL_PCD_EP_DB_Transmit+0xc8>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d76:	4413      	add	r3, r2
 8006d78:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	011a      	lsls	r2, r3, #4
 8006d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d82:	4413      	add	r3, r2
 8006d84:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d88:	627b      	str	r3, [r7, #36]	; 0x24
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8c:	881b      	ldrh	r3, [r3, #0]
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d98:	801a      	strh	r2, [r3, #0]
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006da4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006da8:	b29a      	uxth	r2, r3
 8006daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dac:	801a      	strh	r2, [r3, #0]
 8006dae:	e01a      	b.n	8006de6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	785b      	ldrb	r3, [r3, #1]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d116      	bne.n	8006de6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	633b      	str	r3, [r7, #48]	; 0x30
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	461a      	mov	r2, r3
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	4413      	add	r3, r2
 8006dce:	633b      	str	r3, [r7, #48]	; 0x30
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	011a      	lsls	r2, r3, #4
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd8:	4413      	add	r3, r2
 8006dda:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006dde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de2:	2200      	movs	r2, #0
 8006de4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	623b      	str	r3, [r7, #32]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	785b      	ldrb	r3, [r3, #1]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d126      	bne.n	8006e42 <HAL_PCD_EP_DB_Transmit+0x15a>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	61bb      	str	r3, [r7, #24]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	461a      	mov	r2, r3
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	4413      	add	r3, r2
 8006e0a:	61bb      	str	r3, [r7, #24]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	011a      	lsls	r2, r3, #4
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	4413      	add	r3, r2
 8006e16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e1a:	617b      	str	r3, [r7, #20]
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	881b      	ldrh	r3, [r3, #0]
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	801a      	strh	r2, [r3, #0]
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	881b      	ldrh	r3, [r3, #0]
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	801a      	strh	r2, [r3, #0]
 8006e40:	e017      	b.n	8006e72 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	785b      	ldrb	r3, [r3, #1]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d113      	bne.n	8006e72 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	461a      	mov	r2, r3
 8006e56:	6a3b      	ldr	r3, [r7, #32]
 8006e58:	4413      	add	r3, r2
 8006e5a:	623b      	str	r3, [r7, #32]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	011a      	lsls	r2, r3, #4
 8006e62:	6a3b      	ldr	r3, [r7, #32]
 8006e64:	4413      	add	r3, r2
 8006e66:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e6a:	61fb      	str	r3, [r7, #28]
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	4619      	mov	r1, r3
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f006 ff54 	bl	800dd26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006e7e:	88fb      	ldrh	r3, [r7, #6]
 8006e80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 82d4 	beq.w	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	4413      	add	r3, r2
 8006e98:	881b      	ldrh	r3, [r3, #0]
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ea4:	827b      	strh	r3, [r7, #18]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	441a      	add	r2, r3
 8006eb4:	8a7b      	ldrh	r3, [r7, #18]
 8006eb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006eba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ebe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	8013      	strh	r3, [r2, #0]
 8006eca:	e2b2      	b.n	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ecc:	88fb      	ldrh	r3, [r7, #6]
 8006ece:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d021      	beq.n	8006f1a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	461a      	mov	r2, r3
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4413      	add	r3, r2
 8006ee4:	881b      	ldrh	r3, [r3, #0]
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ef0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	461a      	mov	r2, r3
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	441a      	add	r2, r3
 8006f02:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006f06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	f040 8286 	bne.w	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	695a      	ldr	r2, [r3, #20]
 8006f2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006f2e:	441a      	add	r2, r3
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	69da      	ldr	r2, [r3, #28]
 8006f38:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006f3c:	441a      	add	r2, r3
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	6a1a      	ldr	r2, [r3, #32]
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d309      	bcc.n	8006f62 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	6a1a      	ldr	r2, [r3, #32]
 8006f58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f5a:	1ad2      	subs	r2, r2, r3
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	621a      	str	r2, [r3, #32]
 8006f60:	e015      	b.n	8006f8e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d107      	bne.n	8006f7a <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8006f6a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006f6e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006f78:	e009      	b.n	8006f8e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	785b      	ldrb	r3, [r3, #1]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d155      	bne.n	8007042 <HAL_PCD_EP_DB_Transmit+0x35a>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	4413      	add	r3, r2
 8006fac:	63bb      	str	r3, [r7, #56]	; 0x38
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	011a      	lsls	r2, r3, #4
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	4413      	add	r3, r2
 8006fb8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006fbc:	637b      	str	r3, [r7, #52]	; 0x34
 8006fbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d112      	bne.n	8006fea <HAL_PCD_EP_DB_Transmit+0x302>
 8006fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fc6:	881b      	ldrh	r3, [r3, #0]
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fd2:	801a      	strh	r2, [r3, #0]
 8006fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fd6:	881b      	ldrh	r3, [r3, #0]
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fe6:	801a      	strh	r2, [r3, #0]
 8006fe8:	e047      	b.n	800707a <HAL_PCD_EP_DB_Transmit+0x392>
 8006fea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fec:	2b3e      	cmp	r3, #62	; 0x3e
 8006fee:	d811      	bhi.n	8007014 <HAL_PCD_EP_DB_Transmit+0x32c>
 8006ff0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ff2:	085b      	lsrs	r3, r3, #1
 8006ff4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ff6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <HAL_PCD_EP_DB_Transmit+0x31e>
 8007000:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007002:	3301      	adds	r3, #1
 8007004:	64bb      	str	r3, [r7, #72]	; 0x48
 8007006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007008:	b29b      	uxth	r3, r3
 800700a:	029b      	lsls	r3, r3, #10
 800700c:	b29a      	uxth	r2, r3
 800700e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007010:	801a      	strh	r2, [r3, #0]
 8007012:	e032      	b.n	800707a <HAL_PCD_EP_DB_Transmit+0x392>
 8007014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007016:	095b      	lsrs	r3, r3, #5
 8007018:	64bb      	str	r3, [r7, #72]	; 0x48
 800701a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800701c:	f003 031f 	and.w	r3, r3, #31
 8007020:	2b00      	cmp	r3, #0
 8007022:	d102      	bne.n	800702a <HAL_PCD_EP_DB_Transmit+0x342>
 8007024:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007026:	3b01      	subs	r3, #1
 8007028:	64bb      	str	r3, [r7, #72]	; 0x48
 800702a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800702c:	b29b      	uxth	r3, r3
 800702e:	029b      	lsls	r3, r3, #10
 8007030:	b29b      	uxth	r3, r3
 8007032:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007036:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800703a:	b29a      	uxth	r2, r3
 800703c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800703e:	801a      	strh	r2, [r3, #0]
 8007040:	e01b      	b.n	800707a <HAL_PCD_EP_DB_Transmit+0x392>
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	785b      	ldrb	r3, [r3, #1]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d117      	bne.n	800707a <HAL_PCD_EP_DB_Transmit+0x392>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	643b      	str	r3, [r7, #64]	; 0x40
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007058:	b29b      	uxth	r3, r3
 800705a:	461a      	mov	r2, r3
 800705c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800705e:	4413      	add	r3, r2
 8007060:	643b      	str	r3, [r7, #64]	; 0x40
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	011a      	lsls	r2, r3, #4
 8007068:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800706a:	4413      	add	r3, r2
 800706c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007070:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007074:	b29a      	uxth	r2, r3
 8007076:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007078:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6818      	ldr	r0, [r3, #0]
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	6959      	ldr	r1, [r3, #20]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	891a      	ldrh	r2, [r3, #8]
 8007086:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007088:	b29b      	uxth	r3, r3
 800708a:	f005 f814 	bl	800c0b6 <USB_WritePMA>
 800708e:	e1d0      	b.n	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007098:	b29b      	uxth	r3, r3
 800709a:	461a      	mov	r2, r3
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	00db      	lsls	r3, r3, #3
 80070a2:	4413      	add	r3, r2
 80070a4:	3306      	adds	r3, #6
 80070a6:	005b      	lsls	r3, r3, #1
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	6812      	ldr	r2, [r2, #0]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070b2:	881b      	ldrh	r3, [r3, #0]
 80070b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	699a      	ldr	r2, [r3, #24]
 80070c0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d307      	bcc.n	80070d8 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	699a      	ldr	r2, [r3, #24]
 80070cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80070d0:	1ad2      	subs	r2, r2, r3
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	619a      	str	r2, [r3, #24]
 80070d6:	e002      	b.n	80070de <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	2200      	movs	r2, #0
 80070dc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	f040 80c4 	bne.w	8007270 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	785b      	ldrb	r3, [r3, #1]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d126      	bne.n	800713e <HAL_PCD_EP_DB_Transmit+0x456>
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070fe:	b29b      	uxth	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007104:	4413      	add	r3, r2
 8007106:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	011a      	lsls	r2, r3, #4
 800710e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007110:	4413      	add	r3, r2
 8007112:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007116:	66bb      	str	r3, [r7, #104]	; 0x68
 8007118:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800711a:	881b      	ldrh	r3, [r3, #0]
 800711c:	b29b      	uxth	r3, r3
 800711e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007122:	b29a      	uxth	r2, r3
 8007124:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007126:	801a      	strh	r2, [r3, #0]
 8007128:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800712a:	881b      	ldrh	r3, [r3, #0]
 800712c:	b29b      	uxth	r3, r3
 800712e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007132:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007136:	b29a      	uxth	r2, r3
 8007138:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800713a:	801a      	strh	r2, [r3, #0]
 800713c:	e01a      	b.n	8007174 <HAL_PCD_EP_DB_Transmit+0x48c>
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	785b      	ldrb	r3, [r3, #1]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d116      	bne.n	8007174 <HAL_PCD_EP_DB_Transmit+0x48c>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	677b      	str	r3, [r7, #116]	; 0x74
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007154:	b29b      	uxth	r3, r3
 8007156:	461a      	mov	r2, r3
 8007158:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800715a:	4413      	add	r3, r2
 800715c:	677b      	str	r3, [r7, #116]	; 0x74
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	011a      	lsls	r2, r3, #4
 8007164:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007166:	4413      	add	r3, r2
 8007168:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800716c:	673b      	str	r3, [r7, #112]	; 0x70
 800716e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007170:	2200      	movs	r2, #0
 8007172:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	67bb      	str	r3, [r7, #120]	; 0x78
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	785b      	ldrb	r3, [r3, #1]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d12f      	bne.n	80071e2 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007192:	b29b      	uxth	r3, r3
 8007194:	461a      	mov	r2, r3
 8007196:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800719a:	4413      	add	r3, r2
 800719c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	011a      	lsls	r2, r3, #4
 80071a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80071aa:	4413      	add	r3, r2
 80071ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80071b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80071b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071c6:	801a      	strh	r2, [r3, #0]
 80071c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071cc:	881b      	ldrh	r3, [r3, #0]
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071d8:	b29a      	uxth	r2, r3
 80071da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071de:	801a      	strh	r2, [r3, #0]
 80071e0:	e017      	b.n	8007212 <HAL_PCD_EP_DB_Transmit+0x52a>
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	785b      	ldrb	r3, [r3, #1]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d113      	bne.n	8007212 <HAL_PCD_EP_DB_Transmit+0x52a>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	461a      	mov	r2, r3
 80071f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071f8:	4413      	add	r3, r2
 80071fa:	67bb      	str	r3, [r7, #120]	; 0x78
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	011a      	lsls	r2, r3, #4
 8007202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007204:	4413      	add	r3, r2
 8007206:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800720a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800720c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800720e:	2200      	movs	r2, #0
 8007210:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	4619      	mov	r1, r3
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	f006 fd84 	bl	800dd26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800721e:	88fb      	ldrh	r3, [r7, #6]
 8007220:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007224:	2b00      	cmp	r3, #0
 8007226:	f040 8104 	bne.w	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	461a      	mov	r2, r3
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	881b      	ldrh	r3, [r3, #0]
 800723a:	b29b      	uxth	r3, r3
 800723c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007244:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	461a      	mov	r2, r3
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	441a      	add	r2, r3
 8007256:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800725a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800725e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007262:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800726a:	b29b      	uxth	r3, r3
 800726c:	8013      	strh	r3, [r2, #0]
 800726e:	e0e0      	b.n	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007270:	88fb      	ldrh	r3, [r7, #6]
 8007272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d121      	bne.n	80072be <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	009b      	lsls	r3, r3, #2
 8007286:	4413      	add	r3, r2
 8007288:	881b      	ldrh	r3, [r3, #0]
 800728a:	b29b      	uxth	r3, r3
 800728c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007294:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	461a      	mov	r2, r3
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	441a      	add	r2, r3
 80072a6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80072aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80072b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	f040 80b4 	bne.w	8007432 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	695a      	ldr	r2, [r3, #20]
 80072ce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80072d2:	441a      	add	r2, r3
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	69da      	ldr	r2, [r3, #28]
 80072dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80072e0:	441a      	add	r2, r3
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	6a1a      	ldr	r2, [r3, #32]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d309      	bcc.n	8007306 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	6a1a      	ldr	r2, [r3, #32]
 80072fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072fe:	1ad2      	subs	r2, r2, r3
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	621a      	str	r2, [r3, #32]
 8007304:	e015      	b.n	8007332 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d107      	bne.n	800731e <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 800730e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007312:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	2200      	movs	r2, #0
 8007318:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800731c:	e009      	b.n	8007332 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	2200      	movs	r2, #0
 8007328:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	667b      	str	r3, [r7, #100]	; 0x64
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	785b      	ldrb	r3, [r3, #1]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d155      	bne.n	80073ec <HAL_PCD_EP_DB_Transmit+0x704>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800734e:	b29b      	uxth	r3, r3
 8007350:	461a      	mov	r2, r3
 8007352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007354:	4413      	add	r3, r2
 8007356:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	011a      	lsls	r2, r3, #4
 800735e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007360:	4413      	add	r3, r2
 8007362:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007366:	65bb      	str	r3, [r7, #88]	; 0x58
 8007368:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800736a:	2b00      	cmp	r3, #0
 800736c:	d112      	bne.n	8007394 <HAL_PCD_EP_DB_Transmit+0x6ac>
 800736e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29b      	uxth	r3, r3
 8007374:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007378:	b29a      	uxth	r2, r3
 800737a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800737c:	801a      	strh	r2, [r3, #0]
 800737e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	b29b      	uxth	r3, r3
 8007384:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007388:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800738c:	b29a      	uxth	r2, r3
 800738e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007390:	801a      	strh	r2, [r3, #0]
 8007392:	e044      	b.n	800741e <HAL_PCD_EP_DB_Transmit+0x736>
 8007394:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007396:	2b3e      	cmp	r3, #62	; 0x3e
 8007398:	d811      	bhi.n	80073be <HAL_PCD_EP_DB_Transmit+0x6d6>
 800739a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800739c:	085b      	lsrs	r3, r3, #1
 800739e:	657b      	str	r3, [r7, #84]	; 0x54
 80073a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073a2:	f003 0301 	and.w	r3, r3, #1
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d002      	beq.n	80073b0 <HAL_PCD_EP_DB_Transmit+0x6c8>
 80073aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073ac:	3301      	adds	r3, #1
 80073ae:	657b      	str	r3, [r7, #84]	; 0x54
 80073b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	029b      	lsls	r3, r3, #10
 80073b6:	b29a      	uxth	r2, r3
 80073b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073ba:	801a      	strh	r2, [r3, #0]
 80073bc:	e02f      	b.n	800741e <HAL_PCD_EP_DB_Transmit+0x736>
 80073be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073c0:	095b      	lsrs	r3, r3, #5
 80073c2:	657b      	str	r3, [r7, #84]	; 0x54
 80073c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073c6:	f003 031f 	and.w	r3, r3, #31
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d102      	bne.n	80073d4 <HAL_PCD_EP_DB_Transmit+0x6ec>
 80073ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073d0:	3b01      	subs	r3, #1
 80073d2:	657b      	str	r3, [r7, #84]	; 0x54
 80073d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	029b      	lsls	r3, r3, #10
 80073da:	b29b      	uxth	r3, r3
 80073dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073e4:	b29a      	uxth	r2, r3
 80073e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073e8:	801a      	strh	r2, [r3, #0]
 80073ea:	e018      	b.n	800741e <HAL_PCD_EP_DB_Transmit+0x736>
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	785b      	ldrb	r3, [r3, #1]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d114      	bne.n	800741e <HAL_PCD_EP_DB_Transmit+0x736>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	461a      	mov	r2, r3
 8007400:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007402:	4413      	add	r3, r2
 8007404:	667b      	str	r3, [r7, #100]	; 0x64
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	011a      	lsls	r2, r3, #4
 800740c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800740e:	4413      	add	r3, r2
 8007410:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007414:	663b      	str	r3, [r7, #96]	; 0x60
 8007416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007418:	b29a      	uxth	r2, r3
 800741a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800741c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6818      	ldr	r0, [r3, #0]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	6959      	ldr	r1, [r3, #20]
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	895a      	ldrh	r2, [r3, #10]
 800742a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800742c:	b29b      	uxth	r3, r3
 800742e:	f004 fe42 	bl	800c0b6 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	461a      	mov	r2, r3
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	b29b      	uxth	r3, r3
 8007444:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800744c:	823b      	strh	r3, [r7, #16]
 800744e:	8a3b      	ldrh	r3, [r7, #16]
 8007450:	f083 0310 	eor.w	r3, r3, #16
 8007454:	823b      	strh	r3, [r7, #16]
 8007456:	8a3b      	ldrh	r3, [r7, #16]
 8007458:	f083 0320 	eor.w	r3, r3, #32
 800745c:	823b      	strh	r3, [r7, #16]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	461a      	mov	r2, r3
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	441a      	add	r2, r3
 800746c:	8a3b      	ldrh	r3, [r7, #16]
 800746e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007472:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007476:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800747a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800747e:	b29b      	uxth	r3, r3
 8007480:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3788      	adds	r7, #136	; 0x88
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800748c:	b480      	push	{r7}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	607b      	str	r3, [r7, #4]
 8007496:	460b      	mov	r3, r1
 8007498:	817b      	strh	r3, [r7, #10]
 800749a:	4613      	mov	r3, r2
 800749c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800749e:	897b      	ldrh	r3, [r7, #10]
 80074a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00b      	beq.n	80074c2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074aa:	897b      	ldrh	r3, [r7, #10]
 80074ac:	f003 0307 	and.w	r3, r3, #7
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	4613      	mov	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	00db      	lsls	r3, r3, #3
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	4413      	add	r3, r2
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	e009      	b.n	80074d6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80074c2:	897a      	ldrh	r2, [r7, #10]
 80074c4:	4613      	mov	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	00db      	lsls	r3, r3, #3
 80074cc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4413      	add	r3, r2
 80074d4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80074d6:	893b      	ldrh	r3, [r7, #8]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d107      	bne.n	80074ec <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2200      	movs	r2, #0
 80074e0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	b29a      	uxth	r2, r3
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	80da      	strh	r2, [r3, #6]
 80074ea:	e00b      	b.n	8007504 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	2201      	movs	r2, #1
 80074f0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	b29a      	uxth	r2, r3
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	0c1b      	lsrs	r3, r3, #16
 80074fe:	b29a      	uxth	r2, r3
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	371c      	adds	r7, #28
 800750a:	46bd      	mov	sp, r7
 800750c:	bc80      	pop	{r7}
 800750e:	4770      	bx	lr

08007510 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b088      	sub	sp, #32
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d101      	bne.n	8007522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	e31d      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007522:	4b94      	ldr	r3, [pc, #592]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	f003 030c 	and.w	r3, r3, #12
 800752a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800752c:	4b91      	ldr	r3, [pc, #580]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007534:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	2b00      	cmp	r3, #0
 8007540:	d07b      	beq.n	800763a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	2b08      	cmp	r3, #8
 8007546:	d006      	beq.n	8007556 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	2b0c      	cmp	r3, #12
 800754c:	d10f      	bne.n	800756e <HAL_RCC_OscConfig+0x5e>
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007554:	d10b      	bne.n	800756e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007556:	4b87      	ldr	r3, [pc, #540]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d06a      	beq.n	8007638 <HAL_RCC_OscConfig+0x128>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d166      	bne.n	8007638 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e2f7      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d106      	bne.n	8007584 <HAL_RCC_OscConfig+0x74>
 8007576:	4b7f      	ldr	r3, [pc, #508]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a7e      	ldr	r2, [pc, #504]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800757c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	e02d      	b.n	80075e0 <HAL_RCC_OscConfig+0xd0>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10c      	bne.n	80075a6 <HAL_RCC_OscConfig+0x96>
 800758c:	4b79      	ldr	r3, [pc, #484]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a78      	ldr	r2, [pc, #480]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007596:	6013      	str	r3, [r2, #0]
 8007598:	4b76      	ldr	r3, [pc, #472]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a75      	ldr	r2, [pc, #468]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800759e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075a2:	6013      	str	r3, [r2, #0]
 80075a4:	e01c      	b.n	80075e0 <HAL_RCC_OscConfig+0xd0>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	2b05      	cmp	r3, #5
 80075ac:	d10c      	bne.n	80075c8 <HAL_RCC_OscConfig+0xb8>
 80075ae:	4b71      	ldr	r3, [pc, #452]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a70      	ldr	r2, [pc, #448]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075b8:	6013      	str	r3, [r2, #0]
 80075ba:	4b6e      	ldr	r3, [pc, #440]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a6d      	ldr	r2, [pc, #436]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	e00b      	b.n	80075e0 <HAL_RCC_OscConfig+0xd0>
 80075c8:	4b6a      	ldr	r3, [pc, #424]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a69      	ldr	r2, [pc, #420]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075d2:	6013      	str	r3, [r2, #0]
 80075d4:	4b67      	ldr	r3, [pc, #412]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a66      	ldr	r2, [pc, #408]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80075da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d013      	beq.n	8007610 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075e8:	f7fc fd32 	bl	8004050 <HAL_GetTick>
 80075ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80075ee:	e008      	b.n	8007602 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075f0:	f7fc fd2e 	bl	8004050 <HAL_GetTick>
 80075f4:	4602      	mov	r2, r0
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	2b64      	cmp	r3, #100	; 0x64
 80075fc:	d901      	bls.n	8007602 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e2ad      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007602:	4b5c      	ldr	r3, [pc, #368]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d0f0      	beq.n	80075f0 <HAL_RCC_OscConfig+0xe0>
 800760e:	e014      	b.n	800763a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007610:	f7fc fd1e 	bl	8004050 <HAL_GetTick>
 8007614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007616:	e008      	b.n	800762a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007618:	f7fc fd1a 	bl	8004050 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b64      	cmp	r3, #100	; 0x64
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e299      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800762a:	4b52      	ldr	r3, [pc, #328]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1f0      	bne.n	8007618 <HAL_RCC_OscConfig+0x108>
 8007636:	e000      	b.n	800763a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0302 	and.w	r3, r3, #2
 8007642:	2b00      	cmp	r3, #0
 8007644:	d05a      	beq.n	80076fc <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	2b04      	cmp	r3, #4
 800764a:	d005      	beq.n	8007658 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	2b0c      	cmp	r3, #12
 8007650:	d119      	bne.n	8007686 <HAL_RCC_OscConfig+0x176>
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d116      	bne.n	8007686 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007658:	4b46      	ldr	r3, [pc, #280]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0302 	and.w	r3, r3, #2
 8007660:	2b00      	cmp	r3, #0
 8007662:	d005      	beq.n	8007670 <HAL_RCC_OscConfig+0x160>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d001      	beq.n	8007670 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e276      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007670:	4b40      	ldr	r3, [pc, #256]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	021b      	lsls	r3, r3, #8
 800767e:	493d      	ldr	r1, [pc, #244]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007680:	4313      	orrs	r3, r2
 8007682:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007684:	e03a      	b.n	80076fc <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d020      	beq.n	80076d0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800768e:	4b3a      	ldr	r3, [pc, #232]	; (8007778 <HAL_RCC_OscConfig+0x268>)
 8007690:	2201      	movs	r2, #1
 8007692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007694:	f7fc fcdc 	bl	8004050 <HAL_GetTick>
 8007698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800769a:	e008      	b.n	80076ae <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800769c:	f7fc fcd8 	bl	8004050 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d901      	bls.n	80076ae <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e257      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80076ae:	4b31      	ldr	r3, [pc, #196]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0302 	and.w	r3, r3, #2
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d0f0      	beq.n	800769c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076ba:	4b2e      	ldr	r3, [pc, #184]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	021b      	lsls	r3, r3, #8
 80076c8:	492a      	ldr	r1, [pc, #168]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80076ca:	4313      	orrs	r3, r2
 80076cc:	604b      	str	r3, [r1, #4]
 80076ce:	e015      	b.n	80076fc <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076d0:	4b29      	ldr	r3, [pc, #164]	; (8007778 <HAL_RCC_OscConfig+0x268>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076d6:	f7fc fcbb 	bl	8004050 <HAL_GetTick>
 80076da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076de:	f7fc fcb7 	bl	8004050 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e236      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80076f0:	4b20      	ldr	r3, [pc, #128]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1f0      	bne.n	80076de <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0310 	and.w	r3, r3, #16
 8007704:	2b00      	cmp	r3, #0
 8007706:	f000 80b8 	beq.w	800787a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d170      	bne.n	80077f2 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007710:	4b18      	ldr	r3, [pc, #96]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007718:	2b00      	cmp	r3, #0
 800771a:	d005      	beq.n	8007728 <HAL_RCC_OscConfig+0x218>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	699b      	ldr	r3, [r3, #24]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d101      	bne.n	8007728 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e21a      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a1a      	ldr	r2, [r3, #32]
 800772c:	4b11      	ldr	r3, [pc, #68]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007734:	429a      	cmp	r2, r3
 8007736:	d921      	bls.n	800777c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6a1b      	ldr	r3, [r3, #32]
 800773c:	4618      	mov	r0, r3
 800773e:	f000 fc69 	bl	8008014 <RCC_SetFlashLatencyFromMSIRange>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d001      	beq.n	800774c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e208      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800774c:	4b09      	ldr	r3, [pc, #36]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a1b      	ldr	r3, [r3, #32]
 8007758:	4906      	ldr	r1, [pc, #24]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800775a:	4313      	orrs	r3, r2
 800775c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800775e:	4b05      	ldr	r3, [pc, #20]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	69db      	ldr	r3, [r3, #28]
 800776a:	061b      	lsls	r3, r3, #24
 800776c:	4901      	ldr	r1, [pc, #4]	; (8007774 <HAL_RCC_OscConfig+0x264>)
 800776e:	4313      	orrs	r3, r2
 8007770:	604b      	str	r3, [r1, #4]
 8007772:	e020      	b.n	80077b6 <HAL_RCC_OscConfig+0x2a6>
 8007774:	40023800 	.word	0x40023800
 8007778:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800777c:	4b99      	ldr	r3, [pc, #612]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a1b      	ldr	r3, [r3, #32]
 8007788:	4996      	ldr	r1, [pc, #600]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800778a:	4313      	orrs	r3, r2
 800778c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800778e:	4b95      	ldr	r3, [pc, #596]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	69db      	ldr	r3, [r3, #28]
 800779a:	061b      	lsls	r3, r3, #24
 800779c:	4991      	ldr	r1, [pc, #580]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800779e:	4313      	orrs	r3, r2
 80077a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fc34 	bl	8008014 <RCC_SetFlashLatencyFromMSIRange>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e1d3      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
 80077ba:	0b5b      	lsrs	r3, r3, #13
 80077bc:	3301      	adds	r3, #1
 80077be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80077c2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80077c6:	4a87      	ldr	r2, [pc, #540]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80077c8:	6892      	ldr	r2, [r2, #8]
 80077ca:	0912      	lsrs	r2, r2, #4
 80077cc:	f002 020f 	and.w	r2, r2, #15
 80077d0:	4985      	ldr	r1, [pc, #532]	; (80079e8 <HAL_RCC_OscConfig+0x4d8>)
 80077d2:	5c8a      	ldrb	r2, [r1, r2]
 80077d4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80077d6:	4a85      	ldr	r2, [pc, #532]	; (80079ec <HAL_RCC_OscConfig+0x4dc>)
 80077d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80077da:	4b85      	ldr	r3, [pc, #532]	; (80079f0 <HAL_RCC_OscConfig+0x4e0>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fc fbea 	bl	8003fb8 <HAL_InitTick>
 80077e4:	4603      	mov	r3, r0
 80077e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d045      	beq.n	800787a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80077ee:	7bfb      	ldrb	r3, [r7, #15]
 80077f0:	e1b5      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d029      	beq.n	800784e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80077fa:	4b7e      	ldr	r3, [pc, #504]	; (80079f4 <HAL_RCC_OscConfig+0x4e4>)
 80077fc:	2201      	movs	r2, #1
 80077fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007800:	f7fc fc26 	bl	8004050 <HAL_GetTick>
 8007804:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007806:	e008      	b.n	800781a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007808:	f7fc fc22 	bl	8004050 <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	2b02      	cmp	r3, #2
 8007814:	d901      	bls.n	800781a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e1a1      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800781a:	4b72      	ldr	r3, [pc, #456]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007822:	2b00      	cmp	r3, #0
 8007824:	d0f0      	beq.n	8007808 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007826:	4b6f      	ldr	r3, [pc, #444]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a1b      	ldr	r3, [r3, #32]
 8007832:	496c      	ldr	r1, [pc, #432]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007834:	4313      	orrs	r3, r2
 8007836:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007838:	4b6a      	ldr	r3, [pc, #424]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	69db      	ldr	r3, [r3, #28]
 8007844:	061b      	lsls	r3, r3, #24
 8007846:	4967      	ldr	r1, [pc, #412]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007848:	4313      	orrs	r3, r2
 800784a:	604b      	str	r3, [r1, #4]
 800784c:	e015      	b.n	800787a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800784e:	4b69      	ldr	r3, [pc, #420]	; (80079f4 <HAL_RCC_OscConfig+0x4e4>)
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007854:	f7fc fbfc 	bl	8004050 <HAL_GetTick>
 8007858:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800785a:	e008      	b.n	800786e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800785c:	f7fc fbf8 	bl	8004050 <HAL_GetTick>
 8007860:	4602      	mov	r2, r0
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	2b02      	cmp	r3, #2
 8007868:	d901      	bls.n	800786e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e177      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800786e:	4b5d      	ldr	r3, [pc, #372]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1f0      	bne.n	800785c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 0308 	and.w	r3, r3, #8
 8007882:	2b00      	cmp	r3, #0
 8007884:	d030      	beq.n	80078e8 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d016      	beq.n	80078bc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800788e:	4b5a      	ldr	r3, [pc, #360]	; (80079f8 <HAL_RCC_OscConfig+0x4e8>)
 8007890:	2201      	movs	r2, #1
 8007892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007894:	f7fc fbdc 	bl	8004050 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800789a:	e008      	b.n	80078ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800789c:	f7fc fbd8 	bl	8004050 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e157      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80078ae:	4b4d      	ldr	r3, [pc, #308]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80078b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f0      	beq.n	800789c <HAL_RCC_OscConfig+0x38c>
 80078ba:	e015      	b.n	80078e8 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078bc:	4b4e      	ldr	r3, [pc, #312]	; (80079f8 <HAL_RCC_OscConfig+0x4e8>)
 80078be:	2200      	movs	r2, #0
 80078c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078c2:	f7fc fbc5 	bl	8004050 <HAL_GetTick>
 80078c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80078c8:	e008      	b.n	80078dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80078ca:	f7fc fbc1 	bl	8004050 <HAL_GetTick>
 80078ce:	4602      	mov	r2, r0
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d901      	bls.n	80078dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80078d8:	2303      	movs	r3, #3
 80078da:	e140      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80078dc:	4b41      	ldr	r3, [pc, #260]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80078de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1f0      	bne.n	80078ca <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0304 	and.w	r3, r3, #4
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f000 80b5 	beq.w	8007a60 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078f6:	2300      	movs	r3, #0
 80078f8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078fa:	4b3a      	ldr	r3, [pc, #232]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80078fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10d      	bne.n	8007922 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007906:	4b37      	ldr	r3, [pc, #220]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790a:	4a36      	ldr	r2, [pc, #216]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800790c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007910:	6253      	str	r3, [r2, #36]	; 0x24
 8007912:	4b34      	ldr	r3, [pc, #208]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800791a:	60bb      	str	r3, [r7, #8]
 800791c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800791e:	2301      	movs	r3, #1
 8007920:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007922:	4b36      	ldr	r3, [pc, #216]	; (80079fc <HAL_RCC_OscConfig+0x4ec>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800792a:	2b00      	cmp	r3, #0
 800792c:	d118      	bne.n	8007960 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800792e:	4b33      	ldr	r3, [pc, #204]	; (80079fc <HAL_RCC_OscConfig+0x4ec>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a32      	ldr	r2, [pc, #200]	; (80079fc <HAL_RCC_OscConfig+0x4ec>)
 8007934:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007938:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800793a:	f7fc fb89 	bl	8004050 <HAL_GetTick>
 800793e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007940:	e008      	b.n	8007954 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007942:	f7fc fb85 	bl	8004050 <HAL_GetTick>
 8007946:	4602      	mov	r2, r0
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	2b64      	cmp	r3, #100	; 0x64
 800794e:	d901      	bls.n	8007954 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	e104      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007954:	4b29      	ldr	r3, [pc, #164]	; (80079fc <HAL_RCC_OscConfig+0x4ec>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795c:	2b00      	cmp	r3, #0
 800795e:	d0f0      	beq.n	8007942 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	2b01      	cmp	r3, #1
 8007966:	d106      	bne.n	8007976 <HAL_RCC_OscConfig+0x466>
 8007968:	4b1e      	ldr	r3, [pc, #120]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800796a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800796c:	4a1d      	ldr	r2, [pc, #116]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800796e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007972:	6353      	str	r3, [r2, #52]	; 0x34
 8007974:	e02d      	b.n	80079d2 <HAL_RCC_OscConfig+0x4c2>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d10c      	bne.n	8007998 <HAL_RCC_OscConfig+0x488>
 800797e:	4b19      	ldr	r3, [pc, #100]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007982:	4a18      	ldr	r2, [pc, #96]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007988:	6353      	str	r3, [r2, #52]	; 0x34
 800798a:	4b16      	ldr	r3, [pc, #88]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 800798c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800798e:	4a15      	ldr	r2, [pc, #84]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 8007990:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007994:	6353      	str	r3, [r2, #52]	; 0x34
 8007996:	e01c      	b.n	80079d2 <HAL_RCC_OscConfig+0x4c2>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	2b05      	cmp	r3, #5
 800799e:	d10c      	bne.n	80079ba <HAL_RCC_OscConfig+0x4aa>
 80079a0:	4b10      	ldr	r3, [pc, #64]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079a4:	4a0f      	ldr	r2, [pc, #60]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80079aa:	6353      	str	r3, [r2, #52]	; 0x34
 80079ac:	4b0d      	ldr	r3, [pc, #52]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079b0:	4a0c      	ldr	r2, [pc, #48]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079b6:	6353      	str	r3, [r2, #52]	; 0x34
 80079b8:	e00b      	b.n	80079d2 <HAL_RCC_OscConfig+0x4c2>
 80079ba:	4b0a      	ldr	r3, [pc, #40]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079be:	4a09      	ldr	r2, [pc, #36]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079c4:	6353      	str	r3, [r2, #52]	; 0x34
 80079c6:	4b07      	ldr	r3, [pc, #28]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ca:	4a06      	ldr	r2, [pc, #24]	; (80079e4 <HAL_RCC_OscConfig+0x4d4>)
 80079cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079d0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d024      	beq.n	8007a24 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079da:	f7fc fb39 	bl	8004050 <HAL_GetTick>
 80079de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079e0:	e019      	b.n	8007a16 <HAL_RCC_OscConfig+0x506>
 80079e2:	bf00      	nop
 80079e4:	40023800 	.word	0x40023800
 80079e8:	08012794 	.word	0x08012794
 80079ec:	20000694 	.word	0x20000694
 80079f0:	2000069c 	.word	0x2000069c
 80079f4:	42470020 	.word	0x42470020
 80079f8:	42470680 	.word	0x42470680
 80079fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a00:	f7fc fb26 	bl	8004050 <HAL_GetTick>
 8007a04:	4602      	mov	r2, r0
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d901      	bls.n	8007a16 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e0a3      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a16:	4b54      	ldr	r3, [pc, #336]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d0ee      	beq.n	8007a00 <HAL_RCC_OscConfig+0x4f0>
 8007a22:	e014      	b.n	8007a4e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a24:	f7fc fb14 	bl	8004050 <HAL_GetTick>
 8007a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a2a:	e00a      	b.n	8007a42 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a2c:	f7fc fb10 	bl	8004050 <HAL_GetTick>
 8007a30:	4602      	mov	r2, r0
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d901      	bls.n	8007a42 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	e08d      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a42:	4b49      	ldr	r3, [pc, #292]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1ee      	bne.n	8007a2c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007a4e:	7ffb      	ldrb	r3, [r7, #31]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d105      	bne.n	8007a60 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a54:	4b44      	ldr	r3, [pc, #272]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a58:	4a43      	ldr	r2, [pc, #268]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007a5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a5e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d079      	beq.n	8007b5c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	2b0c      	cmp	r3, #12
 8007a6c:	d056      	beq.n	8007b1c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a72:	2b02      	cmp	r3, #2
 8007a74:	d13b      	bne.n	8007aee <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a76:	4b3d      	ldr	r3, [pc, #244]	; (8007b6c <HAL_RCC_OscConfig+0x65c>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a7c:	f7fc fae8 	bl	8004050 <HAL_GetTick>
 8007a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a82:	e008      	b.n	8007a96 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a84:	f7fc fae4 	bl	8004050 <HAL_GetTick>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e063      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a96:	4b34      	ldr	r3, [pc, #208]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1f0      	bne.n	8007a84 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007aa2:	4b31      	ldr	r3, [pc, #196]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab2:	4319      	orrs	r1, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab8:	430b      	orrs	r3, r1
 8007aba:	492b      	ldr	r1, [pc, #172]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ac0:	4b2a      	ldr	r3, [pc, #168]	; (8007b6c <HAL_RCC_OscConfig+0x65c>)
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ac6:	f7fc fac3 	bl	8004050 <HAL_GetTick>
 8007aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007acc:	e008      	b.n	8007ae0 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ace:	f7fc fabf 	bl	8004050 <HAL_GetTick>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d901      	bls.n	8007ae0 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e03e      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007ae0:	4b21      	ldr	r3, [pc, #132]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d0f0      	beq.n	8007ace <HAL_RCC_OscConfig+0x5be>
 8007aec:	e036      	b.n	8007b5c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007aee:	4b1f      	ldr	r3, [pc, #124]	; (8007b6c <HAL_RCC_OscConfig+0x65c>)
 8007af0:	2200      	movs	r2, #0
 8007af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007af4:	f7fc faac 	bl	8004050 <HAL_GetTick>
 8007af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007afa:	e008      	b.n	8007b0e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007afc:	f7fc faa8 	bl	8004050 <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d901      	bls.n	8007b0e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e027      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007b0e:	4b16      	ldr	r3, [pc, #88]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1f0      	bne.n	8007afc <HAL_RCC_OscConfig+0x5ec>
 8007b1a:	e01f      	b.n	8007b5c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d101      	bne.n	8007b28 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e01a      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007b28:	4b0f      	ldr	r3, [pc, #60]	; (8007b68 <HAL_RCC_OscConfig+0x658>)
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d10d      	bne.n	8007b58 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d106      	bne.n	8007b58 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007b54:	429a      	cmp	r2, r3
 8007b56:	d001      	beq.n	8007b5c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e000      	b.n	8007b5e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3720      	adds	r7, #32
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	40023800 	.word	0x40023800
 8007b6c:	42470060 	.word	0x42470060

08007b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e11a      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b84:	4b8f      	ldr	r3, [pc, #572]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 0301 	and.w	r3, r3, #1
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d919      	bls.n	8007bc6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d105      	bne.n	8007ba4 <HAL_RCC_ClockConfig+0x34>
 8007b98:	4b8a      	ldr	r3, [pc, #552]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a89      	ldr	r2, [pc, #548]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007b9e:	f043 0304 	orr.w	r3, r3, #4
 8007ba2:	6013      	str	r3, [r2, #0]
 8007ba4:	4b87      	ldr	r3, [pc, #540]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f023 0201 	bic.w	r2, r3, #1
 8007bac:	4985      	ldr	r1, [pc, #532]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bb4:	4b83      	ldr	r3, [pc, #524]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f003 0301 	and.w	r3, r3, #1
 8007bbc:	683a      	ldr	r2, [r7, #0]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d001      	beq.n	8007bc6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e0f9      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d008      	beq.n	8007be4 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bd2:	4b7d      	ldr	r3, [pc, #500]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	497a      	ldr	r1, [pc, #488]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007be0:	4313      	orrs	r3, r2
 8007be2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0301 	and.w	r3, r3, #1
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f000 808e 	beq.w	8007d0e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d107      	bne.n	8007c0a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007bfa:	4b73      	ldr	r3, [pc, #460]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d121      	bne.n	8007c4a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e0d7      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	2b03      	cmp	r3, #3
 8007c10:	d107      	bne.n	8007c22 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c12:	4b6d      	ldr	r3, [pc, #436]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d115      	bne.n	8007c4a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e0cb      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d107      	bne.n	8007c3a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c2a:	4b67      	ldr	r3, [pc, #412]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0302 	and.w	r3, r3, #2
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d109      	bne.n	8007c4a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e0bf      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007c3a:	4b63      	ldr	r3, [pc, #396]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e0b7      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c4a:	4b5f      	ldr	r3, [pc, #380]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f023 0203 	bic.w	r2, r3, #3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	495c      	ldr	r1, [pc, #368]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c5c:	f7fc f9f8 	bl	8004050 <HAL_GetTick>
 8007c60:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	2b02      	cmp	r3, #2
 8007c68:	d112      	bne.n	8007c90 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c6a:	e00a      	b.n	8007c82 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c6c:	f7fc f9f0 	bl	8004050 <HAL_GetTick>
 8007c70:	4602      	mov	r2, r0
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d901      	bls.n	8007c82 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e09b      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c82:	4b51      	ldr	r3, [pc, #324]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	f003 030c 	and.w	r3, r3, #12
 8007c8a:	2b08      	cmp	r3, #8
 8007c8c:	d1ee      	bne.n	8007c6c <HAL_RCC_ClockConfig+0xfc>
 8007c8e:	e03e      	b.n	8007d0e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	2b03      	cmp	r3, #3
 8007c96:	d112      	bne.n	8007cbe <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c98:	e00a      	b.n	8007cb0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c9a:	f7fc f9d9 	bl	8004050 <HAL_GetTick>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d901      	bls.n	8007cb0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e084      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007cb0:	4b45      	ldr	r3, [pc, #276]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f003 030c 	and.w	r3, r3, #12
 8007cb8:	2b0c      	cmp	r3, #12
 8007cba:	d1ee      	bne.n	8007c9a <HAL_RCC_ClockConfig+0x12a>
 8007cbc:	e027      	b.n	8007d0e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d11d      	bne.n	8007d02 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cc6:	e00a      	b.n	8007cde <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cc8:	f7fc f9c2 	bl	8004050 <HAL_GetTick>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	1ad3      	subs	r3, r2, r3
 8007cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d901      	bls.n	8007cde <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e06d      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cde:	4b3a      	ldr	r3, [pc, #232]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f003 030c 	and.w	r3, r3, #12
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	d1ee      	bne.n	8007cc8 <HAL_RCC_ClockConfig+0x158>
 8007cea:	e010      	b.n	8007d0e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cec:	f7fc f9b0 	bl	8004050 <HAL_GetTick>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	1ad3      	subs	r3, r2, r3
 8007cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d901      	bls.n	8007d02 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8007cfe:	2303      	movs	r3, #3
 8007d00:	e05b      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007d02:	4b31      	ldr	r3, [pc, #196]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f003 030c 	and.w	r3, r3, #12
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d1ee      	bne.n	8007cec <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d0e:	4b2d      	ldr	r3, [pc, #180]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 0301 	and.w	r3, r3, #1
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d219      	bcs.n	8007d50 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d105      	bne.n	8007d2e <HAL_RCC_ClockConfig+0x1be>
 8007d22:	4b28      	ldr	r3, [pc, #160]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a27      	ldr	r2, [pc, #156]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007d28:	f043 0304 	orr.w	r3, r3, #4
 8007d2c:	6013      	str	r3, [r2, #0]
 8007d2e:	4b25      	ldr	r3, [pc, #148]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f023 0201 	bic.w	r2, r3, #1
 8007d36:	4923      	ldr	r1, [pc, #140]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d3e:	4b21      	ldr	r3, [pc, #132]	; (8007dc4 <HAL_RCC_ClockConfig+0x254>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d001      	beq.n	8007d50 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e034      	b.n	8007dba <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0304 	and.w	r3, r3, #4
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d008      	beq.n	8007d6e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d5c:	4b1a      	ldr	r3, [pc, #104]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	4917      	ldr	r1, [pc, #92]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 0308 	and.w	r3, r3, #8
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d009      	beq.n	8007d8e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d7a:	4b13      	ldr	r3, [pc, #76]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	691b      	ldr	r3, [r3, #16]
 8007d86:	00db      	lsls	r3, r3, #3
 8007d88:	490f      	ldr	r1, [pc, #60]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007d8e:	f000 f823 	bl	8007dd8 <HAL_RCC_GetSysClockFreq>
 8007d92:	4602      	mov	r2, r0
 8007d94:	4b0c      	ldr	r3, [pc, #48]	; (8007dc8 <HAL_RCC_ClockConfig+0x258>)
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	091b      	lsrs	r3, r3, #4
 8007d9a:	f003 030f 	and.w	r3, r3, #15
 8007d9e:	490b      	ldr	r1, [pc, #44]	; (8007dcc <HAL_RCC_ClockConfig+0x25c>)
 8007da0:	5ccb      	ldrb	r3, [r1, r3]
 8007da2:	fa22 f303 	lsr.w	r3, r2, r3
 8007da6:	4a0a      	ldr	r2, [pc, #40]	; (8007dd0 <HAL_RCC_ClockConfig+0x260>)
 8007da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007daa:	4b0a      	ldr	r3, [pc, #40]	; (8007dd4 <HAL_RCC_ClockConfig+0x264>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7fc f902 	bl	8003fb8 <HAL_InitTick>
 8007db4:	4603      	mov	r3, r0
 8007db6:	72fb      	strb	r3, [r7, #11]

  return status;
 8007db8:	7afb      	ldrb	r3, [r7, #11]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	40023c00 	.word	0x40023c00
 8007dc8:	40023800 	.word	0x40023800
 8007dcc:	08012794 	.word	0x08012794
 8007dd0:	20000694 	.word	0x20000694
 8007dd4:	2000069c 	.word	0x2000069c

08007dd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ddc:	b092      	sub	sp, #72	; 0x48
 8007dde:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8007de0:	4b79      	ldr	r3, [pc, #484]	; (8007fc8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007de8:	f003 030c 	and.w	r3, r3, #12
 8007dec:	2b0c      	cmp	r3, #12
 8007dee:	d00d      	beq.n	8007e0c <HAL_RCC_GetSysClockFreq+0x34>
 8007df0:	2b0c      	cmp	r3, #12
 8007df2:	f200 80d5 	bhi.w	8007fa0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8007df6:	2b04      	cmp	r3, #4
 8007df8:	d002      	beq.n	8007e00 <HAL_RCC_GetSysClockFreq+0x28>
 8007dfa:	2b08      	cmp	r3, #8
 8007dfc:	d003      	beq.n	8007e06 <HAL_RCC_GetSysClockFreq+0x2e>
 8007dfe:	e0cf      	b.n	8007fa0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e00:	4b72      	ldr	r3, [pc, #456]	; (8007fcc <HAL_RCC_GetSysClockFreq+0x1f4>)
 8007e02:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8007e04:	e0da      	b.n	8007fbc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007e06:	4b72      	ldr	r3, [pc, #456]	; (8007fd0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007e08:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8007e0a:	e0d7      	b.n	8007fbc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e0e:	0c9b      	lsrs	r3, r3, #18
 8007e10:	f003 020f 	and.w	r2, r3, #15
 8007e14:	4b6f      	ldr	r3, [pc, #444]	; (8007fd4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8007e16:	5c9b      	ldrb	r3, [r3, r2]
 8007e18:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e1c:	0d9b      	lsrs	r3, r3, #22
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	3301      	adds	r3, #1
 8007e24:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e26:	4b68      	ldr	r3, [pc, #416]	; (8007fc8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d05d      	beq.n	8007eee <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e34:	2200      	movs	r2, #0
 8007e36:	4618      	mov	r0, r3
 8007e38:	4611      	mov	r1, r2
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	460d      	mov	r5, r1
 8007e3e:	4622      	mov	r2, r4
 8007e40:	462b      	mov	r3, r5
 8007e42:	f04f 0000 	mov.w	r0, #0
 8007e46:	f04f 0100 	mov.w	r1, #0
 8007e4a:	0159      	lsls	r1, r3, #5
 8007e4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e50:	0150      	lsls	r0, r2, #5
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	4621      	mov	r1, r4
 8007e58:	1a51      	subs	r1, r2, r1
 8007e5a:	6139      	str	r1, [r7, #16]
 8007e5c:	4629      	mov	r1, r5
 8007e5e:	eb63 0301 	sbc.w	r3, r3, r1
 8007e62:	617b      	str	r3, [r7, #20]
 8007e64:	f04f 0200 	mov.w	r2, #0
 8007e68:	f04f 0300 	mov.w	r3, #0
 8007e6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e70:	4659      	mov	r1, fp
 8007e72:	018b      	lsls	r3, r1, #6
 8007e74:	4651      	mov	r1, sl
 8007e76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e7a:	4651      	mov	r1, sl
 8007e7c:	018a      	lsls	r2, r1, #6
 8007e7e:	46d4      	mov	ip, sl
 8007e80:	ebb2 080c 	subs.w	r8, r2, ip
 8007e84:	4659      	mov	r1, fp
 8007e86:	eb63 0901 	sbc.w	r9, r3, r1
 8007e8a:	f04f 0200 	mov.w	r2, #0
 8007e8e:	f04f 0300 	mov.w	r3, #0
 8007e92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007e96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e9e:	4690      	mov	r8, r2
 8007ea0:	4699      	mov	r9, r3
 8007ea2:	4623      	mov	r3, r4
 8007ea4:	eb18 0303 	adds.w	r3, r8, r3
 8007ea8:	60bb      	str	r3, [r7, #8]
 8007eaa:	462b      	mov	r3, r5
 8007eac:	eb49 0303 	adc.w	r3, r9, r3
 8007eb0:	60fb      	str	r3, [r7, #12]
 8007eb2:	f04f 0200 	mov.w	r2, #0
 8007eb6:	f04f 0300 	mov.w	r3, #0
 8007eba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007ebe:	4629      	mov	r1, r5
 8007ec0:	024b      	lsls	r3, r1, #9
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8007ecc:	4601      	mov	r1, r0
 8007ece:	024a      	lsls	r2, r1, #9
 8007ed0:	4610      	mov	r0, r2
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007eda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007edc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ee0:	f7f9 f958 	bl	8001194 <__aeabi_uldivmod>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4613      	mov	r3, r2
 8007eea:	647b      	str	r3, [r7, #68]	; 0x44
 8007eec:	e055      	b.n	8007f9a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	623b      	str	r3, [r7, #32]
 8007ef4:	627a      	str	r2, [r7, #36]	; 0x24
 8007ef6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007efa:	4642      	mov	r2, r8
 8007efc:	464b      	mov	r3, r9
 8007efe:	f04f 0000 	mov.w	r0, #0
 8007f02:	f04f 0100 	mov.w	r1, #0
 8007f06:	0159      	lsls	r1, r3, #5
 8007f08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f0c:	0150      	lsls	r0, r2, #5
 8007f0e:	4602      	mov	r2, r0
 8007f10:	460b      	mov	r3, r1
 8007f12:	46c4      	mov	ip, r8
 8007f14:	ebb2 0a0c 	subs.w	sl, r2, ip
 8007f18:	4640      	mov	r0, r8
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	468c      	mov	ip, r1
 8007f1e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8007f22:	f04f 0200 	mov.w	r2, #0
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007f2e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007f32:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007f36:	ebb2 040a 	subs.w	r4, r2, sl
 8007f3a:	eb63 050b 	sbc.w	r5, r3, fp
 8007f3e:	f04f 0200 	mov.w	r2, #0
 8007f42:	f04f 0300 	mov.w	r3, #0
 8007f46:	00eb      	lsls	r3, r5, #3
 8007f48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f4c:	00e2      	lsls	r2, r4, #3
 8007f4e:	4614      	mov	r4, r2
 8007f50:	461d      	mov	r5, r3
 8007f52:	4603      	mov	r3, r0
 8007f54:	18e3      	adds	r3, r4, r3
 8007f56:	603b      	str	r3, [r7, #0]
 8007f58:	460b      	mov	r3, r1
 8007f5a:	eb45 0303 	adc.w	r3, r5, r3
 8007f5e:	607b      	str	r3, [r7, #4]
 8007f60:	f04f 0200 	mov.w	r2, #0
 8007f64:	f04f 0300 	mov.w	r3, #0
 8007f68:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007f6c:	4629      	mov	r1, r5
 8007f6e:	028b      	lsls	r3, r1, #10
 8007f70:	4620      	mov	r0, r4
 8007f72:	4629      	mov	r1, r5
 8007f74:	4604      	mov	r4, r0
 8007f76:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8007f7a:	4601      	mov	r1, r0
 8007f7c:	028a      	lsls	r2, r1, #10
 8007f7e:	4610      	mov	r0, r2
 8007f80:	4619      	mov	r1, r3
 8007f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f84:	2200      	movs	r2, #0
 8007f86:	61bb      	str	r3, [r7, #24]
 8007f88:	61fa      	str	r2, [r7, #28]
 8007f8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f8e:	f7f9 f901 	bl	8001194 <__aeabi_uldivmod>
 8007f92:	4602      	mov	r2, r0
 8007f94:	460b      	mov	r3, r1
 8007f96:	4613      	mov	r3, r2
 8007f98:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8007f9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f9c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8007f9e:	e00d      	b.n	8007fbc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8007fa0:	4b09      	ldr	r3, [pc, #36]	; (8007fc8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	0b5b      	lsrs	r3, r3, #13
 8007fa6:	f003 0307 	and.w	r3, r3, #7
 8007faa:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8007fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fae:	3301      	adds	r3, #1
 8007fb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8007fba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3748      	adds	r7, #72	; 0x48
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fc8:	40023800 	.word	0x40023800
 8007fcc:	00f42400 	.word	0x00f42400
 8007fd0:	007a1200 	.word	0x007a1200
 8007fd4:	08012788 	.word	0x08012788

08007fd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fdc:	4b02      	ldr	r3, [pc, #8]	; (8007fe8 <HAL_RCC_GetHCLKFreq+0x10>)
 8007fde:	681b      	ldr	r3, [r3, #0]
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bc80      	pop	{r7}
 8007fe6:	4770      	bx	lr
 8007fe8:	20000694 	.word	0x20000694

08007fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ff0:	f7ff fff2 	bl	8007fd8 <HAL_RCC_GetHCLKFreq>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	4b05      	ldr	r3, [pc, #20]	; (800800c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	0a1b      	lsrs	r3, r3, #8
 8007ffc:	f003 0307 	and.w	r3, r3, #7
 8008000:	4903      	ldr	r1, [pc, #12]	; (8008010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008002:	5ccb      	ldrb	r3, [r1, r3]
 8008004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008008:	4618      	mov	r0, r3
 800800a:	bd80      	pop	{r7, pc}
 800800c:	40023800 	.word	0x40023800
 8008010:	080127a4 	.word	0x080127a4

08008014 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8008014:	b480      	push	{r7}
 8008016:	b087      	sub	sp, #28
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800801c:	2300      	movs	r3, #0
 800801e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008020:	4b29      	ldr	r3, [pc, #164]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d12c      	bne.n	8008086 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800802c:	4b26      	ldr	r3, [pc, #152]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d005      	beq.n	8008044 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8008038:	4b24      	ldr	r3, [pc, #144]	; (80080cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8008040:	617b      	str	r3, [r7, #20]
 8008042:	e016      	b.n	8008072 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008044:	4b20      	ldr	r3, [pc, #128]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	4a1f      	ldr	r2, [pc, #124]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800804a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800804e:	6253      	str	r3, [r2, #36]	; 0x24
 8008050:	4b1d      	ldr	r3, [pc, #116]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008058:	60fb      	str	r3, [r7, #12]
 800805a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800805c:	4b1b      	ldr	r3, [pc, #108]	; (80080cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8008064:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8008066:	4b18      	ldr	r3, [pc, #96]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800806a:	4a17      	ldr	r2, [pc, #92]	; (80080c8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800806c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008070:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8008078:	d105      	bne.n	8008086 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008080:	d101      	bne.n	8008086 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8008082:	2301      	movs	r3, #1
 8008084:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d105      	bne.n	8008098 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800808c:	4b10      	ldr	r3, [pc, #64]	; (80080d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a0f      	ldr	r2, [pc, #60]	; (80080d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008092:	f043 0304 	orr.w	r3, r3, #4
 8008096:	6013      	str	r3, [r2, #0]
 8008098:	4b0d      	ldr	r3, [pc, #52]	; (80080d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f023 0201 	bic.w	r2, r3, #1
 80080a0:	490b      	ldr	r1, [pc, #44]	; (80080d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80080a8:	4b09      	ldr	r3, [pc, #36]	; (80080d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f003 0301 	and.w	r3, r3, #1
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d001      	beq.n	80080ba <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e000      	b.n	80080bc <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	371c      	adds	r7, #28
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bc80      	pop	{r7}
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	40023800 	.word	0x40023800
 80080cc:	40007000 	.word	0x40007000
 80080d0:	40023c00 	.word	0x40023c00

080080d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e06e      	b.n	80081c4 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d108      	bne.n	8008100 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080f6:	d009      	beq.n	800810c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	61da      	str	r2, [r3, #28]
 80080fe:	e005      	b.n	800810c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008118:	b2db      	uxtb	r3, r3
 800811a:	2b00      	cmp	r3, #0
 800811c:	d106      	bne.n	800812c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7fb fb6e 	bl	8003808 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2202      	movs	r2, #2
 8008130:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008142:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008154:	431a      	orrs	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800815e:	431a      	orrs	r2, r3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	f003 0302 	and.w	r3, r3, #2
 8008168:	431a      	orrs	r2, r3
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	695b      	ldr	r3, [r3, #20]
 800816e:	f003 0301 	and.w	r3, r3, #1
 8008172:	431a      	orrs	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800817c:	431a      	orrs	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008186:	431a      	orrs	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a1b      	ldr	r3, [r3, #32]
 800818c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008190:	ea42 0103 	orr.w	r1, r2, r3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008198:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	430a      	orrs	r2, r1
 80081a2:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	699b      	ldr	r3, [r3, #24]
 80081a8:	0c1a      	lsrs	r2, r3, #16
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f002 0204 	and.w	r2, r2, #4
 80081b2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b088      	sub	sp, #32
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	4613      	mov	r3, r2
 80081da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80081dc:	2300      	movs	r3, #0
 80081de:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d101      	bne.n	80081ee <HAL_SPI_Transmit+0x22>
 80081ea:	2302      	movs	r3, #2
 80081ec:	e126      	b.n	800843c <HAL_SPI_Transmit+0x270>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2201      	movs	r2, #1
 80081f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081f6:	f7fb ff2b 	bl	8004050 <HAL_GetTick>
 80081fa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80081fc:	88fb      	ldrh	r3, [r7, #6]
 80081fe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b01      	cmp	r3, #1
 800820a:	d002      	beq.n	8008212 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800820c:	2302      	movs	r3, #2
 800820e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008210:	e10b      	b.n	800842a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d002      	beq.n	800821e <HAL_SPI_Transmit+0x52>
 8008218:	88fb      	ldrh	r3, [r7, #6]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d102      	bne.n	8008224 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008222:	e102      	b.n	800842a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2203      	movs	r2, #3
 8008228:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	68ba      	ldr	r2, [r7, #8]
 8008236:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	88fa      	ldrh	r2, [r7, #6]
 800823c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	88fa      	ldrh	r2, [r7, #6]
 8008242:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2200      	movs	r2, #0
 8008254:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2200      	movs	r2, #0
 8008260:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800826a:	d10f      	bne.n	800828c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800827a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800828a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008296:	2b40      	cmp	r3, #64	; 0x40
 8008298:	d007      	beq.n	80082aa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681a      	ldr	r2, [r3, #0]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082b2:	d14b      	bne.n	800834c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <HAL_SPI_Transmit+0xf6>
 80082bc:	8afb      	ldrh	r3, [r7, #22]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d13e      	bne.n	8008340 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082c6:	881a      	ldrh	r2, [r3, #0]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d2:	1c9a      	adds	r2, r3, #2
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082dc:	b29b      	uxth	r3, r3
 80082de:	3b01      	subs	r3, #1
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80082e6:	e02b      	b.n	8008340 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	f003 0302 	and.w	r3, r3, #2
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d112      	bne.n	800831c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082fa:	881a      	ldrh	r2, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008306:	1c9a      	adds	r2, r3, #2
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008310:	b29b      	uxth	r3, r3
 8008312:	3b01      	subs	r3, #1
 8008314:	b29a      	uxth	r2, r3
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	86da      	strh	r2, [r3, #54]	; 0x36
 800831a:	e011      	b.n	8008340 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800831c:	f7fb fe98 	bl	8004050 <HAL_GetTick>
 8008320:	4602      	mov	r2, r0
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	683a      	ldr	r2, [r7, #0]
 8008328:	429a      	cmp	r2, r3
 800832a:	d803      	bhi.n	8008334 <HAL_SPI_Transmit+0x168>
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008332:	d102      	bne.n	800833a <HAL_SPI_Transmit+0x16e>
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d102      	bne.n	8008340 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800833e:	e074      	b.n	800842a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1ce      	bne.n	80082e8 <HAL_SPI_Transmit+0x11c>
 800834a:	e04c      	b.n	80083e6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d002      	beq.n	800835a <HAL_SPI_Transmit+0x18e>
 8008354:	8afb      	ldrh	r3, [r7, #22]
 8008356:	2b01      	cmp	r3, #1
 8008358:	d140      	bne.n	80083dc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	330c      	adds	r3, #12
 8008364:	7812      	ldrb	r2, [r2, #0]
 8008366:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800836c:	1c5a      	adds	r2, r3, #1
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008376:	b29b      	uxth	r3, r3
 8008378:	3b01      	subs	r3, #1
 800837a:	b29a      	uxth	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008380:	e02c      	b.n	80083dc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	f003 0302 	and.w	r3, r3, #2
 800838c:	2b02      	cmp	r3, #2
 800838e:	d113      	bne.n	80083b8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	330c      	adds	r3, #12
 800839a:	7812      	ldrb	r2, [r2, #0]
 800839c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	3b01      	subs	r3, #1
 80083b0:	b29a      	uxth	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80083b6:	e011      	b.n	80083dc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083b8:	f7fb fe4a 	bl	8004050 <HAL_GetTick>
 80083bc:	4602      	mov	r2, r0
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	1ad3      	subs	r3, r2, r3
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d803      	bhi.n	80083d0 <HAL_SPI_Transmit+0x204>
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ce:	d102      	bne.n	80083d6 <HAL_SPI_Transmit+0x20a>
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d102      	bne.n	80083dc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80083da:	e026      	b.n	800842a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d1cd      	bne.n	8008382 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80083e6:	69ba      	ldr	r2, [r7, #24]
 80083e8:	6839      	ldr	r1, [r7, #0]
 80083ea:	68f8      	ldr	r0, [r7, #12]
 80083ec:	f000 fcd0 	bl	8008d90 <SPI_EndRxTxTransaction>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d002      	beq.n	80083fc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2220      	movs	r2, #32
 80083fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d10a      	bne.n	800841a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008404:	2300      	movs	r3, #0
 8008406:	613b      	str	r3, [r7, #16]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	613b      	str	r3, [r7, #16]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	613b      	str	r3, [r7, #16]
 8008418:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800841e:	2b00      	cmp	r3, #0
 8008420:	d002      	beq.n	8008428 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	77fb      	strb	r3, [r7, #31]
 8008426:	e000      	b.n	800842a <HAL_SPI_Transmit+0x25e>
  }

error:
 8008428:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800843a:	7ffb      	ldrb	r3, [r7, #31]
}
 800843c:	4618      	mov	r0, r3
 800843e:	3720      	adds	r7, #32
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b088      	sub	sp, #32
 8008448:	af02      	add	r7, sp, #8
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	4613      	mov	r3, r2
 8008452:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008454:	2300      	movs	r3, #0
 8008456:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008460:	d112      	bne.n	8008488 <HAL_SPI_Receive+0x44>
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10e      	bne.n	8008488 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2204      	movs	r2, #4
 800846e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008472:	88fa      	ldrh	r2, [r7, #6]
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	4613      	mov	r3, r2
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	68b9      	ldr	r1, [r7, #8]
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f000 f8f1 	bl	8008666 <HAL_SPI_TransmitReceive>
 8008484:	4603      	mov	r3, r0
 8008486:	e0ea      	b.n	800865e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800848e:	2b01      	cmp	r3, #1
 8008490:	d101      	bne.n	8008496 <HAL_SPI_Receive+0x52>
 8008492:	2302      	movs	r3, #2
 8008494:	e0e3      	b.n	800865e <HAL_SPI_Receive+0x21a>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800849e:	f7fb fdd7 	bl	8004050 <HAL_GetTick>
 80084a2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d002      	beq.n	80084b6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80084b0:	2302      	movs	r3, #2
 80084b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80084b4:	e0ca      	b.n	800864c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <HAL_SPI_Receive+0x7e>
 80084bc:	88fb      	ldrh	r3, [r7, #6]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d102      	bne.n	80084c8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80084c6:	e0c1      	b.n	800864c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2204      	movs	r2, #4
 80084cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2200      	movs	r2, #0
 80084d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	68ba      	ldr	r2, [r7, #8]
 80084da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	88fa      	ldrh	r2, [r7, #6]
 80084e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	88fa      	ldrh	r2, [r7, #6]
 80084e6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800850e:	d10f      	bne.n	8008530 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800851e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800852e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800853a:	2b40      	cmp	r3, #64	; 0x40
 800853c:	d007      	beq.n	800854e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800854c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d162      	bne.n	800861c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008556:	e02e      	b.n	80085b6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	2b01      	cmp	r3, #1
 8008564:	d115      	bne.n	8008592 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f103 020c 	add.w	r2, r3, #12
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008572:	7812      	ldrb	r2, [r2, #0]
 8008574:	b2d2      	uxtb	r2, r2
 8008576:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857c:	1c5a      	adds	r2, r3, #1
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008586:	b29b      	uxth	r3, r3
 8008588:	3b01      	subs	r3, #1
 800858a:	b29a      	uxth	r2, r3
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008590:	e011      	b.n	80085b6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008592:	f7fb fd5d 	bl	8004050 <HAL_GetTick>
 8008596:	4602      	mov	r2, r0
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	683a      	ldr	r2, [r7, #0]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d803      	bhi.n	80085aa <HAL_SPI_Receive+0x166>
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a8:	d102      	bne.n	80085b0 <HAL_SPI_Receive+0x16c>
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d102      	bne.n	80085b6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80085b0:	2303      	movs	r3, #3
 80085b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80085b4:	e04a      	b.n	800864c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1cb      	bne.n	8008558 <HAL_SPI_Receive+0x114>
 80085c0:	e031      	b.n	8008626 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f003 0301 	and.w	r3, r3, #1
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d113      	bne.n	80085f8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68da      	ldr	r2, [r3, #12]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085da:	b292      	uxth	r2, r2
 80085dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e2:	1c9a      	adds	r2, r3, #2
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	3b01      	subs	r3, #1
 80085f0:	b29a      	uxth	r2, r3
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80085f6:	e011      	b.n	800861c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085f8:	f7fb fd2a 	bl	8004050 <HAL_GetTick>
 80085fc:	4602      	mov	r2, r0
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	429a      	cmp	r2, r3
 8008606:	d803      	bhi.n	8008610 <HAL_SPI_Receive+0x1cc>
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800860e:	d102      	bne.n	8008616 <HAL_SPI_Receive+0x1d2>
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d102      	bne.n	800861c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8008616:	2303      	movs	r3, #3
 8008618:	75fb      	strb	r3, [r7, #23]
          goto error;
 800861a:	e017      	b.n	800864c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008620:	b29b      	uxth	r3, r3
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1cd      	bne.n	80085c2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	6839      	ldr	r1, [r7, #0]
 800862a:	68f8      	ldr	r0, [r7, #12]
 800862c:	f000 fb4a 	bl	8008cc4 <SPI_EndRxTransaction>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d002      	beq.n	800863c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2220      	movs	r2, #32
 800863a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008640:	2b00      	cmp	r3, #0
 8008642:	d002      	beq.n	800864a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	75fb      	strb	r3, [r7, #23]
 8008648:	e000      	b.n	800864c <HAL_SPI_Receive+0x208>
  }

error :
 800864a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800865c:	7dfb      	ldrb	r3, [r7, #23]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b08c      	sub	sp, #48	; 0x30
 800866a:	af00      	add	r7, sp, #0
 800866c:	60f8      	str	r0, [r7, #12]
 800866e:	60b9      	str	r1, [r7, #8]
 8008670:	607a      	str	r2, [r7, #4]
 8008672:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008674:	2301      	movs	r3, #1
 8008676:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008684:	2b01      	cmp	r3, #1
 8008686:	d101      	bne.n	800868c <HAL_SPI_TransmitReceive+0x26>
 8008688:	2302      	movs	r3, #2
 800868a:	e18a      	b.n	80089a2 <HAL_SPI_TransmitReceive+0x33c>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008694:	f7fb fcdc 	bl	8004050 <HAL_GetTick>
 8008698:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80086aa:	887b      	ldrh	r3, [r7, #2]
 80086ac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80086ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d00f      	beq.n	80086d6 <HAL_SPI_TransmitReceive+0x70>
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086bc:	d107      	bne.n	80086ce <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d103      	bne.n	80086ce <HAL_SPI_TransmitReceive+0x68>
 80086c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80086ca:	2b04      	cmp	r3, #4
 80086cc:	d003      	beq.n	80086d6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80086ce:	2302      	movs	r3, #2
 80086d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80086d4:	e15b      	b.n	800898e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d005      	beq.n	80086e8 <HAL_SPI_TransmitReceive+0x82>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d002      	beq.n	80086e8 <HAL_SPI_TransmitReceive+0x82>
 80086e2:	887b      	ldrh	r3, [r7, #2]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d103      	bne.n	80086f0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80086ee:	e14e      	b.n	800898e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b04      	cmp	r3, #4
 80086fa:	d003      	beq.n	8008704 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2205      	movs	r2, #5
 8008700:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	887a      	ldrh	r2, [r7, #2]
 8008714:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	887a      	ldrh	r2, [r7, #2]
 800871a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	68ba      	ldr	r2, [r7, #8]
 8008720:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	887a      	ldrh	r2, [r7, #2]
 8008726:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	887a      	ldrh	r2, [r7, #2]
 800872c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2200      	movs	r2, #0
 8008738:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008744:	2b40      	cmp	r3, #64	; 0x40
 8008746:	d007      	beq.n	8008758 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008756:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008760:	d178      	bne.n	8008854 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <HAL_SPI_TransmitReceive+0x10a>
 800876a:	8b7b      	ldrh	r3, [r7, #26]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d166      	bne.n	800883e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008774:	881a      	ldrh	r2, [r3, #0]
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008780:	1c9a      	adds	r2, r3, #2
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800878a:	b29b      	uxth	r3, r3
 800878c:	3b01      	subs	r3, #1
 800878e:	b29a      	uxth	r2, r3
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008794:	e053      	b.n	800883e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d11b      	bne.n	80087dc <HAL_SPI_TransmitReceive+0x176>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d016      	beq.n	80087dc <HAL_SPI_TransmitReceive+0x176>
 80087ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d113      	bne.n	80087dc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087b8:	881a      	ldrh	r2, [r3, #0]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087c4:	1c9a      	adds	r2, r3, #2
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	3b01      	subs	r3, #1
 80087d2:	b29a      	uxth	r2, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087d8:	2300      	movs	r3, #0
 80087da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d119      	bne.n	800881e <HAL_SPI_TransmitReceive+0x1b8>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d014      	beq.n	800881e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68da      	ldr	r2, [r3, #12]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fe:	b292      	uxth	r2, r2
 8008800:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008806:	1c9a      	adds	r2, r3, #2
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008810:	b29b      	uxth	r3, r3
 8008812:	3b01      	subs	r3, #1
 8008814:	b29a      	uxth	r2, r3
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800881a:	2301      	movs	r3, #1
 800881c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800881e:	f7fb fc17 	bl	8004050 <HAL_GetTick>
 8008822:	4602      	mov	r2, r0
 8008824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800882a:	429a      	cmp	r2, r3
 800882c:	d807      	bhi.n	800883e <HAL_SPI_TransmitReceive+0x1d8>
 800882e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008834:	d003      	beq.n	800883e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800883c:	e0a7      	b.n	800898e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008842:	b29b      	uxth	r3, r3
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1a6      	bne.n	8008796 <HAL_SPI_TransmitReceive+0x130>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800884c:	b29b      	uxth	r3, r3
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1a1      	bne.n	8008796 <HAL_SPI_TransmitReceive+0x130>
 8008852:	e07c      	b.n	800894e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <HAL_SPI_TransmitReceive+0x1fc>
 800885c:	8b7b      	ldrh	r3, [r7, #26]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d16b      	bne.n	800893a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	330c      	adds	r3, #12
 800886c:	7812      	ldrb	r2, [r2, #0]
 800886e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008874:	1c5a      	adds	r2, r3, #1
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800887e:	b29b      	uxth	r3, r3
 8008880:	3b01      	subs	r3, #1
 8008882:	b29a      	uxth	r2, r3
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008888:	e057      	b.n	800893a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	f003 0302 	and.w	r3, r3, #2
 8008894:	2b02      	cmp	r3, #2
 8008896:	d11c      	bne.n	80088d2 <HAL_SPI_TransmitReceive+0x26c>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800889c:	b29b      	uxth	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d017      	beq.n	80088d2 <HAL_SPI_TransmitReceive+0x26c>
 80088a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d114      	bne.n	80088d2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	330c      	adds	r3, #12
 80088b2:	7812      	ldrb	r2, [r2, #0]
 80088b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ba:	1c5a      	adds	r2, r3, #1
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	f003 0301 	and.w	r3, r3, #1
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d119      	bne.n	8008914 <HAL_SPI_TransmitReceive+0x2ae>
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d014      	beq.n	8008914 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68da      	ldr	r2, [r3, #12]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f4:	b2d2      	uxtb	r2, r2
 80088f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088fc:	1c5a      	adds	r2, r3, #1
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008906:	b29b      	uxth	r3, r3
 8008908:	3b01      	subs	r3, #1
 800890a:	b29a      	uxth	r2, r3
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008910:	2301      	movs	r3, #1
 8008912:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008914:	f7fb fb9c 	bl	8004050 <HAL_GetTick>
 8008918:	4602      	mov	r2, r0
 800891a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008920:	429a      	cmp	r2, r3
 8008922:	d803      	bhi.n	800892c <HAL_SPI_TransmitReceive+0x2c6>
 8008924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800892a:	d102      	bne.n	8008932 <HAL_SPI_TransmitReceive+0x2cc>
 800892c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892e:	2b00      	cmp	r3, #0
 8008930:	d103      	bne.n	800893a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008932:	2303      	movs	r3, #3
 8008934:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008938:	e029      	b.n	800898e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800893e:	b29b      	uxth	r3, r3
 8008940:	2b00      	cmp	r3, #0
 8008942:	d1a2      	bne.n	800888a <HAL_SPI_TransmitReceive+0x224>
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008948:	b29b      	uxth	r3, r3
 800894a:	2b00      	cmp	r3, #0
 800894c:	d19d      	bne.n	800888a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800894e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008950:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f000 fa1c 	bl	8008d90 <SPI_EndRxTxTransaction>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d006      	beq.n	800896c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2220      	movs	r2, #32
 8008968:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800896a:	e010      	b.n	800898e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d10b      	bne.n	800898c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008974:	2300      	movs	r3, #0
 8008976:	617b      	str	r3, [r7, #20]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	617b      	str	r3, [r7, #20]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	617b      	str	r3, [r7, #20]
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	e000      	b.n	800898e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800898c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2201      	movs	r2, #1
 8008992:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800899e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3730      	adds	r7, #48	; 0x30
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
	...

080089ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b088      	sub	sp, #32
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	099b      	lsrs	r3, r3, #6
 80089c8:	f003 0301 	and.w	r3, r3, #1
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d10f      	bne.n	80089f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00a      	beq.n	80089f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	099b      	lsrs	r3, r3, #6
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d004      	beq.n	80089f0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	4798      	blx	r3
    return;
 80089ee:	e0be      	b.n	8008b6e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	085b      	lsrs	r3, r3, #1
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00a      	beq.n	8008a12 <HAL_SPI_IRQHandler+0x66>
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	09db      	lsrs	r3, r3, #7
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d004      	beq.n	8008a12 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	4798      	blx	r3
    return;
 8008a10:	e0ad      	b.n	8008b6e <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	095b      	lsrs	r3, r3, #5
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d106      	bne.n	8008a2c <HAL_SPI_IRQHandler+0x80>
 8008a1e:	69bb      	ldr	r3, [r7, #24]
 8008a20:	099b      	lsrs	r3, r3, #6
 8008a22:	f003 0301 	and.w	r3, r3, #1
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f000 80a1 	beq.w	8008b6e <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	095b      	lsrs	r3, r3, #5
 8008a30:	f003 0301 	and.w	r3, r3, #1
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 809a 	beq.w	8008b6e <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	099b      	lsrs	r3, r3, #6
 8008a3e:	f003 0301 	and.w	r3, r3, #1
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d023      	beq.n	8008a8e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	2b03      	cmp	r3, #3
 8008a50:	d011      	beq.n	8008a76 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a56:	f043 0204 	orr.w	r2, r3, #4
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a5e:	2300      	movs	r3, #0
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	68db      	ldr	r3, [r3, #12]
 8008a68:	617b      	str	r3, [r7, #20]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	617b      	str	r3, [r7, #20]
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	e00b      	b.n	8008a8e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a76:	2300      	movs	r3, #0
 8008a78:	613b      	str	r3, [r7, #16]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	613b      	str	r3, [r7, #16]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	613b      	str	r3, [r7, #16]
 8008a8a:	693b      	ldr	r3, [r7, #16]
        return;
 8008a8c:	e06f      	b.n	8008b6e <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	095b      	lsrs	r3, r3, #5
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d014      	beq.n	8008ac4 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a9e:	f043 0201 	orr.w	r2, r3, #1
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	60fb      	str	r3, [r7, #12]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	60fb      	str	r3, [r7, #12]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ac0:	601a      	str	r2, [r3, #0]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d04f      	beq.n	8008b6c <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008ada:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d104      	bne.n	8008af8 <HAL_SPI_IRQHandler+0x14c>
 8008aee:	69fb      	ldr	r3, [r7, #28]
 8008af0:	f003 0301 	and.w	r3, r3, #1
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d034      	beq.n	8008b62 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f022 0203 	bic.w	r2, r2, #3
 8008b06:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d011      	beq.n	8008b34 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b14:	4a17      	ldr	r2, [pc, #92]	; (8008b74 <HAL_SPI_IRQHandler+0x1c8>)
 8008b16:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7fb fbd0 	bl	80042c2 <HAL_DMA_Abort_IT>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d005      	beq.n	8008b34 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d016      	beq.n	8008b6a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b40:	4a0c      	ldr	r2, [pc, #48]	; (8008b74 <HAL_SPI_IRQHandler+0x1c8>)
 8008b42:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7fb fbba 	bl	80042c2 <HAL_DMA_Abort_IT>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d00a      	beq.n	8008b6a <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008b60:	e003      	b.n	8008b6a <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f808 	bl	8008b78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008b68:	e000      	b.n	8008b6c <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8008b6a:	bf00      	nop
    return;
 8008b6c:	bf00      	nop
  }
}
 8008b6e:	3720      	adds	r7, #32
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	08008b8b 	.word	0x08008b8b

08008b78 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bc80      	pop	{r7}
 8008b88:	4770      	bx	lr

08008b8a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b084      	sub	sp, #16
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b96:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f7ff ffe7 	bl	8008b78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008baa:	bf00      	nop
 8008bac:	3710      	adds	r7, #16
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
	...

08008bb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b088      	sub	sp, #32
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	603b      	str	r3, [r7, #0]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008bc4:	f7fb fa44 	bl	8004050 <HAL_GetTick>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bcc:	1a9b      	subs	r3, r3, r2
 8008bce:	683a      	ldr	r2, [r7, #0]
 8008bd0:	4413      	add	r3, r2
 8008bd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008bd4:	f7fb fa3c 	bl	8004050 <HAL_GetTick>
 8008bd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008bda:	4b39      	ldr	r3, [pc, #228]	; (8008cc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	015b      	lsls	r3, r3, #5
 8008be0:	0d1b      	lsrs	r3, r3, #20
 8008be2:	69fa      	ldr	r2, [r7, #28]
 8008be4:	fb02 f303 	mul.w	r3, r2, r3
 8008be8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008bea:	e054      	b.n	8008c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf2:	d050      	beq.n	8008c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bf4:	f7fb fa2c 	bl	8004050 <HAL_GetTick>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	1ad3      	subs	r3, r2, r3
 8008bfe:	69fa      	ldr	r2, [r7, #28]
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d902      	bls.n	8008c0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d13d      	bne.n	8008c86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	685a      	ldr	r2, [r3, #4]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008c18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c22:	d111      	bne.n	8008c48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c2c:	d004      	beq.n	8008c38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c36:	d107      	bne.n	8008c48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c50:	d10f      	bne.n	8008c72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008c60:	601a      	str	r2, [r3, #0]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008c70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2201      	movs	r2, #1
 8008c76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008c82:	2303      	movs	r3, #3
 8008c84:	e017      	b.n	8008cb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d101      	bne.n	8008c90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	3b01      	subs	r3, #1
 8008c94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	689a      	ldr	r2, [r3, #8]
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	68ba      	ldr	r2, [r7, #8]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	bf0c      	ite	eq
 8008ca6:	2301      	moveq	r3, #1
 8008ca8:	2300      	movne	r3, #0
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	461a      	mov	r2, r3
 8008cae:	79fb      	ldrb	r3, [r7, #7]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d19b      	bne.n	8008bec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3720      	adds	r7, #32
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	20000694 	.word	0x20000694

08008cc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b086      	sub	sp, #24
 8008cc8:	af02      	add	r7, sp, #8
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008cd8:	d111      	bne.n	8008cfe <SPI_EndRxTransaction+0x3a>
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ce2:	d004      	beq.n	8008cee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cec:	d107      	bne.n	8008cfe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008cfc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d06:	d12a      	bne.n	8008d5e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d10:	d012      	beq.n	8008d38 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	2180      	movs	r1, #128	; 0x80
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f7ff ff49 	bl	8008bb4 <SPI_WaitFlagStateUntilTimeout>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d02d      	beq.n	8008d84 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d2c:	f043 0220 	orr.w	r2, r3, #32
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008d34:	2303      	movs	r3, #3
 8008d36:	e026      	b.n	8008d86 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2101      	movs	r1, #1
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f7ff ff36 	bl	8008bb4 <SPI_WaitFlagStateUntilTimeout>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d01a      	beq.n	8008d84 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d52:	f043 0220 	orr.w	r2, r3, #32
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e013      	b.n	8008d86 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	9300      	str	r3, [sp, #0]
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	2200      	movs	r2, #0
 8008d66:	2101      	movs	r1, #1
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f7ff ff23 	bl	8008bb4 <SPI_WaitFlagStateUntilTimeout>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d007      	beq.n	8008d84 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d78:	f043 0220 	orr.w	r2, r3, #32
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008d80:	2303      	movs	r3, #3
 8008d82:	e000      	b.n	8008d86 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3710      	adds	r7, #16
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
	...

08008d90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b088      	sub	sp, #32
 8008d94:	af02      	add	r7, sp, #8
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	60b9      	str	r1, [r7, #8]
 8008d9a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008d9c:	4b1b      	ldr	r3, [pc, #108]	; (8008e0c <SPI_EndRxTxTransaction+0x7c>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a1b      	ldr	r2, [pc, #108]	; (8008e10 <SPI_EndRxTxTransaction+0x80>)
 8008da2:	fba2 2303 	umull	r2, r3, r2, r3
 8008da6:	0d5b      	lsrs	r3, r3, #21
 8008da8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008dac:	fb02 f303 	mul.w	r3, r2, r3
 8008db0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008dba:	d112      	bne.n	8008de2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	2180      	movs	r1, #128	; 0x80
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f7ff fef4 	bl	8008bb4 <SPI_WaitFlagStateUntilTimeout>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d016      	beq.n	8008e00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dd6:	f043 0220 	orr.w	r2, r3, #32
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008dde:	2303      	movs	r3, #3
 8008de0:	e00f      	b.n	8008e02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00a      	beq.n	8008dfe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	3b01      	subs	r3, #1
 8008dec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008df8:	2b80      	cmp	r3, #128	; 0x80
 8008dfa:	d0f2      	beq.n	8008de2 <SPI_EndRxTxTransaction+0x52>
 8008dfc:	e000      	b.n	8008e00 <SPI_EndRxTxTransaction+0x70>
        break;
 8008dfe:	bf00      	nop
  }

  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3718      	adds	r7, #24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	20000694 	.word	0x20000694
 8008e10:	165e9f81 	.word	0x165e9f81

08008e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e031      	b.n	8008e8a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d106      	bne.n	8008e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f7fa ff76 	bl	8003d2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2202      	movs	r2, #2
 8008e44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	3304      	adds	r3, #4
 8008e50:	4619      	mov	r1, r3
 8008e52:	4610      	mov	r0, r2
 8008e54:	f000 fad2 	bl	80093fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3708      	adds	r7, #8
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
	...

08008e94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d001      	beq.n	8008eac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e03a      	b.n	8008f22 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2202      	movs	r2, #2
 8008eb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	68da      	ldr	r2, [r3, #12]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f042 0201 	orr.w	r2, r2, #1
 8008ec2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ecc:	d00e      	beq.n	8008eec <HAL_TIM_Base_Start_IT+0x58>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a16      	ldr	r2, [pc, #88]	; (8008f2c <HAL_TIM_Base_Start_IT+0x98>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d009      	beq.n	8008eec <HAL_TIM_Base_Start_IT+0x58>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a14      	ldr	r2, [pc, #80]	; (8008f30 <HAL_TIM_Base_Start_IT+0x9c>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d004      	beq.n	8008eec <HAL_TIM_Base_Start_IT+0x58>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a13      	ldr	r2, [pc, #76]	; (8008f34 <HAL_TIM_Base_Start_IT+0xa0>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d111      	bne.n	8008f10 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f003 0307 	and.w	r3, r3, #7
 8008ef6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2b06      	cmp	r3, #6
 8008efc:	d010      	beq.n	8008f20 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f042 0201 	orr.w	r2, r2, #1
 8008f0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f0e:	e007      	b.n	8008f20 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f042 0201 	orr.w	r2, r2, #1
 8008f1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3714      	adds	r7, #20
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bc80      	pop	{r7}
 8008f2a:	4770      	bx	lr
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40010800 	.word	0x40010800

08008f38 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b086      	sub	sp, #24
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e08f      	b.n	800906c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d106      	bne.n	8008f66 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f7fa ff09 	bl	8003d78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2202      	movs	r2, #2
 8008f6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	6812      	ldr	r2, [r2, #0]
 8008f78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f7c:	f023 0307 	bic.w	r3, r3, #7
 8008f80:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	3304      	adds	r3, #4
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	f000 fa35 	bl	80093fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	699b      	ldr	r3, [r3, #24]
 8008fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6a1b      	ldr	r3, [r3, #32]
 8008fa8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	697a      	ldr	r2, [r7, #20]
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fba:	f023 0303 	bic.w	r3, r3, #3
 8008fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	689a      	ldr	r2, [r3, #8]
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	021b      	lsls	r3, r3, #8
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	693a      	ldr	r2, [r7, #16]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008fd8:	f023 030c 	bic.w	r3, r3, #12
 8008fdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fe4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008fe8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	68da      	ldr	r2, [r3, #12]
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	69db      	ldr	r3, [r3, #28]
 8008ff2:	021b      	lsls	r3, r3, #8
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	691b      	ldr	r3, [r3, #16]
 8009000:	011a      	lsls	r2, r3, #4
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	031b      	lsls	r3, r3, #12
 8009008:	4313      	orrs	r3, r2
 800900a:	693a      	ldr	r2, [r7, #16]
 800900c:	4313      	orrs	r3, r2
 800900e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009016:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800901e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	695b      	ldr	r3, [r3, #20]
 8009028:	011b      	lsls	r3, r3, #4
 800902a:	4313      	orrs	r3, r2
 800902c:	68fa      	ldr	r2, [r7, #12]
 800902e:	4313      	orrs	r3, r2
 8009030:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68fa      	ldr	r2, [r7, #12]
 8009048:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2201      	movs	r2, #1
 800904e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2201      	movs	r2, #1
 8009056:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2201      	movs	r2, #1
 800905e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2201      	movs	r2, #1
 8009066:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800906a:	2300      	movs	r3, #0
}
 800906c:	4618      	mov	r0, r3
 800906e:	3718      	adds	r7, #24
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	f003 0302 	and.w	r3, r3, #2
 8009086:	2b02      	cmp	r3, #2
 8009088:	d122      	bne.n	80090d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	f003 0302 	and.w	r3, r3, #2
 8009094:	2b02      	cmp	r3, #2
 8009096:	d11b      	bne.n	80090d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f06f 0202 	mvn.w	r2, #2
 80090a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2201      	movs	r2, #1
 80090a6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	699b      	ldr	r3, [r3, #24]
 80090ae:	f003 0303 	and.w	r3, r3, #3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d003      	beq.n	80090be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 f985 	bl	80093c6 <HAL_TIM_IC_CaptureCallback>
 80090bc:	e005      	b.n	80090ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f978 	bl	80093b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 f987 	bl	80093d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	f003 0304 	and.w	r3, r3, #4
 80090da:	2b04      	cmp	r3, #4
 80090dc:	d122      	bne.n	8009124 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	f003 0304 	and.w	r3, r3, #4
 80090e8:	2b04      	cmp	r3, #4
 80090ea:	d11b      	bne.n	8009124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f06f 0204 	mvn.w	r2, #4
 80090f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2202      	movs	r2, #2
 80090fa:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	699b      	ldr	r3, [r3, #24]
 8009102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009106:	2b00      	cmp	r3, #0
 8009108:	d003      	beq.n	8009112 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 f95b 	bl	80093c6 <HAL_TIM_IC_CaptureCallback>
 8009110:	e005      	b.n	800911e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 f94e 	bl	80093b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 f95d 	bl	80093d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	f003 0308 	and.w	r3, r3, #8
 800912e:	2b08      	cmp	r3, #8
 8009130:	d122      	bne.n	8009178 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68db      	ldr	r3, [r3, #12]
 8009138:	f003 0308 	and.w	r3, r3, #8
 800913c:	2b08      	cmp	r3, #8
 800913e:	d11b      	bne.n	8009178 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f06f 0208 	mvn.w	r2, #8
 8009148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2204      	movs	r2, #4
 800914e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	69db      	ldr	r3, [r3, #28]
 8009156:	f003 0303 	and.w	r3, r3, #3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d003      	beq.n	8009166 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 f931 	bl	80093c6 <HAL_TIM_IC_CaptureCallback>
 8009164:	e005      	b.n	8009172 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 f924 	bl	80093b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f000 f933 	bl	80093d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	f003 0310 	and.w	r3, r3, #16
 8009182:	2b10      	cmp	r3, #16
 8009184:	d122      	bne.n	80091cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	f003 0310 	and.w	r3, r3, #16
 8009190:	2b10      	cmp	r3, #16
 8009192:	d11b      	bne.n	80091cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f06f 0210 	mvn.w	r2, #16
 800919c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2208      	movs	r2, #8
 80091a2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	69db      	ldr	r3, [r3, #28]
 80091aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d003      	beq.n	80091ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f907 	bl	80093c6 <HAL_TIM_IC_CaptureCallback>
 80091b8:	e005      	b.n	80091c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f8fa 	bl	80093b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 f909 	bl	80093d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	f003 0301 	and.w	r3, r3, #1
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d10e      	bne.n	80091f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68db      	ldr	r3, [r3, #12]
 80091e0:	f003 0301 	and.w	r3, r3, #1
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d107      	bne.n	80091f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f06f 0201 	mvn.w	r2, #1
 80091f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f7f9 fcea 	bl	8002bcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009202:	2b40      	cmp	r3, #64	; 0x40
 8009204:	d10e      	bne.n	8009224 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009210:	2b40      	cmp	r3, #64	; 0x40
 8009212:	d107      	bne.n	8009224 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800921c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 f8e3 	bl	80093ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009224:	bf00      	nop
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800923c:	2b01      	cmp	r3, #1
 800923e:	d101      	bne.n	8009244 <HAL_TIM_ConfigClockSource+0x18>
 8009240:	2302      	movs	r3, #2
 8009242:	e0b3      	b.n	80093ac <HAL_TIM_ConfigClockSource+0x180>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2202      	movs	r2, #2
 8009250:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009262:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800926a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800927c:	d03e      	beq.n	80092fc <HAL_TIM_ConfigClockSource+0xd0>
 800927e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009282:	f200 8087 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x168>
 8009286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800928a:	f000 8085 	beq.w	8009398 <HAL_TIM_ConfigClockSource+0x16c>
 800928e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009292:	d87f      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 8009294:	2b70      	cmp	r3, #112	; 0x70
 8009296:	d01a      	beq.n	80092ce <HAL_TIM_ConfigClockSource+0xa2>
 8009298:	2b70      	cmp	r3, #112	; 0x70
 800929a:	d87b      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 800929c:	2b60      	cmp	r3, #96	; 0x60
 800929e:	d050      	beq.n	8009342 <HAL_TIM_ConfigClockSource+0x116>
 80092a0:	2b60      	cmp	r3, #96	; 0x60
 80092a2:	d877      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 80092a4:	2b50      	cmp	r3, #80	; 0x50
 80092a6:	d03c      	beq.n	8009322 <HAL_TIM_ConfigClockSource+0xf6>
 80092a8:	2b50      	cmp	r3, #80	; 0x50
 80092aa:	d873      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 80092ac:	2b40      	cmp	r3, #64	; 0x40
 80092ae:	d058      	beq.n	8009362 <HAL_TIM_ConfigClockSource+0x136>
 80092b0:	2b40      	cmp	r3, #64	; 0x40
 80092b2:	d86f      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 80092b4:	2b30      	cmp	r3, #48	; 0x30
 80092b6:	d064      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x156>
 80092b8:	2b30      	cmp	r3, #48	; 0x30
 80092ba:	d86b      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 80092bc:	2b20      	cmp	r3, #32
 80092be:	d060      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x156>
 80092c0:	2b20      	cmp	r3, #32
 80092c2:	d867      	bhi.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d05c      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x156>
 80092c8:	2b10      	cmp	r3, #16
 80092ca:	d05a      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80092cc:	e062      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6818      	ldr	r0, [r3, #0]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	6899      	ldr	r1, [r3, #8]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	685a      	ldr	r2, [r3, #4]
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	68db      	ldr	r3, [r3, #12]
 80092de:	f000 f966 	bl	80095ae <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80092f0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	609a      	str	r2, [r3, #8]
      break;
 80092fa:	e04e      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6818      	ldr	r0, [r3, #0]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	6899      	ldr	r1, [r3, #8]
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	685a      	ldr	r2, [r3, #4]
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	68db      	ldr	r3, [r3, #12]
 800930c:	f000 f94f 	bl	80095ae <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689a      	ldr	r2, [r3, #8]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800931e:	609a      	str	r2, [r3, #8]
      break;
 8009320:	e03b      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6818      	ldr	r0, [r3, #0]
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	6859      	ldr	r1, [r3, #4]
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	461a      	mov	r2, r3
 8009330:	f000 f8c6 	bl	80094c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2150      	movs	r1, #80	; 0x50
 800933a:	4618      	mov	r0, r3
 800933c:	f000 f91d 	bl	800957a <TIM_ITRx_SetConfig>
      break;
 8009340:	e02b      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6818      	ldr	r0, [r3, #0]
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	6859      	ldr	r1, [r3, #4]
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	68db      	ldr	r3, [r3, #12]
 800934e:	461a      	mov	r2, r3
 8009350:	f000 f8e4 	bl	800951c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2160      	movs	r1, #96	; 0x60
 800935a:	4618      	mov	r0, r3
 800935c:	f000 f90d 	bl	800957a <TIM_ITRx_SetConfig>
      break;
 8009360:	e01b      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6818      	ldr	r0, [r3, #0]
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	6859      	ldr	r1, [r3, #4]
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	461a      	mov	r2, r3
 8009370:	f000 f8a6 	bl	80094c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2140      	movs	r1, #64	; 0x40
 800937a:	4618      	mov	r0, r3
 800937c:	f000 f8fd 	bl	800957a <TIM_ITRx_SetConfig>
      break;
 8009380:	e00b      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4619      	mov	r1, r3
 800938c:	4610      	mov	r0, r2
 800938e:	f000 f8f4 	bl	800957a <TIM_ITRx_SetConfig>
        break;
 8009392:	e002      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009394:	bf00      	nop
 8009396:	e000      	b.n	800939a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009398:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3710      	adds	r7, #16
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b083      	sub	sp, #12
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093bc:	bf00      	nop
 80093be:	370c      	adds	r7, #12
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bc80      	pop	{r7}
 80093c4:	4770      	bx	lr

080093c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093c6:	b480      	push	{r7}
 80093c8:	b083      	sub	sp, #12
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093ce:	bf00      	nop
 80093d0:	370c      	adds	r7, #12
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bc80      	pop	{r7}
 80093d6:	4770      	bx	lr

080093d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093d8:	b480      	push	{r7}
 80093da:	b083      	sub	sp, #12
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093e0:	bf00      	nop
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bc80      	pop	{r7}
 80093e8:	4770      	bx	lr

080093ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093ea:	b480      	push	{r7}
 80093ec:	b083      	sub	sp, #12
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093f2:	bf00      	nop
 80093f4:	370c      	adds	r7, #12
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bc80      	pop	{r7}
 80093fa:	4770      	bx	lr

080093fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009412:	d007      	beq.n	8009424 <TIM_Base_SetConfig+0x28>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	4a25      	ldr	r2, [pc, #148]	; (80094ac <TIM_Base_SetConfig+0xb0>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d003      	beq.n	8009424 <TIM_Base_SetConfig+0x28>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a24      	ldr	r2, [pc, #144]	; (80094b0 <TIM_Base_SetConfig+0xb4>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d108      	bne.n	8009436 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800942a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	68fa      	ldr	r2, [r7, #12]
 8009432:	4313      	orrs	r3, r2
 8009434:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800943c:	d013      	beq.n	8009466 <TIM_Base_SetConfig+0x6a>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a1a      	ldr	r2, [pc, #104]	; (80094ac <TIM_Base_SetConfig+0xb0>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00f      	beq.n	8009466 <TIM_Base_SetConfig+0x6a>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a19      	ldr	r2, [pc, #100]	; (80094b0 <TIM_Base_SetConfig+0xb4>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d00b      	beq.n	8009466 <TIM_Base_SetConfig+0x6a>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a18      	ldr	r2, [pc, #96]	; (80094b4 <TIM_Base_SetConfig+0xb8>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d007      	beq.n	8009466 <TIM_Base_SetConfig+0x6a>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a17      	ldr	r2, [pc, #92]	; (80094b8 <TIM_Base_SetConfig+0xbc>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d003      	beq.n	8009466 <TIM_Base_SetConfig+0x6a>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a16      	ldr	r2, [pc, #88]	; (80094bc <TIM_Base_SetConfig+0xc0>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d108      	bne.n	8009478 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800946c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	4313      	orrs	r3, r2
 8009476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	689a      	ldr	r2, [r3, #8]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	615a      	str	r2, [r3, #20]
}
 80094a2:	bf00      	nop
 80094a4:	3714      	adds	r7, #20
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bc80      	pop	{r7}
 80094aa:	4770      	bx	lr
 80094ac:	40000400 	.word	0x40000400
 80094b0:	40000800 	.word	0x40000800
 80094b4:	40010800 	.word	0x40010800
 80094b8:	40010c00 	.word	0x40010c00
 80094bc:	40011000 	.word	0x40011000

080094c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b087      	sub	sp, #28
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	6a1b      	ldr	r3, [r3, #32]
 80094d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6a1b      	ldr	r3, [r3, #32]
 80094d6:	f023 0201 	bic.w	r2, r3, #1
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	699b      	ldr	r3, [r3, #24]
 80094e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	011b      	lsls	r3, r3, #4
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	f023 030a 	bic.w	r3, r3, #10
 80094fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	4313      	orrs	r3, r2
 8009504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	693a      	ldr	r2, [r7, #16]
 800950a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	697a      	ldr	r2, [r7, #20]
 8009510:	621a      	str	r2, [r3, #32]
}
 8009512:	bf00      	nop
 8009514:	371c      	adds	r7, #28
 8009516:	46bd      	mov	sp, r7
 8009518:	bc80      	pop	{r7}
 800951a:	4770      	bx	lr

0800951c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800951c:	b480      	push	{r7}
 800951e:	b087      	sub	sp, #28
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6a1b      	ldr	r3, [r3, #32]
 800952c:	f023 0210 	bic.w	r2, r3, #16
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009540:	697b      	ldr	r3, [r7, #20]
 8009542:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009546:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	031b      	lsls	r3, r3, #12
 800954c:	697a      	ldr	r2, [r7, #20]
 800954e:	4313      	orrs	r3, r2
 8009550:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009558:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	011b      	lsls	r3, r3, #4
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	4313      	orrs	r3, r2
 8009562:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	693a      	ldr	r2, [r7, #16]
 800956e:	621a      	str	r2, [r3, #32]
}
 8009570:	bf00      	nop
 8009572:	371c      	adds	r7, #28
 8009574:	46bd      	mov	sp, r7
 8009576:	bc80      	pop	{r7}
 8009578:	4770      	bx	lr

0800957a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800957a:	b480      	push	{r7}
 800957c:	b085      	sub	sp, #20
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
 8009582:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009590:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	4313      	orrs	r3, r2
 8009598:	f043 0307 	orr.w	r3, r3, #7
 800959c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	609a      	str	r2, [r3, #8]
}
 80095a4:	bf00      	nop
 80095a6:	3714      	adds	r7, #20
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bc80      	pop	{r7}
 80095ac:	4770      	bx	lr

080095ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b087      	sub	sp, #28
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	60f8      	str	r0, [r7, #12]
 80095b6:	60b9      	str	r1, [r7, #8]
 80095b8:	607a      	str	r2, [r7, #4]
 80095ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80095c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	021a      	lsls	r2, r3, #8
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	431a      	orrs	r2, r3
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	4313      	orrs	r3, r2
 80095da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	697a      	ldr	r2, [r7, #20]
 80095e0:	609a      	str	r2, [r3, #8]
}
 80095e2:	bf00      	nop
 80095e4:	371c      	adds	r7, #28
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bc80      	pop	{r7}
 80095ea:	4770      	bx	lr

080095ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d101      	bne.n	8009604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009600:	2302      	movs	r3, #2
 8009602:	e046      	b.n	8009692 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2201      	movs	r2, #1
 8009608:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2202      	movs	r2, #2
 8009610:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800962a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	68fa      	ldr	r2, [r7, #12]
 8009632:	4313      	orrs	r3, r2
 8009634:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009646:	d00e      	beq.n	8009666 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a13      	ldr	r2, [pc, #76]	; (800969c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d009      	beq.n	8009666 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	4a12      	ldr	r2, [pc, #72]	; (80096a0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d004      	beq.n	8009666 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a10      	ldr	r2, [pc, #64]	; (80096a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d10c      	bne.n	8009680 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800966c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	68ba      	ldr	r2, [r7, #8]
 8009674:	4313      	orrs	r3, r2
 8009676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	68ba      	ldr	r2, [r7, #8]
 800967e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8009690:	2300      	movs	r3, #0
}
 8009692:	4618      	mov	r0, r3
 8009694:	3714      	adds	r7, #20
 8009696:	46bd      	mov	sp, r7
 8009698:	bc80      	pop	{r7}
 800969a:	4770      	bx	lr
 800969c:	40000400 	.word	0x40000400
 80096a0:	40000800 	.word	0x40000800
 80096a4:	40010800 	.word	0x40010800

080096a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b085      	sub	sp, #20
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80096b8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80096bc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3714      	adds	r7, #20
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bc80      	pop	{r7}
 80096d2:	4770      	bx	lr

080096d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80096dc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80096e0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	43db      	mvns	r3, r3
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	4013      	ands	r3, r2
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80096fc:	2300      	movs	r3, #0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3714      	adds	r7, #20
 8009702:	46bd      	mov	sp, r7
 8009704:	bc80      	pop	{r7}
 8009706:	4770      	bx	lr

08009708 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009708:	b084      	sub	sp, #16
 800970a:	b480      	push	{r7}
 800970c:	b083      	sub	sp, #12
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	f107 0014 	add.w	r0, r7, #20
 8009716:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2201      	movs	r2, #1
 800971e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2200      	movs	r2, #0
 800972e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800973a:	2300      	movs	r3, #0
}
 800973c:	4618      	mov	r0, r3
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	bc80      	pop	{r7}
 8009744:	b004      	add	sp, #16
 8009746:	4770      	bx	lr

08009748 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009748:	b480      	push	{r7}
 800974a:	b09b      	sub	sp, #108	; 0x6c
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4413      	add	r3, r2
 8009762:	881b      	ldrh	r3, [r3, #0]
 8009764:	b29b      	uxth	r3, r3
 8009766:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800976a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800976e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	78db      	ldrb	r3, [r3, #3]
 8009776:	2b03      	cmp	r3, #3
 8009778:	d81f      	bhi.n	80097ba <USB_ActivateEndpoint+0x72>
 800977a:	a201      	add	r2, pc, #4	; (adr r2, 8009780 <USB_ActivateEndpoint+0x38>)
 800977c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009780:	08009791 	.word	0x08009791
 8009784:	080097ad 	.word	0x080097ad
 8009788:	080097c3 	.word	0x080097c3
 800978c:	0800979f 	.word	0x0800979f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009790:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009794:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009798:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800979c:	e012      	b.n	80097c4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800979e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80097a2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80097a6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80097aa:	e00b      	b.n	80097c4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80097ac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80097b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097b4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80097b8:	e004      	b.n	80097c4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80097c0:	e000      	b.n	80097c4 <USB_ActivateEndpoint+0x7c>
      break;
 80097c2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	441a      	add	r2, r3
 80097ce:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80097d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	4413      	add	r3, r2
 80097f0:	881b      	ldrh	r3, [r3, #0]
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097fc:	b29a      	uxth	r2, r3
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	b29b      	uxth	r3, r3
 8009804:	4313      	orrs	r3, r2
 8009806:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800980a:	687a      	ldr	r2, [r7, #4]
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	441a      	add	r2, r3
 8009814:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8009818:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800981c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009820:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009828:	b29b      	uxth	r3, r3
 800982a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	7b1b      	ldrb	r3, [r3, #12]
 8009830:	2b00      	cmp	r3, #0
 8009832:	f040 8149 	bne.w	8009ac8 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	785b      	ldrb	r3, [r3, #1]
 800983a:	2b00      	cmp	r3, #0
 800983c:	f000 8084 	beq.w	8009948 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	617b      	str	r3, [r7, #20]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800984a:	b29b      	uxth	r3, r3
 800984c:	461a      	mov	r2, r3
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	4413      	add	r3, r2
 8009852:	617b      	str	r3, [r7, #20]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	011a      	lsls	r2, r3, #4
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	4413      	add	r3, r2
 800985e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009862:	613b      	str	r3, [r7, #16]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	88db      	ldrh	r3, [r3, #6]
 8009868:	085b      	lsrs	r3, r3, #1
 800986a:	b29b      	uxth	r3, r3
 800986c:	005b      	lsls	r3, r3, #1
 800986e:	b29a      	uxth	r2, r3
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	4413      	add	r3, r2
 800987e:	881b      	ldrh	r3, [r3, #0]
 8009880:	81fb      	strh	r3, [r7, #14]
 8009882:	89fb      	ldrh	r3, [r7, #14]
 8009884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009888:	2b00      	cmp	r3, #0
 800988a:	d01b      	beq.n	80098c4 <USB_ActivateEndpoint+0x17c>
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	4413      	add	r3, r2
 8009896:	881b      	ldrh	r3, [r3, #0]
 8009898:	b29b      	uxth	r3, r3
 800989a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800989e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098a2:	81bb      	strh	r3, [r7, #12]
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	441a      	add	r2, r3
 80098ae:	89bb      	ldrh	r3, [r7, #12]
 80098b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098bc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	78db      	ldrb	r3, [r3, #3]
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d020      	beq.n	800990e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	4413      	add	r3, r2
 80098d6:	881b      	ldrh	r3, [r3, #0]
 80098d8:	b29b      	uxth	r3, r3
 80098da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098e2:	813b      	strh	r3, [r7, #8]
 80098e4:	893b      	ldrh	r3, [r7, #8]
 80098e6:	f083 0320 	eor.w	r3, r3, #32
 80098ea:	813b      	strh	r3, [r7, #8]
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	781b      	ldrb	r3, [r3, #0]
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	441a      	add	r2, r3
 80098f6:	893b      	ldrh	r3, [r7, #8]
 80098f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009900:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009908:	b29b      	uxth	r3, r3
 800990a:	8013      	strh	r3, [r2, #0]
 800990c:	e27f      	b.n	8009e0e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4413      	add	r3, r2
 8009918:	881b      	ldrh	r3, [r3, #0]
 800991a:	b29b      	uxth	r3, r3
 800991c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009920:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009924:	817b      	strh	r3, [r7, #10]
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	441a      	add	r2, r3
 8009930:	897b      	ldrh	r3, [r7, #10]
 8009932:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009936:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800993a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800993e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009942:	b29b      	uxth	r3, r3
 8009944:	8013      	strh	r3, [r2, #0]
 8009946:	e262      	b.n	8009e0e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009952:	b29b      	uxth	r3, r3
 8009954:	461a      	mov	r2, r3
 8009956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009958:	4413      	add	r3, r2
 800995a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	781b      	ldrb	r3, [r3, #0]
 8009960:	011a      	lsls	r2, r3, #4
 8009962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009964:	4413      	add	r3, r2
 8009966:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800996a:	62bb      	str	r3, [r7, #40]	; 0x28
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	88db      	ldrh	r3, [r3, #6]
 8009970:	085b      	lsrs	r3, r3, #1
 8009972:	b29b      	uxth	r3, r3
 8009974:	005b      	lsls	r3, r3, #1
 8009976:	b29a      	uxth	r2, r3
 8009978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	627b      	str	r3, [r7, #36]	; 0x24
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009986:	b29b      	uxth	r3, r3
 8009988:	461a      	mov	r2, r3
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	4413      	add	r3, r2
 800998e:	627b      	str	r3, [r7, #36]	; 0x24
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	011a      	lsls	r2, r3, #4
 8009996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009998:	4413      	add	r3, r2
 800999a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800999e:	623b      	str	r3, [r7, #32]
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	691b      	ldr	r3, [r3, #16]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d112      	bne.n	80099ce <USB_ActivateEndpoint+0x286>
 80099a8:	6a3b      	ldr	r3, [r7, #32]
 80099aa:	881b      	ldrh	r3, [r3, #0]
 80099ac:	b29b      	uxth	r3, r3
 80099ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80099b2:	b29a      	uxth	r2, r3
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	801a      	strh	r2, [r3, #0]
 80099b8:	6a3b      	ldr	r3, [r7, #32]
 80099ba:	881b      	ldrh	r3, [r3, #0]
 80099bc:	b29b      	uxth	r3, r3
 80099be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099c6:	b29a      	uxth	r2, r3
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	801a      	strh	r2, [r3, #0]
 80099cc:	e02f      	b.n	8009a2e <USB_ActivateEndpoint+0x2e6>
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	2b3e      	cmp	r3, #62	; 0x3e
 80099d4:	d813      	bhi.n	80099fe <USB_ActivateEndpoint+0x2b6>
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	085b      	lsrs	r3, r3, #1
 80099dc:	663b      	str	r3, [r7, #96]	; 0x60
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <USB_ActivateEndpoint+0x2a8>
 80099ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099ec:	3301      	adds	r3, #1
 80099ee:	663b      	str	r3, [r7, #96]	; 0x60
 80099f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	029b      	lsls	r3, r3, #10
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	6a3b      	ldr	r3, [r7, #32]
 80099fa:	801a      	strh	r2, [r3, #0]
 80099fc:	e017      	b.n	8009a2e <USB_ActivateEndpoint+0x2e6>
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	691b      	ldr	r3, [r3, #16]
 8009a02:	095b      	lsrs	r3, r3, #5
 8009a04:	663b      	str	r3, [r7, #96]	; 0x60
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	f003 031f 	and.w	r3, r3, #31
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d102      	bne.n	8009a18 <USB_ActivateEndpoint+0x2d0>
 8009a12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a14:	3b01      	subs	r3, #1
 8009a16:	663b      	str	r3, [r7, #96]	; 0x60
 8009a18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	029b      	lsls	r3, r3, #10
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	881b      	ldrh	r3, [r3, #0]
 8009a3a:	83fb      	strh	r3, [r7, #30]
 8009a3c:	8bfb      	ldrh	r3, [r7, #30]
 8009a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d01b      	beq.n	8009a7e <USB_ActivateEndpoint+0x336>
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4413      	add	r3, r2
 8009a50:	881b      	ldrh	r3, [r3, #0]
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a5c:	83bb      	strh	r3, [r7, #28]
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	441a      	add	r2, r3
 8009a68:	8bbb      	ldrh	r3, [r7, #28]
 8009a6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009a76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	4413      	add	r3, r2
 8009a88:	881b      	ldrh	r3, [r3, #0]
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a94:	837b      	strh	r3, [r7, #26]
 8009a96:	8b7b      	ldrh	r3, [r7, #26]
 8009a98:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009a9c:	837b      	strh	r3, [r7, #26]
 8009a9e:	8b7b      	ldrh	r3, [r7, #26]
 8009aa0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009aa4:	837b      	strh	r3, [r7, #26]
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	441a      	add	r2, r3
 8009ab0:	8b7b      	ldrh	r3, [r7, #26]
 8009ab2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ab6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009aba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009abe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	8013      	strh	r3, [r2, #0]
 8009ac6:	e1a2      	b.n	8009e0e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	4413      	add	r3, r2
 8009ad2:	881b      	ldrh	r3, [r3, #0]
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ade:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	781b      	ldrb	r3, [r3, #0]
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	441a      	add	r2, r3
 8009aec:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8009af0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009af4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009af8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	65bb      	str	r3, [r7, #88]	; 0x58
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	461a      	mov	r2, r3
 8009b12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009b14:	4413      	add	r3, r2
 8009b16:	65bb      	str	r3, [r7, #88]	; 0x58
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	011a      	lsls	r2, r3, #4
 8009b1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009b20:	4413      	add	r3, r2
 8009b22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b26:	657b      	str	r3, [r7, #84]	; 0x54
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	891b      	ldrh	r3, [r3, #8]
 8009b2c:	085b      	lsrs	r3, r3, #1
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	005b      	lsls	r3, r3, #1
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b36:	801a      	strh	r2, [r3, #0]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	653b      	str	r3, [r7, #80]	; 0x50
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	461a      	mov	r2, r3
 8009b46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b48:	4413      	add	r3, r2
 8009b4a:	653b      	str	r3, [r7, #80]	; 0x50
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	011a      	lsls	r2, r3, #4
 8009b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b54:	4413      	add	r3, r2
 8009b56:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8009b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	895b      	ldrh	r3, [r3, #10]
 8009b60:	085b      	lsrs	r3, r3, #1
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	005b      	lsls	r3, r3, #1
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b6a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	785b      	ldrb	r3, [r3, #1]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	f040 8091 	bne.w	8009c98 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	4413      	add	r3, r2
 8009b80:	881b      	ldrh	r3, [r3, #0]
 8009b82:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009b84:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d01b      	beq.n	8009bc6 <USB_ActivateEndpoint+0x47e>
 8009b8e:	687a      	ldr	r2, [r7, #4]
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	4413      	add	r3, r2
 8009b98:	881b      	ldrh	r3, [r3, #0]
 8009b9a:	b29b      	uxth	r3, r3
 8009b9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ba4:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	009b      	lsls	r3, r3, #2
 8009bae:	441a      	add	r2, r3
 8009bb0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009bb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009bc6:	687a      	ldr	r2, [r7, #4]
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	781b      	ldrb	r3, [r3, #0]
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	4413      	add	r3, r2
 8009bd0:	881b      	ldrh	r3, [r3, #0]
 8009bd2:	873b      	strh	r3, [r7, #56]	; 0x38
 8009bd4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d01b      	beq.n	8009c16 <USB_ActivateEndpoint+0x4ce>
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	4413      	add	r3, r2
 8009be8:	881b      	ldrh	r3, [r3, #0]
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bf4:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009bf6:	687a      	ldr	r2, [r7, #4]
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	781b      	ldrb	r3, [r3, #0]
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	441a      	add	r2, r3
 8009c00:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009c02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c0e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	4413      	add	r3, r2
 8009c20:	881b      	ldrh	r3, [r3, #0]
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c2c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009c2e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009c30:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009c34:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009c36:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009c38:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009c3c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	441a      	add	r2, r3
 8009c48:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009c4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	4413      	add	r3, r2
 8009c68:	881b      	ldrh	r3, [r3, #0]
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c74:	867b      	strh	r3, [r7, #50]	; 0x32
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	441a      	add	r2, r3
 8009c80:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8009c82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	8013      	strh	r3, [r2, #0]
 8009c96:	e0ba      	b.n	8009e0e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c98:	687a      	ldr	r2, [r7, #4]
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	4413      	add	r3, r2
 8009ca2:	881b      	ldrh	r3, [r3, #0]
 8009ca4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009ca8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009cac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d01d      	beq.n	8009cf0 <USB_ActivateEndpoint+0x5a8>
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4413      	add	r3, r2
 8009cbe:	881b      	ldrh	r3, [r3, #0]
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cca:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	441a      	add	r2, r3
 8009cd8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009cdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ce0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ce4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	4413      	add	r3, r2
 8009cfa:	881b      	ldrh	r3, [r3, #0]
 8009cfc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009d00:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d01d      	beq.n	8009d48 <USB_ActivateEndpoint+0x600>
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	009b      	lsls	r3, r3, #2
 8009d14:	4413      	add	r3, r2
 8009d16:	881b      	ldrh	r3, [r3, #0]
 8009d18:	b29b      	uxth	r3, r3
 8009d1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d22:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009d26:	687a      	ldr	r2, [r7, #4]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	441a      	add	r2, r3
 8009d30:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009d34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d40:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	78db      	ldrb	r3, [r3, #3]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d024      	beq.n	8009d9a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	4413      	add	r3, r2
 8009d5a:	881b      	ldrh	r3, [r3, #0]
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d66:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009d6a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009d6e:	f083 0320 	eor.w	r3, r3, #32
 8009d72:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	441a      	add	r2, r3
 8009d80:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009d84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	8013      	strh	r3, [r2, #0]
 8009d98:	e01d      	b.n	8009dd6 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	4413      	add	r3, r2
 8009da4:	881b      	ldrh	r3, [r3, #0]
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009dac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009db0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	009b      	lsls	r3, r3, #2
 8009dbc:	441a      	add	r2, r3
 8009dbe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009dc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009dca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009dce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	781b      	ldrb	r3, [r3, #0]
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4413      	add	r3, r2
 8009de0:	881b      	ldrh	r3, [r3, #0]
 8009de2:	b29b      	uxth	r3, r3
 8009de4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dec:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	781b      	ldrb	r3, [r3, #0]
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	441a      	add	r2, r3
 8009df8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009dfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8009e0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	376c      	adds	r7, #108	; 0x6c
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bc80      	pop	{r7}
 8009e1a:	4770      	bx	lr

08009e1c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b08d      	sub	sp, #52	; 0x34
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	7b1b      	ldrb	r3, [r3, #12]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f040 808e 	bne.w	8009f4c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	785b      	ldrb	r3, [r3, #1]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d044      	beq.n	8009ec2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	781b      	ldrb	r3, [r3, #0]
 8009e3e:	009b      	lsls	r3, r3, #2
 8009e40:	4413      	add	r3, r2
 8009e42:	881b      	ldrh	r3, [r3, #0]
 8009e44:	81bb      	strh	r3, [r7, #12]
 8009e46:	89bb      	ldrh	r3, [r7, #12]
 8009e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d01b      	beq.n	8009e88 <USB_DeactivateEndpoint+0x6c>
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4413      	add	r3, r2
 8009e5a:	881b      	ldrh	r3, [r3, #0]
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e66:	817b      	strh	r3, [r7, #10]
 8009e68:	687a      	ldr	r2, [r7, #4]
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	441a      	add	r2, r3
 8009e72:	897b      	ldrh	r3, [r7, #10]
 8009e74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e80:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	009b      	lsls	r3, r3, #2
 8009e90:	4413      	add	r3, r2
 8009e92:	881b      	ldrh	r3, [r3, #0]
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e9e:	813b      	strh	r3, [r7, #8]
 8009ea0:	687a      	ldr	r2, [r7, #4]
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	441a      	add	r2, r3
 8009eaa:	893b      	ldrh	r3, [r7, #8]
 8009eac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009eb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009eb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	8013      	strh	r3, [r2, #0]
 8009ec0:	e192      	b.n	800a1e8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4413      	add	r3, r2
 8009ecc:	881b      	ldrh	r3, [r3, #0]
 8009ece:	827b      	strh	r3, [r7, #18]
 8009ed0:	8a7b      	ldrh	r3, [r7, #18]
 8009ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d01b      	beq.n	8009f12 <USB_DeactivateEndpoint+0xf6>
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	4413      	add	r3, r2
 8009ee4:	881b      	ldrh	r3, [r3, #0]
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ef0:	823b      	strh	r3, [r7, #16]
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	441a      	add	r2, r3
 8009efc:	8a3b      	ldrh	r3, [r7, #16]
 8009efe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009f12:	687a      	ldr	r2, [r7, #4]
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4413      	add	r3, r2
 8009f1c:	881b      	ldrh	r3, [r3, #0]
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f28:	81fb      	strh	r3, [r7, #14]
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	441a      	add	r2, r3
 8009f34:	89fb      	ldrh	r3, [r7, #14]
 8009f36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	8013      	strh	r3, [r2, #0]
 8009f4a:	e14d      	b.n	800a1e8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	785b      	ldrb	r3, [r3, #1]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f040 80a5 	bne.w	800a0a0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	781b      	ldrb	r3, [r3, #0]
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	4413      	add	r3, r2
 8009f60:	881b      	ldrh	r3, [r3, #0]
 8009f62:	843b      	strh	r3, [r7, #32]
 8009f64:	8c3b      	ldrh	r3, [r7, #32]
 8009f66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d01b      	beq.n	8009fa6 <USB_DeactivateEndpoint+0x18a>
 8009f6e:	687a      	ldr	r2, [r7, #4]
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	4413      	add	r3, r2
 8009f78:	881b      	ldrh	r3, [r3, #0]
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f84:	83fb      	strh	r3, [r7, #30]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	009b      	lsls	r3, r3, #2
 8009f8e:	441a      	add	r2, r3
 8009f90:	8bfb      	ldrh	r3, [r7, #30]
 8009f92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009f9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	4413      	add	r3, r2
 8009fb0:	881b      	ldrh	r3, [r3, #0]
 8009fb2:	83bb      	strh	r3, [r7, #28]
 8009fb4:	8bbb      	ldrh	r3, [r7, #28]
 8009fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d01b      	beq.n	8009ff6 <USB_DeactivateEndpoint+0x1da>
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	781b      	ldrb	r3, [r3, #0]
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	4413      	add	r3, r2
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fd4:	837b      	strh	r3, [r7, #26]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	441a      	add	r2, r3
 8009fe0:	8b7b      	ldrh	r3, [r7, #26]
 8009fe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	4413      	add	r3, r2
 800a000:	881b      	ldrh	r3, [r3, #0]
 800a002:	b29b      	uxth	r3, r3
 800a004:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a00c:	833b      	strh	r3, [r7, #24]
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	441a      	add	r2, r3
 800a018:	8b3b      	ldrh	r3, [r7, #24]
 800a01a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a01e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a022:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a026:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	881b      	ldrh	r3, [r3, #0]
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a044:	82fb      	strh	r3, [r7, #22]
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	441a      	add	r2, r3
 800a050:	8afb      	ldrh	r3, [r7, #22]
 800a052:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a056:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a05a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a05e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a062:	b29b      	uxth	r3, r3
 800a064:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	781b      	ldrb	r3, [r3, #0]
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	4413      	add	r3, r2
 800a070:	881b      	ldrh	r3, [r3, #0]
 800a072:	b29b      	uxth	r3, r3
 800a074:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a07c:	82bb      	strh	r3, [r7, #20]
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	441a      	add	r2, r3
 800a088:	8abb      	ldrh	r3, [r7, #20]
 800a08a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a08e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	8013      	strh	r3, [r2, #0]
 800a09e:	e0a3      	b.n	800a1e8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a0a0:	687a      	ldr	r2, [r7, #4]
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	781b      	ldrb	r3, [r3, #0]
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	4413      	add	r3, r2
 800a0aa:	881b      	ldrh	r3, [r3, #0]
 800a0ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a0ae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a0b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d01b      	beq.n	800a0f0 <USB_DeactivateEndpoint+0x2d4>
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	881b      	ldrh	r3, [r3, #0]
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0ce:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	009b      	lsls	r3, r3, #2
 800a0d8:	441a      	add	r2, r3
 800a0da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a0dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	4413      	add	r3, r2
 800a0fa:	881b      	ldrh	r3, [r3, #0]
 800a0fc:	857b      	strh	r3, [r7, #42]	; 0x2a
 800a0fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800a100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a104:	2b00      	cmp	r3, #0
 800a106:	d01b      	beq.n	800a140 <USB_DeactivateEndpoint+0x324>
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	009b      	lsls	r3, r3, #2
 800a110:	4413      	add	r3, r2
 800a112:	881b      	ldrh	r3, [r3, #0]
 800a114:	b29b      	uxth	r3, r3
 800a116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a11a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a11e:	853b      	strh	r3, [r7, #40]	; 0x28
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	441a      	add	r2, r3
 800a12a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a12c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a130:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a134:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a138:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	781b      	ldrb	r3, [r3, #0]
 800a146:	009b      	lsls	r3, r3, #2
 800a148:	4413      	add	r3, r2
 800a14a:	881b      	ldrh	r3, [r3, #0]
 800a14c:	b29b      	uxth	r3, r3
 800a14e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a156:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	781b      	ldrb	r3, [r3, #0]
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	441a      	add	r2, r3
 800a162:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a164:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a168:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a16c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a174:	b29b      	uxth	r3, r3
 800a176:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	881b      	ldrh	r3, [r3, #0]
 800a184:	b29b      	uxth	r3, r3
 800a186:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a18a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a18e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	781b      	ldrb	r3, [r3, #0]
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	441a      	add	r2, r3
 800a19a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a19c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a1b0:	687a      	ldr	r2, [r7, #4]
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	4413      	add	r3, r2
 800a1ba:	881b      	ldrh	r3, [r3, #0]
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a1c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1c6:	847b      	strh	r3, [r7, #34]	; 0x22
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	441a      	add	r2, r3
 800a1d2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1e4:	b29b      	uxth	r3, r3
 800a1e6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3734      	adds	r7, #52	; 0x34
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bc80      	pop	{r7}
 800a1f2:	4770      	bx	lr

0800a1f4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b0cc      	sub	sp, #304	; 0x130
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a202:	6018      	str	r0, [r3, #0]
 800a204:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a208:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a20c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a20e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a212:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	785b      	ldrb	r3, [r3, #1]
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	f041 817d 	bne.w	800b51a <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a220:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a224:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	699a      	ldr	r2, [r3, #24]
 800a22c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a230:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	691b      	ldr	r3, [r3, #16]
 800a238:	429a      	cmp	r2, r3
 800a23a:	d908      	bls.n	800a24e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800a23c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a240:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800a24c:	e007      	b.n	800a25e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800a24e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a252:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a25e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a262:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	7b1b      	ldrb	r3, [r3, #12]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d152      	bne.n	800a314 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a26e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a272:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6959      	ldr	r1, [r3, #20]
 800a27a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a27e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	88da      	ldrh	r2, [r3, #6]
 800a286:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800a290:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800a294:	6800      	ldr	r0, [r0, #0]
 800a296:	f001 ff0e 	bl	800c0b6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a29a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a29e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800a2a2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a2a6:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a2aa:	6812      	ldr	r2, [r2, #0]
 800a2ac:	601a      	str	r2, [r3, #0]
 800a2ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2b2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a2bc:	b29b      	uxth	r3, r3
 800a2be:	4619      	mov	r1, r3
 800a2c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2c4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800a2c8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a2cc:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 800a2d0:	6812      	ldr	r2, [r2, #0]
 800a2d2:	440a      	add	r2, r1
 800a2d4:	601a      	str	r2, [r3, #0]
 800a2d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	011a      	lsls	r2, r3, #4
 800a2e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2e8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4413      	add	r3, r2
 800a2f0:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a2f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2f8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800a2fc:	601a      	str	r2, [r3, #0]
 800a2fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a302:	b29a      	uxth	r2, r3
 800a304:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a308:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	801a      	strh	r2, [r3, #0]
 800a310:	f001 b8b5 	b.w	800b47e <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a314:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a318:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	78db      	ldrb	r3, [r3, #3]
 800a320:	2b02      	cmp	r3, #2
 800a322:	f040 84c6 	bne.w	800acb2 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a326:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a32a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	6a1a      	ldr	r2, [r3, #32]
 800a332:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a336:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	691b      	ldr	r3, [r3, #16]
 800a33e:	429a      	cmp	r2, r3
 800a340:	f240 8443 	bls.w	800abca <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800a344:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a348:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a352:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	4413      	add	r3, r2
 800a35e:	881b      	ldrh	r3, [r3, #0]
 800a360:	b29b      	uxth	r3, r3
 800a362:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a36a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800a36e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a372:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a37c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	781b      	ldrb	r3, [r3, #0]
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	441a      	add	r2, r3
 800a388:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a38c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a390:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a394:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a3a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6a1a      	ldr	r2, [r3, #32]
 800a3ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3b0:	1ad2      	subs	r2, r2, r3
 800a3b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a3be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3c2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	009b      	lsls	r3, r3, #2
 800a3d6:	4413      	add	r3, r2
 800a3d8:	881b      	ldrh	r3, [r3, #0]
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	f000 823e 	beq.w	800a862 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a3e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3ea:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a3ee:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a3f2:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a3f6:	6812      	ldr	r2, [r2, #0]
 800a3f8:	601a      	str	r2, [r3, #0]
 800a3fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	785b      	ldrb	r3, [r3, #1]
 800a406:	2b00      	cmp	r3, #0
 800a408:	f040 809a 	bne.w	800a540 <USB_EPStartXfer+0x34c>
 800a40c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a410:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a414:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a418:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a41c:	6812      	ldr	r2, [r2, #0]
 800a41e:	601a      	str	r2, [r3, #0]
 800a420:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a424:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a42e:	b29b      	uxth	r3, r3
 800a430:	4619      	mov	r1, r3
 800a432:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a436:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a43a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a43e:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 800a442:	6812      	ldr	r2, [r2, #0]
 800a444:	440a      	add	r2, r1
 800a446:	601a      	str	r2, [r3, #0]
 800a448:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a44c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	011a      	lsls	r2, r3, #4
 800a456:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a45a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4413      	add	r3, r2
 800a462:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800a466:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a46a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a46e:	601a      	str	r2, [r3, #0]
 800a470:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a474:	2b00      	cmp	r3, #0
 800a476:	d122      	bne.n	800a4be <USB_EPStartXfer+0x2ca>
 800a478:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a47c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	881b      	ldrh	r3, [r3, #0]
 800a484:	b29b      	uxth	r3, r3
 800a486:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a48a:	b29a      	uxth	r2, r3
 800a48c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a490:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	801a      	strh	r2, [r3, #0]
 800a498:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a49c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	881b      	ldrh	r3, [r3, #0]
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	801a      	strh	r2, [r3, #0]
 800a4bc:	e079      	b.n	800a5b2 <USB_EPStartXfer+0x3be>
 800a4be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4c2:	2b3e      	cmp	r3, #62	; 0x3e
 800a4c4:	d81b      	bhi.n	800a4fe <USB_EPStartXfer+0x30a>
 800a4c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4ca:	085b      	lsrs	r3, r3, #1
 800a4cc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a4d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4d4:	f003 0301 	and.w	r3, r3, #1
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d004      	beq.n	800a4e6 <USB_EPStartXfer+0x2f2>
 800a4dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a4e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	029b      	lsls	r3, r3, #10
 800a4ee:	b29a      	uxth	r2, r3
 800a4f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4f4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	801a      	strh	r2, [r3, #0]
 800a4fc:	e059      	b.n	800a5b2 <USB_EPStartXfer+0x3be>
 800a4fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a502:	095b      	lsrs	r3, r3, #5
 800a504:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a508:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a50c:	f003 031f 	and.w	r3, r3, #31
 800a510:	2b00      	cmp	r3, #0
 800a512:	d104      	bne.n	800a51e <USB_EPStartXfer+0x32a>
 800a514:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a518:	3b01      	subs	r3, #1
 800a51a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a51e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a522:	b29b      	uxth	r3, r3
 800a524:	029b      	lsls	r3, r3, #10
 800a526:	b29b      	uxth	r3, r3
 800a528:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a52c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a530:	b29a      	uxth	r2, r3
 800a532:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a536:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	801a      	strh	r2, [r3, #0]
 800a53e:	e038      	b.n	800a5b2 <USB_EPStartXfer+0x3be>
 800a540:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a544:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	785b      	ldrb	r3, [r3, #1]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d130      	bne.n	800a5b2 <USB_EPStartXfer+0x3be>
 800a550:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a554:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a55e:	b29b      	uxth	r3, r3
 800a560:	4619      	mov	r1, r3
 800a562:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a566:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a56a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a56e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800a572:	6812      	ldr	r2, [r2, #0]
 800a574:	440a      	add	r2, r1
 800a576:	601a      	str	r2, [r3, #0]
 800a578:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a57c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	781b      	ldrb	r3, [r3, #0]
 800a584:	011a      	lsls	r2, r3, #4
 800a586:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a58a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4413      	add	r3, r2
 800a592:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800a596:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a59a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a59e:	601a      	str	r2, [r3, #0]
 800a5a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a5a4:	b29a      	uxth	r2, r3
 800a5a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a5b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	895b      	ldrh	r3, [r3, #10]
 800a5be:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a5c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	6959      	ldr	r1, [r3, #20]
 800a5ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a5d8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800a5dc:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800a5e0:	6800      	ldr	r0, [r0, #0]
 800a5e2:	f001 fd68 	bl	800c0b6 <USB_WritePMA>
            ep->xfer_buff += len;
 800a5e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	695a      	ldr	r2, [r3, #20]
 800a5f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a5f6:	441a      	add	r2, r3
 800a5f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a604:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a608:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	6a1a      	ldr	r2, [r3, #32]
 800a610:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a614:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	691b      	ldr	r3, [r3, #16]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d90f      	bls.n	800a640 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 800a620:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a624:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	6a1a      	ldr	r2, [r3, #32]
 800a62c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a630:	1ad2      	subs	r2, r2, r3
 800a632:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a636:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	621a      	str	r2, [r3, #32]
 800a63e:	e00e      	b.n	800a65e <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 800a640:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a644:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	6a1b      	ldr	r3, [r3, #32]
 800a64c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800a650:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a654:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	2200      	movs	r2, #0
 800a65c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a65e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a662:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	785b      	ldrb	r3, [r3, #1]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	f040 809a 	bne.w	800a7a4 <USB_EPStartXfer+0x5b0>
 800a670:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a674:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800a678:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a67c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a680:	6812      	ldr	r2, [r2, #0]
 800a682:	601a      	str	r2, [r3, #0]
 800a684:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a688:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a692:	b29b      	uxth	r3, r3
 800a694:	4619      	mov	r1, r3
 800a696:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a69a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800a69e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a6a2:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 800a6a6:	6812      	ldr	r2, [r2, #0]
 800a6a8:	440a      	add	r2, r1
 800a6aa:	601a      	str	r2, [r3, #0]
 800a6ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6b0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	781b      	ldrb	r3, [r3, #0]
 800a6b8:	011a      	lsls	r2, r3, #4
 800a6ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6be:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4413      	add	r3, r2
 800a6c6:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a6ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6ce:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a6d2:	601a      	str	r2, [r3, #0]
 800a6d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d122      	bne.n	800a722 <USB_EPStartXfer+0x52e>
 800a6dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6e0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	881b      	ldrh	r3, [r3, #0]
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a6ee:	b29a      	uxth	r2, r3
 800a6f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6f4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	801a      	strh	r2, [r3, #0]
 800a6fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a700:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	881b      	ldrh	r3, [r3, #0]
 800a708:	b29b      	uxth	r3, r3
 800a70a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a70e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a712:	b29a      	uxth	r2, r3
 800a714:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a718:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	801a      	strh	r2, [r3, #0]
 800a720:	e083      	b.n	800a82a <USB_EPStartXfer+0x636>
 800a722:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a726:	2b3e      	cmp	r3, #62	; 0x3e
 800a728:	d81b      	bhi.n	800a762 <USB_EPStartXfer+0x56e>
 800a72a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a72e:	085b      	lsrs	r3, r3, #1
 800a730:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a734:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a738:	f003 0301 	and.w	r3, r3, #1
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d004      	beq.n	800a74a <USB_EPStartXfer+0x556>
 800a740:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800a744:	3301      	adds	r3, #1
 800a746:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a74a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800a74e:	b29b      	uxth	r3, r3
 800a750:	029b      	lsls	r3, r3, #10
 800a752:	b29a      	uxth	r2, r3
 800a754:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a758:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	801a      	strh	r2, [r3, #0]
 800a760:	e063      	b.n	800a82a <USB_EPStartXfer+0x636>
 800a762:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a766:	095b      	lsrs	r3, r3, #5
 800a768:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a76c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a770:	f003 031f 	and.w	r3, r3, #31
 800a774:	2b00      	cmp	r3, #0
 800a776:	d104      	bne.n	800a782 <USB_EPStartXfer+0x58e>
 800a778:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800a77c:	3b01      	subs	r3, #1
 800a77e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a782:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800a786:	b29b      	uxth	r3, r3
 800a788:	029b      	lsls	r3, r3, #10
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a790:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a794:	b29a      	uxth	r2, r3
 800a796:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a79a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	801a      	strh	r2, [r3, #0]
 800a7a2:	e042      	b.n	800a82a <USB_EPStartXfer+0x636>
 800a7a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	785b      	ldrb	r3, [r3, #1]
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d13a      	bne.n	800a82a <USB_EPStartXfer+0x636>
 800a7b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7b8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800a7bc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a7c0:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a7c4:	6812      	ldr	r2, [r2, #0]
 800a7c6:	601a      	str	r2, [r3, #0]
 800a7c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	4619      	mov	r1, r3
 800a7da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7de:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800a7e2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a7e6:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800a7ea:	6812      	ldr	r2, [r2, #0]
 800a7ec:	440a      	add	r2, r1
 800a7ee:	601a      	str	r2, [r3, #0]
 800a7f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7f4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	011a      	lsls	r2, r3, #4
 800a7fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a802:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4413      	add	r3, r2
 800a80a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a80e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a812:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800a816:	601a      	str	r2, [r3, #0]
 800a818:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a81c:	b29a      	uxth	r2, r3
 800a81e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a822:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a82a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a82e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	891b      	ldrh	r3, [r3, #8]
 800a836:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a83a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a83e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	6959      	ldr	r1, [r3, #20]
 800a846:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a850:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800a854:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800a858:	6800      	ldr	r0, [r0, #0]
 800a85a:	f001 fc2c 	bl	800c0b6 <USB_WritePMA>
 800a85e:	f000 be0e 	b.w	800b47e <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a862:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a866:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	785b      	ldrb	r3, [r3, #1]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d16d      	bne.n	800a94e <USB_EPStartXfer+0x75a>
 800a872:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a876:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a87e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a882:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	461a      	mov	r2, r3
 800a890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a892:	4413      	add	r3, r2
 800a894:	64bb      	str	r3, [r7, #72]	; 0x48
 800a896:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a89a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	011a      	lsls	r2, r3, #4
 800a8a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8a6:	4413      	add	r3, r2
 800a8a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a8ac:	647b      	str	r3, [r7, #68]	; 0x44
 800a8ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d112      	bne.n	800a8dc <USB_EPStartXfer+0x6e8>
 800a8b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8b8:	881b      	ldrh	r3, [r3, #0]
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a8c0:	b29a      	uxth	r2, r3
 800a8c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8c4:	801a      	strh	r2, [r3, #0]
 800a8c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8c8:	881b      	ldrh	r3, [r3, #0]
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8d8:	801a      	strh	r2, [r3, #0]
 800a8da:	e063      	b.n	800a9a4 <USB_EPStartXfer+0x7b0>
 800a8dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8e0:	2b3e      	cmp	r3, #62	; 0x3e
 800a8e2:	d817      	bhi.n	800a914 <USB_EPStartXfer+0x720>
 800a8e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8e8:	085b      	lsrs	r3, r3, #1
 800a8ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800a8ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8f2:	f003 0301 	and.w	r3, r3, #1
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d004      	beq.n	800a904 <USB_EPStartXfer+0x710>
 800a8fa:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800a8fe:	3301      	adds	r3, #1
 800a900:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800a904:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800a908:	b29b      	uxth	r3, r3
 800a90a:	029b      	lsls	r3, r3, #10
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a910:	801a      	strh	r2, [r3, #0]
 800a912:	e047      	b.n	800a9a4 <USB_EPStartXfer+0x7b0>
 800a914:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a918:	095b      	lsrs	r3, r3, #5
 800a91a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800a91e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a922:	f003 031f 	and.w	r3, r3, #31
 800a926:	2b00      	cmp	r3, #0
 800a928:	d104      	bne.n	800a934 <USB_EPStartXfer+0x740>
 800a92a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800a92e:	3b01      	subs	r3, #1
 800a930:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800a934:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800a938:	b29b      	uxth	r3, r3
 800a93a:	029b      	lsls	r3, r3, #10
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a942:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a946:	b29a      	uxth	r2, r3
 800a948:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a94a:	801a      	strh	r2, [r3, #0]
 800a94c:	e02a      	b.n	800a9a4 <USB_EPStartXfer+0x7b0>
 800a94e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a952:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	785b      	ldrb	r3, [r3, #1]
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d122      	bne.n	800a9a4 <USB_EPStartXfer+0x7b0>
 800a95e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a962:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	653b      	str	r3, [r7, #80]	; 0x50
 800a96a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a96e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a978:	b29b      	uxth	r3, r3
 800a97a:	461a      	mov	r2, r3
 800a97c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a97e:	4413      	add	r3, r2
 800a980:	653b      	str	r3, [r7, #80]	; 0x50
 800a982:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a986:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	011a      	lsls	r2, r3, #4
 800a990:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a992:	4413      	add	r3, r2
 800a994:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a998:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a99a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a99e:	b29a      	uxth	r2, r3
 800a9a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a9a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	891b      	ldrh	r3, [r3, #8]
 800a9b0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a9b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	6959      	ldr	r1, [r3, #20]
 800a9c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a9c4:	b29b      	uxth	r3, r3
 800a9c6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a9ca:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800a9ce:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800a9d2:	6800      	ldr	r0, [r0, #0]
 800a9d4:	f001 fb6f 	bl	800c0b6 <USB_WritePMA>
            ep->xfer_buff += len;
 800a9d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	695a      	ldr	r2, [r3, #20]
 800a9e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a9e8:	441a      	add	r2, r3
 800a9ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a9f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	6a1a      	ldr	r2, [r3, #32]
 800aa02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d90f      	bls.n	800aa32 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 800aa12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	6a1a      	ldr	r2, [r3, #32]
 800aa1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aa22:	1ad2      	subs	r2, r2, r3
 800aa24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	621a      	str	r2, [r3, #32]
 800aa30:	e00e      	b.n	800aa50 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 800aa32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6a1b      	ldr	r3, [r3, #32]
 800aa3e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800aa42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa46:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800aa50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa54:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	643b      	str	r3, [r7, #64]	; 0x40
 800aa5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa60:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	785b      	ldrb	r3, [r3, #1]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d16d      	bne.n	800ab48 <USB_EPStartXfer+0x954>
 800aa6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa70:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	63bb      	str	r3, [r7, #56]	; 0x38
 800aa78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa7c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	461a      	mov	r2, r3
 800aa8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa8c:	4413      	add	r3, r2
 800aa8e:	63bb      	str	r3, [r7, #56]	; 0x38
 800aa90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa94:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	011a      	lsls	r2, r3, #4
 800aa9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaa0:	4413      	add	r3, r2
 800aaa2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800aaa6:	637b      	str	r3, [r7, #52]	; 0x34
 800aaa8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d112      	bne.n	800aad6 <USB_EPStartXfer+0x8e2>
 800aab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aab2:	881b      	ldrh	r3, [r3, #0]
 800aab4:	b29b      	uxth	r3, r3
 800aab6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aaba:	b29a      	uxth	r2, r3
 800aabc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aabe:	801a      	strh	r2, [r3, #0]
 800aac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aac2:	881b      	ldrh	r3, [r3, #0]
 800aac4:	b29b      	uxth	r3, r3
 800aac6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aaca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aace:	b29a      	uxth	r2, r3
 800aad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aad2:	801a      	strh	r2, [r3, #0]
 800aad4:	e05d      	b.n	800ab92 <USB_EPStartXfer+0x99e>
 800aad6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aada:	2b3e      	cmp	r3, #62	; 0x3e
 800aadc:	d817      	bhi.n	800ab0e <USB_EPStartXfer+0x91a>
 800aade:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aae2:	085b      	lsrs	r3, r3, #1
 800aae4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800aae8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aaec:	f003 0301 	and.w	r3, r3, #1
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d004      	beq.n	800aafe <USB_EPStartXfer+0x90a>
 800aaf4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800aaf8:	3301      	adds	r3, #1
 800aafa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800aafe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	029b      	lsls	r3, r3, #10
 800ab06:	b29a      	uxth	r2, r3
 800ab08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab0a:	801a      	strh	r2, [r3, #0]
 800ab0c:	e041      	b.n	800ab92 <USB_EPStartXfer+0x99e>
 800ab0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab12:	095b      	lsrs	r3, r3, #5
 800ab14:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ab18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab1c:	f003 031f 	and.w	r3, r3, #31
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d104      	bne.n	800ab2e <USB_EPStartXfer+0x93a>
 800ab24:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ab28:	3b01      	subs	r3, #1
 800ab2a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ab2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	029b      	lsls	r3, r3, #10
 800ab36:	b29b      	uxth	r3, r3
 800ab38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab40:	b29a      	uxth	r2, r3
 800ab42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab44:	801a      	strh	r2, [r3, #0]
 800ab46:	e024      	b.n	800ab92 <USB_EPStartXfer+0x99e>
 800ab48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	785b      	ldrb	r3, [r3, #1]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d11c      	bne.n	800ab92 <USB_EPStartXfer+0x99e>
 800ab58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab5c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab66:	b29b      	uxth	r3, r3
 800ab68:	461a      	mov	r2, r3
 800ab6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab6c:	4413      	add	r3, r2
 800ab6e:	643b      	str	r3, [r7, #64]	; 0x40
 800ab70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab74:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	011a      	lsls	r2, r3, #4
 800ab7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab80:	4413      	add	r3, r2
 800ab82:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ab86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab8c:	b29a      	uxth	r2, r3
 800ab8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab90:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ab92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	895b      	ldrh	r3, [r3, #10]
 800ab9e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aba2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aba6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6959      	ldr	r1, [r3, #20]
 800abae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800abb2:	b29b      	uxth	r3, r3
 800abb4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800abb8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800abbc:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800abc0:	6800      	ldr	r0, [r0, #0]
 800abc2:	f001 fa78 	bl	800c0b6 <USB_WritePMA>
 800abc6:	f000 bc5a 	b.w	800b47e <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800abca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800abce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	6a1b      	ldr	r3, [r3, #32]
 800abd6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800abda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800abde:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800abe8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	4413      	add	r3, r2
 800abf4:	881b      	ldrh	r3, [r3, #0]
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800abfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac00:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800ac04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac08:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ac0c:	681a      	ldr	r2, [r3, #0]
 800ac0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	441a      	add	r2, r3
 800ac1e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800ac22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ac36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac46:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	461a      	mov	r2, r3
 800ac54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac56:	4413      	add	r3, r2
 800ac58:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	011a      	lsls	r2, r3, #4
 800ac68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac6a:	4413      	add	r3, r2
 800ac6c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ac70:	65bb      	str	r3, [r7, #88]	; 0x58
 800ac72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac76:	b29a      	uxth	r2, r3
 800ac78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ac7a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ac7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	891b      	ldrh	r3, [r3, #8]
 800ac88:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	6959      	ldr	r1, [r3, #20]
 800ac98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800aca2:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800aca6:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800acaa:	6800      	ldr	r0, [r0, #0]
 800acac:	f001 fa03 	bl	800c0b6 <USB_WritePMA>
 800acb0:	e3e5      	b.n	800b47e <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800acb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acb6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800acba:	681a      	ldr	r2, [r3, #0]
 800acbc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acc0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	4413      	add	r3, r2
 800accc:	881b      	ldrh	r3, [r3, #0]
 800acce:	b29b      	uxth	r3, r3
 800acd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800acd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acd8:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800acdc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ace0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ace4:	681a      	ldr	r2, [r3, #0]
 800ace6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	441a      	add	r2, r3
 800acf6:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800acfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad02:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800ad06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ad0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	6a1a      	ldr	r2, [r3, #32]
 800ad1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad1e:	1ad2      	subs	r2, r2, r3
 800ad20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ad2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad30:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ad34:	681a      	ldr	r2, [r3, #0]
 800ad36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	009b      	lsls	r3, r3, #2
 800ad44:	4413      	add	r3, r2
 800ad46:	881b      	ldrh	r3, [r3, #0]
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	f000 81bc 	beq.w	800b0cc <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ad54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad58:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ad62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad66:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	785b      	ldrb	r3, [r3, #1]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d16d      	bne.n	800ae4e <USB_EPStartXfer+0xc5a>
 800ad72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad76:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	67bb      	str	r3, [r7, #120]	; 0x78
 800ad7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad82:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	461a      	mov	r2, r3
 800ad90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad92:	4413      	add	r3, r2
 800ad94:	67bb      	str	r3, [r7, #120]	; 0x78
 800ad96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad9a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	011a      	lsls	r2, r3, #4
 800ada4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ada6:	4413      	add	r3, r2
 800ada8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800adac:	677b      	str	r3, [r7, #116]	; 0x74
 800adae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d112      	bne.n	800addc <USB_EPStartXfer+0xbe8>
 800adb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800adb8:	881b      	ldrh	r3, [r3, #0]
 800adba:	b29b      	uxth	r3, r3
 800adbc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800adc0:	b29a      	uxth	r2, r3
 800adc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800adc4:	801a      	strh	r2, [r3, #0]
 800adc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800adc8:	881b      	ldrh	r3, [r3, #0]
 800adca:	b29b      	uxth	r3, r3
 800adcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800add0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800add4:	b29a      	uxth	r2, r3
 800add6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800add8:	801a      	strh	r2, [r3, #0]
 800adda:	e060      	b.n	800ae9e <USB_EPStartXfer+0xcaa>
 800addc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ade0:	2b3e      	cmp	r3, #62	; 0x3e
 800ade2:	d817      	bhi.n	800ae14 <USB_EPStartXfer+0xc20>
 800ade4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ade8:	085b      	lsrs	r3, r3, #1
 800adea:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800adee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800adf2:	f003 0301 	and.w	r3, r3, #1
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d004      	beq.n	800ae04 <USB_EPStartXfer+0xc10>
 800adfa:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800adfe:	3301      	adds	r3, #1
 800ae00:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800ae04:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	029b      	lsls	r3, r3, #10
 800ae0c:	b29a      	uxth	r2, r3
 800ae0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae10:	801a      	strh	r2, [r3, #0]
 800ae12:	e044      	b.n	800ae9e <USB_EPStartXfer+0xcaa>
 800ae14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae18:	095b      	lsrs	r3, r3, #5
 800ae1a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800ae1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae22:	f003 031f 	and.w	r3, r3, #31
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d104      	bne.n	800ae34 <USB_EPStartXfer+0xc40>
 800ae2a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ae2e:	3b01      	subs	r3, #1
 800ae30:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800ae34:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	029b      	lsls	r3, r3, #10
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae4a:	801a      	strh	r2, [r3, #0]
 800ae4c:	e027      	b.n	800ae9e <USB_EPStartXfer+0xcaa>
 800ae4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	785b      	ldrb	r3, [r3, #1]
 800ae5a:	2b01      	cmp	r3, #1
 800ae5c:	d11f      	bne.n	800ae9e <USB_EPStartXfer+0xcaa>
 800ae5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae62:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae6c:	b29b      	uxth	r3, r3
 800ae6e:	461a      	mov	r2, r3
 800ae70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ae74:	4413      	add	r3, r2
 800ae76:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ae7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	011a      	lsls	r2, r3, #4
 800ae88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ae8c:	4413      	add	r3, r2
 800ae8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ae92:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ae94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae98:	b29a      	uxth	r2, r3
 800ae9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ae9c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ae9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aea2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	895b      	ldrh	r3, [r3, #10]
 800aeaa:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aeae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aeb2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	6959      	ldr	r1, [r3, #20]
 800aeba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800aec4:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800aec8:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800aecc:	6800      	ldr	r0, [r0, #0]
 800aece:	f001 f8f2 	bl	800c0b6 <USB_WritePMA>
          ep->xfer_buff += len;
 800aed2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aed6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	695a      	ldr	r2, [r3, #20]
 800aede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aee2:	441a      	add	r2, r3
 800aee4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aee8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800aef0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aef4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	6a1a      	ldr	r2, [r3, #32]
 800aefc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af00:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	691b      	ldr	r3, [r3, #16]
 800af08:	429a      	cmp	r2, r3
 800af0a:	d90f      	bls.n	800af2c <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800af0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af10:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	6a1a      	ldr	r2, [r3, #32]
 800af18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af1c:	1ad2      	subs	r2, r2, r3
 800af1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af22:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	621a      	str	r2, [r3, #32]
 800af2a:	e00e      	b.n	800af4a <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 800af2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af30:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	6a1b      	ldr	r3, [r3, #32]
 800af38:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800af3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	2200      	movs	r2, #0
 800af48:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800af4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f000 8295 	beq.w	800b47e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800af54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af58:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	785b      	ldrb	r3, [r3, #1]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d16d      	bne.n	800b040 <USB_EPStartXfer+0xe4c>
 800af64:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af68:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	66bb      	str	r3, [r7, #104]	; 0x68
 800af70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af74:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af7e:	b29b      	uxth	r3, r3
 800af80:	461a      	mov	r2, r3
 800af82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af84:	4413      	add	r3, r2
 800af86:	66bb      	str	r3, [r7, #104]	; 0x68
 800af88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	011a      	lsls	r2, r3, #4
 800af96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af98:	4413      	add	r3, r2
 800af9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800af9e:	667b      	str	r3, [r7, #100]	; 0x64
 800afa0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d112      	bne.n	800afce <USB_EPStartXfer+0xdda>
 800afa8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800afaa:	881b      	ldrh	r3, [r3, #0]
 800afac:	b29b      	uxth	r3, r3
 800afae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800afb6:	801a      	strh	r2, [r3, #0]
 800afb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800afba:	881b      	ldrh	r3, [r3, #0]
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afc6:	b29a      	uxth	r2, r3
 800afc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800afca:	801a      	strh	r2, [r3, #0]
 800afcc:	e063      	b.n	800b096 <USB_EPStartXfer+0xea2>
 800afce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afd2:	2b3e      	cmp	r3, #62	; 0x3e
 800afd4:	d817      	bhi.n	800b006 <USB_EPStartXfer+0xe12>
 800afd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afda:	085b      	lsrs	r3, r3, #1
 800afdc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800afe0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afe4:	f003 0301 	and.w	r3, r3, #1
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d004      	beq.n	800aff6 <USB_EPStartXfer+0xe02>
 800afec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aff0:	3301      	adds	r3, #1
 800aff2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800aff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800affa:	b29b      	uxth	r3, r3
 800affc:	029b      	lsls	r3, r3, #10
 800affe:	b29a      	uxth	r2, r3
 800b000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b002:	801a      	strh	r2, [r3, #0]
 800b004:	e047      	b.n	800b096 <USB_EPStartXfer+0xea2>
 800b006:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b00a:	095b      	lsrs	r3, r3, #5
 800b00c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800b010:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b014:	f003 031f 	and.w	r3, r3, #31
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d104      	bne.n	800b026 <USB_EPStartXfer+0xe32>
 800b01c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b020:	3b01      	subs	r3, #1
 800b022:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800b026:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	029b      	lsls	r3, r3, #10
 800b02e:	b29b      	uxth	r3, r3
 800b030:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b034:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b038:	b29a      	uxth	r2, r3
 800b03a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b03c:	801a      	strh	r2, [r3, #0]
 800b03e:	e02a      	b.n	800b096 <USB_EPStartXfer+0xea2>
 800b040:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b044:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	785b      	ldrb	r3, [r3, #1]
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d122      	bne.n	800b096 <USB_EPStartXfer+0xea2>
 800b050:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b054:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	673b      	str	r3, [r7, #112]	; 0x70
 800b05c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b060:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	461a      	mov	r2, r3
 800b06e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b070:	4413      	add	r3, r2
 800b072:	673b      	str	r3, [r7, #112]	; 0x70
 800b074:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b078:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	781b      	ldrb	r3, [r3, #0]
 800b080:	011a      	lsls	r2, r3, #4
 800b082:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b084:	4413      	add	r3, r2
 800b086:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b08a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b08c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b090:	b29a      	uxth	r2, r3
 800b092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b094:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b096:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b09a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	891b      	ldrh	r3, [r3, #8]
 800b0a2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b0a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b0aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	6959      	ldr	r1, [r3, #20]
 800b0b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b0bc:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b0c0:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b0c4:	6800      	ldr	r0, [r0, #0]
 800b0c6:	f000 fff6 	bl	800c0b6 <USB_WritePMA>
 800b0ca:	e1d8      	b.n	800b47e <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b0cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b0d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	785b      	ldrb	r3, [r3, #1]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d178      	bne.n	800b1ce <USB_EPStartXfer+0xfda>
 800b0dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b0e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b0ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b0ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b100:	4413      	add	r3, r2
 800b102:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b106:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b10a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	781b      	ldrb	r3, [r3, #0]
 800b112:	011a      	lsls	r2, r3, #4
 800b114:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b118:	4413      	add	r3, r2
 800b11a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b11e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b122:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b126:	2b00      	cmp	r3, #0
 800b128:	d116      	bne.n	800b158 <USB_EPStartXfer+0xf64>
 800b12a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b12e:	881b      	ldrh	r3, [r3, #0]
 800b130:	b29b      	uxth	r3, r3
 800b132:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b136:	b29a      	uxth	r2, r3
 800b138:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b13c:	801a      	strh	r2, [r3, #0]
 800b13e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b142:	881b      	ldrh	r3, [r3, #0]
 800b144:	b29b      	uxth	r3, r3
 800b146:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b14a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b14e:	b29a      	uxth	r2, r3
 800b150:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b154:	801a      	strh	r2, [r3, #0]
 800b156:	e06b      	b.n	800b230 <USB_EPStartXfer+0x103c>
 800b158:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b15c:	2b3e      	cmp	r3, #62	; 0x3e
 800b15e:	d818      	bhi.n	800b192 <USB_EPStartXfer+0xf9e>
 800b160:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b164:	085b      	lsrs	r3, r3, #1
 800b166:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b16a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b16e:	f003 0301 	and.w	r3, r3, #1
 800b172:	2b00      	cmp	r3, #0
 800b174:	d004      	beq.n	800b180 <USB_EPStartXfer+0xf8c>
 800b176:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b17a:	3301      	adds	r3, #1
 800b17c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b180:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b184:	b29b      	uxth	r3, r3
 800b186:	029b      	lsls	r3, r3, #10
 800b188:	b29a      	uxth	r2, r3
 800b18a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b18e:	801a      	strh	r2, [r3, #0]
 800b190:	e04e      	b.n	800b230 <USB_EPStartXfer+0x103c>
 800b192:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b196:	095b      	lsrs	r3, r3, #5
 800b198:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b19c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b1a0:	f003 031f 	and.w	r3, r3, #31
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d104      	bne.n	800b1b2 <USB_EPStartXfer+0xfbe>
 800b1a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b1b2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	029b      	lsls	r3, r3, #10
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1c4:	b29a      	uxth	r2, r3
 800b1c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b1ca:	801a      	strh	r2, [r3, #0]
 800b1cc:	e030      	b.n	800b230 <USB_EPStartXfer+0x103c>
 800b1ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	785b      	ldrb	r3, [r3, #1]
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d128      	bne.n	800b230 <USB_EPStartXfer+0x103c>
 800b1de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1e2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b1ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	461a      	mov	r2, r3
 800b1fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b202:	4413      	add	r3, r2
 800b204:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b208:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b20c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	011a      	lsls	r2, r3, #4
 800b216:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b21a:	4413      	add	r3, r2
 800b21c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b220:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b224:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b228:	b29a      	uxth	r2, r3
 800b22a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b22e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b230:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b234:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	891b      	ldrh	r3, [r3, #8]
 800b23c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b240:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b244:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	6959      	ldr	r1, [r3, #20]
 800b24c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b250:	b29b      	uxth	r3, r3
 800b252:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b256:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b25a:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b25e:	6800      	ldr	r0, [r0, #0]
 800b260:	f000 ff29 	bl	800c0b6 <USB_WritePMA>
          ep->xfer_buff += len;
 800b264:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b268:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	695a      	ldr	r2, [r3, #20]
 800b270:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b274:	441a      	add	r2, r3
 800b276:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b27a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800b282:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b286:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	6a1a      	ldr	r2, [r3, #32]
 800b28e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b292:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	691b      	ldr	r3, [r3, #16]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d90f      	bls.n	800b2be <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800b29e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	6a1a      	ldr	r2, [r3, #32]
 800b2aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b2ae:	1ad2      	subs	r2, r2, r3
 800b2b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	621a      	str	r2, [r3, #32]
 800b2bc:	e00e      	b.n	800b2dc <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800b2be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	6a1b      	ldr	r3, [r3, #32]
 800b2ca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800b2ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800b2dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	f000 80cc 	beq.w	800b47e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b2e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2ea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b2f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	785b      	ldrb	r3, [r3, #1]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d178      	bne.n	800b3f6 <USB_EPStartXfer+0x1202>
 800b304:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b308:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b312:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b316:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b320:	b29b      	uxth	r3, r3
 800b322:	461a      	mov	r2, r3
 800b324:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b328:	4413      	add	r3, r2
 800b32a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b32e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b332:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	781b      	ldrb	r3, [r3, #0]
 800b33a:	011a      	lsls	r2, r3, #4
 800b33c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b340:	4413      	add	r3, r2
 800b342:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b346:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b34a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d116      	bne.n	800b380 <USB_EPStartXfer+0x118c>
 800b352:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b356:	881b      	ldrh	r3, [r3, #0]
 800b358:	b29b      	uxth	r3, r3
 800b35a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b35e:	b29a      	uxth	r2, r3
 800b360:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b364:	801a      	strh	r2, [r3, #0]
 800b366:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b36a:	881b      	ldrh	r3, [r3, #0]
 800b36c:	b29b      	uxth	r3, r3
 800b36e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b372:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b376:	b29a      	uxth	r2, r3
 800b378:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b37c:	801a      	strh	r2, [r3, #0]
 800b37e:	e064      	b.n	800b44a <USB_EPStartXfer+0x1256>
 800b380:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b384:	2b3e      	cmp	r3, #62	; 0x3e
 800b386:	d818      	bhi.n	800b3ba <USB_EPStartXfer+0x11c6>
 800b388:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b38c:	085b      	lsrs	r3, r3, #1
 800b38e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b392:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b396:	f003 0301 	and.w	r3, r3, #1
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d004      	beq.n	800b3a8 <USB_EPStartXfer+0x11b4>
 800b39e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b3a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	029b      	lsls	r3, r3, #10
 800b3b0:	b29a      	uxth	r2, r3
 800b3b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b3b6:	801a      	strh	r2, [r3, #0]
 800b3b8:	e047      	b.n	800b44a <USB_EPStartXfer+0x1256>
 800b3ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b3be:	095b      	lsrs	r3, r3, #5
 800b3c0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b3c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b3c8:	f003 031f 	and.w	r3, r3, #31
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d104      	bne.n	800b3da <USB_EPStartXfer+0x11e6>
 800b3d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b3d4:	3b01      	subs	r3, #1
 800b3d6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b3da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	029b      	lsls	r3, r3, #10
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3ec:	b29a      	uxth	r2, r3
 800b3ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b3f2:	801a      	strh	r2, [r3, #0]
 800b3f4:	e029      	b.n	800b44a <USB_EPStartXfer+0x1256>
 800b3f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b3fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	785b      	ldrb	r3, [r3, #1]
 800b402:	2b01      	cmp	r3, #1
 800b404:	d121      	bne.n	800b44a <USB_EPStartXfer+0x1256>
 800b406:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b40a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b414:	b29b      	uxth	r3, r3
 800b416:	461a      	mov	r2, r3
 800b418:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b41c:	4413      	add	r3, r2
 800b41e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b422:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b426:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	011a      	lsls	r2, r3, #4
 800b430:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b434:	4413      	add	r3, r2
 800b436:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b43a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b43e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b442:	b29a      	uxth	r2, r3
 800b444:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b448:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b44a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b44e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	895b      	ldrh	r3, [r3, #10]
 800b456:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b45a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b45e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6959      	ldr	r1, [r3, #20]
 800b466:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b470:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b474:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b478:	6800      	ldr	r0, [r0, #0]
 800b47a:	f000 fe1c 	bl	800c0b6 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b47e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b482:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b486:	681a      	ldr	r2, [r3, #0]
 800b488:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b48c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	009b      	lsls	r3, r3, #2
 800b496:	4413      	add	r3, r2
 800b498:	881b      	ldrh	r3, [r3, #0]
 800b49a:	b29b      	uxth	r3, r3
 800b49c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b4a0:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800b4a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b4a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b4ac:	8013      	strh	r3, [r2, #0]
 800b4ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4b2:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800b4b6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b4ba:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800b4be:	8812      	ldrh	r2, [r2, #0]
 800b4c0:	f082 0210 	eor.w	r2, r2, #16
 800b4c4:	801a      	strh	r2, [r3, #0]
 800b4c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4ca:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800b4ce:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b4d2:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800b4d6:	8812      	ldrh	r2, [r2, #0]
 800b4d8:	f082 0220 	eor.w	r2, r2, #32
 800b4dc:	801a      	strh	r2, [r3, #0]
 800b4de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4e2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b4e6:	681a      	ldr	r2, [r3, #0]
 800b4e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	441a      	add	r2, r3
 800b4f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4fc:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800b500:	881b      	ldrh	r3, [r3, #0]
 800b502:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b506:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b50a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b50e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b512:	b29b      	uxth	r3, r3
 800b514:	8013      	strh	r3, [r2, #0]
 800b516:	f000 bc9f 	b.w	800be58 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b51a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b51e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	7b1b      	ldrb	r3, [r3, #12]
 800b526:	2b00      	cmp	r3, #0
 800b528:	f040 80ae 	bne.w	800b688 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b52c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b530:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	699a      	ldr	r2, [r3, #24]
 800b538:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b53c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	691b      	ldr	r3, [r3, #16]
 800b544:	429a      	cmp	r2, r3
 800b546:	d917      	bls.n	800b578 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 800b548:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b54c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 800b558:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b55c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	699a      	ldr	r2, [r3, #24]
 800b564:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b568:	1ad2      	subs	r2, r2, r3
 800b56a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b56e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	619a      	str	r2, [r3, #24]
 800b576:	e00e      	b.n	800b596 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 800b578:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b57c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	699b      	ldr	r3, [r3, #24]
 800b584:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800b588:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b58c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	2200      	movs	r2, #0
 800b594:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b596:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b59a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b5a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b5ba:	4413      	add	r3, r2
 800b5bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b5c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	011a      	lsls	r2, r3, #4
 800b5ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b5d2:	4413      	add	r3, r2
 800b5d4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b5d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b5dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d116      	bne.n	800b612 <USB_EPStartXfer+0x141e>
 800b5e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b5e8:	881b      	ldrh	r3, [r3, #0]
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b5f0:	b29a      	uxth	r2, r3
 800b5f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b5f6:	801a      	strh	r2, [r3, #0]
 800b5f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b5fc:	881b      	ldrh	r3, [r3, #0]
 800b5fe:	b29b      	uxth	r3, r3
 800b600:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b604:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b608:	b29a      	uxth	r2, r3
 800b60a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b60e:	801a      	strh	r2, [r3, #0]
 800b610:	e3e8      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
 800b612:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b616:	2b3e      	cmp	r3, #62	; 0x3e
 800b618:	d818      	bhi.n	800b64c <USB_EPStartXfer+0x1458>
 800b61a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b61e:	085b      	lsrs	r3, r3, #1
 800b620:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b624:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b628:	f003 0301 	and.w	r3, r3, #1
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d004      	beq.n	800b63a <USB_EPStartXfer+0x1446>
 800b630:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b634:	3301      	adds	r3, #1
 800b636:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b63a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b63e:	b29b      	uxth	r3, r3
 800b640:	029b      	lsls	r3, r3, #10
 800b642:	b29a      	uxth	r2, r3
 800b644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b648:	801a      	strh	r2, [r3, #0]
 800b64a:	e3cb      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
 800b64c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b650:	095b      	lsrs	r3, r3, #5
 800b652:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b656:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b65a:	f003 031f 	and.w	r3, r3, #31
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d104      	bne.n	800b66c <USB_EPStartXfer+0x1478>
 800b662:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b666:	3b01      	subs	r3, #1
 800b668:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b66c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b670:	b29b      	uxth	r3, r3
 800b672:	029b      	lsls	r3, r3, #10
 800b674:	b29b      	uxth	r3, r3
 800b676:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b67a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b67e:	b29a      	uxth	r2, r3
 800b680:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b684:	801a      	strh	r2, [r3, #0]
 800b686:	e3ad      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b688:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b68c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	78db      	ldrb	r3, [r3, #3]
 800b694:	2b02      	cmp	r3, #2
 800b696:	f040 8200 	bne.w	800ba9a <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b69a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b69e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	785b      	ldrb	r3, [r3, #1]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	f040 8091 	bne.w	800b7ce <USB_EPStartXfer+0x15da>
 800b6ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6b0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b6ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6be:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6c8:	b29b      	uxth	r3, r3
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b6d0:	4413      	add	r3, r2
 800b6d2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b6d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	011a      	lsls	r2, r3, #4
 800b6e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b6e8:	4413      	add	r3, r2
 800b6ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b6ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b6f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d116      	bne.n	800b730 <USB_EPStartXfer+0x153c>
 800b702:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b706:	881b      	ldrh	r3, [r3, #0]
 800b708:	b29b      	uxth	r3, r3
 800b70a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b70e:	b29a      	uxth	r2, r3
 800b710:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b714:	801a      	strh	r2, [r3, #0]
 800b716:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b71a:	881b      	ldrh	r3, [r3, #0]
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b722:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b726:	b29a      	uxth	r2, r3
 800b728:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b72c:	801a      	strh	r2, [r3, #0]
 800b72e:	e083      	b.n	800b838 <USB_EPStartXfer+0x1644>
 800b730:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b734:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	691b      	ldr	r3, [r3, #16]
 800b73c:	2b3e      	cmp	r3, #62	; 0x3e
 800b73e:	d820      	bhi.n	800b782 <USB_EPStartXfer+0x158e>
 800b740:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b744:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	691b      	ldr	r3, [r3, #16]
 800b74c:	085b      	lsrs	r3, r3, #1
 800b74e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b752:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b756:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	f003 0301 	and.w	r3, r3, #1
 800b762:	2b00      	cmp	r3, #0
 800b764:	d004      	beq.n	800b770 <USB_EPStartXfer+0x157c>
 800b766:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b76a:	3301      	adds	r3, #1
 800b76c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b770:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b774:	b29b      	uxth	r3, r3
 800b776:	029b      	lsls	r3, r3, #10
 800b778:	b29a      	uxth	r2, r3
 800b77a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b77e:	801a      	strh	r2, [r3, #0]
 800b780:	e05a      	b.n	800b838 <USB_EPStartXfer+0x1644>
 800b782:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b786:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	691b      	ldr	r3, [r3, #16]
 800b78e:	095b      	lsrs	r3, r3, #5
 800b790:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b794:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b798:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	691b      	ldr	r3, [r3, #16]
 800b7a0:	f003 031f 	and.w	r3, r3, #31
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d104      	bne.n	800b7b2 <USB_EPStartXfer+0x15be>
 800b7a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7ac:	3b01      	subs	r3, #1
 800b7ae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b7b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7b6:	b29b      	uxth	r3, r3
 800b7b8:	029b      	lsls	r3, r3, #10
 800b7ba:	b29b      	uxth	r3, r3
 800b7bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7c4:	b29a      	uxth	r2, r3
 800b7c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b7ca:	801a      	strh	r2, [r3, #0]
 800b7cc:	e034      	b.n	800b838 <USB_EPStartXfer+0x1644>
 800b7ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	785b      	ldrb	r3, [r3, #1]
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d12c      	bne.n	800b838 <USB_EPStartXfer+0x1644>
 800b7de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7e2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b7ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7fa:	b29b      	uxth	r3, r3
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b802:	4413      	add	r3, r2
 800b804:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b808:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b80c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	781b      	ldrb	r3, [r3, #0]
 800b814:	011a      	lsls	r2, r3, #4
 800b816:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b81a:	4413      	add	r3, r2
 800b81c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b820:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b824:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b828:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	b29a      	uxth	r2, r3
 800b832:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b836:	801a      	strh	r2, [r3, #0]
 800b838:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b83c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b846:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b84a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	785b      	ldrb	r3, [r3, #1]
 800b852:	2b00      	cmp	r3, #0
 800b854:	f040 8091 	bne.w	800b97a <USB_EPStartXfer+0x1786>
 800b858:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b85c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b866:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b86a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b874:	b29b      	uxth	r3, r3
 800b876:	461a      	mov	r2, r3
 800b878:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b87c:	4413      	add	r3, r2
 800b87e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b882:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b886:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	011a      	lsls	r2, r3, #4
 800b890:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b894:	4413      	add	r3, r2
 800b896:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b89a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b89e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	691b      	ldr	r3, [r3, #16]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d116      	bne.n	800b8dc <USB_EPStartXfer+0x16e8>
 800b8ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b8b2:	881b      	ldrh	r3, [r3, #0]
 800b8b4:	b29b      	uxth	r3, r3
 800b8b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b8c0:	801a      	strh	r2, [r3, #0]
 800b8c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b8c6:	881b      	ldrh	r3, [r3, #0]
 800b8c8:	b29b      	uxth	r3, r3
 800b8ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8d2:	b29a      	uxth	r2, r3
 800b8d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b8d8:	801a      	strh	r2, [r3, #0]
 800b8da:	e07c      	b.n	800b9d6 <USB_EPStartXfer+0x17e2>
 800b8dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	691b      	ldr	r3, [r3, #16]
 800b8e8:	2b3e      	cmp	r3, #62	; 0x3e
 800b8ea:	d820      	bhi.n	800b92e <USB_EPStartXfer+0x173a>
 800b8ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	691b      	ldr	r3, [r3, #16]
 800b8f8:	085b      	lsrs	r3, r3, #1
 800b8fa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b8fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b902:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	691b      	ldr	r3, [r3, #16]
 800b90a:	f003 0301 	and.w	r3, r3, #1
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d004      	beq.n	800b91c <USB_EPStartXfer+0x1728>
 800b912:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b916:	3301      	adds	r3, #1
 800b918:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b91c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b920:	b29b      	uxth	r3, r3
 800b922:	029b      	lsls	r3, r3, #10
 800b924:	b29a      	uxth	r2, r3
 800b926:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b92a:	801a      	strh	r2, [r3, #0]
 800b92c:	e053      	b.n	800b9d6 <USB_EPStartXfer+0x17e2>
 800b92e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b932:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	691b      	ldr	r3, [r3, #16]
 800b93a:	095b      	lsrs	r3, r3, #5
 800b93c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b940:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b944:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	691b      	ldr	r3, [r3, #16]
 800b94c:	f003 031f 	and.w	r3, r3, #31
 800b950:	2b00      	cmp	r3, #0
 800b952:	d104      	bne.n	800b95e <USB_EPStartXfer+0x176a>
 800b954:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b958:	3b01      	subs	r3, #1
 800b95a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b95e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b962:	b29b      	uxth	r3, r3
 800b964:	029b      	lsls	r3, r3, #10
 800b966:	b29b      	uxth	r3, r3
 800b968:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b96c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b970:	b29a      	uxth	r2, r3
 800b972:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b976:	801a      	strh	r2, [r3, #0]
 800b978:	e02d      	b.n	800b9d6 <USB_EPStartXfer+0x17e2>
 800b97a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b97e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	785b      	ldrb	r3, [r3, #1]
 800b986:	2b01      	cmp	r3, #1
 800b988:	d125      	bne.n	800b9d6 <USB_EPStartXfer+0x17e2>
 800b98a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b98e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b998:	b29b      	uxth	r3, r3
 800b99a:	461a      	mov	r2, r3
 800b99c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b9a0:	4413      	add	r3, r2
 800b9a2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b9a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	011a      	lsls	r2, r3, #4
 800b9b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b9b8:	4413      	add	r3, r2
 800b9ba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b9be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b9c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	691b      	ldr	r3, [r3, #16]
 800b9ce:	b29a      	uxth	r2, r3
 800b9d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b9d4:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b9d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	69db      	ldr	r3, [r3, #28]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	f000 81fe 	beq.w	800bde4 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b9e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b9f0:	681a      	ldr	r2, [r3, #0]
 800b9f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	781b      	ldrb	r3, [r3, #0]
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	4413      	add	r3, r2
 800ba02:	881b      	ldrh	r3, [r3, #0]
 800ba04:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ba08:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ba0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d005      	beq.n	800ba20 <USB_EPStartXfer+0x182c>
 800ba14:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ba18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d10d      	bne.n	800ba3c <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ba20:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ba24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	f040 81db 	bne.w	800bde4 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ba2e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ba32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	f040 81d4 	bne.w	800bde4 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800ba3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ba44:	681a      	ldr	r2, [r3, #0]
 800ba46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba4a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	009b      	lsls	r3, r3, #2
 800ba54:	4413      	add	r3, r2
 800ba56:	881b      	ldrh	r3, [r3, #0]
 800ba58:	b29b      	uxth	r3, r3
 800ba5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba62:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800ba66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba6a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba74:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	441a      	add	r2, r3
 800ba80:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800ba84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ba88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ba8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba90:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	8013      	strh	r3, [r2, #0]
 800ba98:	e1a4      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ba9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	78db      	ldrb	r3, [r3, #3]
 800baa6:	2b01      	cmp	r3, #1
 800baa8:	f040 819a 	bne.w	800bde0 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800baac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bab0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	699a      	ldr	r2, [r3, #24]
 800bab8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800babc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	691b      	ldr	r3, [r3, #16]
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d917      	bls.n	800baf8 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 800bac8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bacc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	691b      	ldr	r3, [r3, #16]
 800bad4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800bad8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800badc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	699a      	ldr	r2, [r3, #24]
 800bae4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bae8:	1ad2      	subs	r2, r2, r3
 800baea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800baee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	619a      	str	r2, [r3, #24]
 800baf6:	e00e      	b.n	800bb16 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 800baf8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bafc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	699b      	ldr	r3, [r3, #24]
 800bb04:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800bb08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb0c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2200      	movs	r2, #0
 800bb14:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800bb16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	785b      	ldrb	r3, [r3, #1]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d178      	bne.n	800bc18 <USB_EPStartXfer+0x1a24>
 800bb26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bb34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb38:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	461a      	mov	r2, r3
 800bb46:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bb4a:	4413      	add	r3, r2
 800bb4c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bb50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb54:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	011a      	lsls	r2, r3, #4
 800bb5e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bb62:	4413      	add	r3, r2
 800bb64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bb68:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d116      	bne.n	800bba2 <USB_EPStartXfer+0x19ae>
 800bb74:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb78:	881b      	ldrh	r3, [r3, #0]
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bb80:	b29a      	uxth	r2, r3
 800bb82:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb86:	801a      	strh	r2, [r3, #0]
 800bb88:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb8c:	881b      	ldrh	r3, [r3, #0]
 800bb8e:	b29b      	uxth	r3, r3
 800bb90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb98:	b29a      	uxth	r2, r3
 800bb9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb9e:	801a      	strh	r2, [r3, #0]
 800bba0:	e06b      	b.n	800bc7a <USB_EPStartXfer+0x1a86>
 800bba2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bba6:	2b3e      	cmp	r3, #62	; 0x3e
 800bba8:	d818      	bhi.n	800bbdc <USB_EPStartXfer+0x19e8>
 800bbaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbae:	085b      	lsrs	r3, r3, #1
 800bbb0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bbb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbb8:	f003 0301 	and.w	r3, r3, #1
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d004      	beq.n	800bbca <USB_EPStartXfer+0x19d6>
 800bbc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bbca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bbce:	b29b      	uxth	r3, r3
 800bbd0:	029b      	lsls	r3, r3, #10
 800bbd2:	b29a      	uxth	r2, r3
 800bbd4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bbd8:	801a      	strh	r2, [r3, #0]
 800bbda:	e04e      	b.n	800bc7a <USB_EPStartXfer+0x1a86>
 800bbdc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbe0:	095b      	lsrs	r3, r3, #5
 800bbe2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bbe6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbea:	f003 031f 	and.w	r3, r3, #31
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d104      	bne.n	800bbfc <USB_EPStartXfer+0x1a08>
 800bbf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bbf6:	3b01      	subs	r3, #1
 800bbf8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bbfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc00:	b29b      	uxth	r3, r3
 800bc02:	029b      	lsls	r3, r3, #10
 800bc04:	b29b      	uxth	r3, r3
 800bc06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc0e:	b29a      	uxth	r2, r3
 800bc10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bc14:	801a      	strh	r2, [r3, #0]
 800bc16:	e030      	b.n	800bc7a <USB_EPStartXfer+0x1a86>
 800bc18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	785b      	ldrb	r3, [r3, #1]
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d128      	bne.n	800bc7a <USB_EPStartXfer+0x1a86>
 800bc28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc2c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bc36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	461a      	mov	r2, r3
 800bc48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc4c:	4413      	add	r3, r2
 800bc4e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bc52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	011a      	lsls	r2, r3, #4
 800bc60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc64:	4413      	add	r3, r2
 800bc66:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bc6a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bc6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc72:	b29a      	uxth	r2, r3
 800bc74:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800bc78:	801a      	strh	r2, [r3, #0]
 800bc7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc7e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bc88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	785b      	ldrb	r3, [r3, #1]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d178      	bne.n	800bd8a <USB_EPStartXfer+0x1b96>
 800bc98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc9c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bca6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcaa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bcbc:	4413      	add	r3, r2
 800bcbe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bcc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	011a      	lsls	r2, r3, #4
 800bcd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bcd4:	4413      	add	r3, r2
 800bcd6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bcda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bcde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d116      	bne.n	800bd14 <USB_EPStartXfer+0x1b20>
 800bce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bcea:	881b      	ldrh	r3, [r3, #0]
 800bcec:	b29b      	uxth	r3, r3
 800bcee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bcf2:	b29a      	uxth	r2, r3
 800bcf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bcf8:	801a      	strh	r2, [r3, #0]
 800bcfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bcfe:	881b      	ldrh	r3, [r3, #0]
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd0a:	b29a      	uxth	r2, r3
 800bd0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bd10:	801a      	strh	r2, [r3, #0]
 800bd12:	e067      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
 800bd14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd18:	2b3e      	cmp	r3, #62	; 0x3e
 800bd1a:	d818      	bhi.n	800bd4e <USB_EPStartXfer+0x1b5a>
 800bd1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd20:	085b      	lsrs	r3, r3, #1
 800bd22:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd26:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd2a:	f003 0301 	and.w	r3, r3, #1
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d004      	beq.n	800bd3c <USB_EPStartXfer+0x1b48>
 800bd32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd36:	3301      	adds	r3, #1
 800bd38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	029b      	lsls	r3, r3, #10
 800bd44:	b29a      	uxth	r2, r3
 800bd46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bd4a:	801a      	strh	r2, [r3, #0]
 800bd4c:	e04a      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
 800bd4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd52:	095b      	lsrs	r3, r3, #5
 800bd54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd5c:	f003 031f 	and.w	r3, r3, #31
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d104      	bne.n	800bd6e <USB_EPStartXfer+0x1b7a>
 800bd64:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd68:	3b01      	subs	r3, #1
 800bd6a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	029b      	lsls	r3, r3, #10
 800bd76:	b29b      	uxth	r3, r3
 800bd78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd80:	b29a      	uxth	r2, r3
 800bd82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bd86:	801a      	strh	r2, [r3, #0]
 800bd88:	e02c      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
 800bd8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	785b      	ldrb	r3, [r3, #1]
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	d124      	bne.n	800bde4 <USB_EPStartXfer+0x1bf0>
 800bd9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd9e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bda8:	b29b      	uxth	r3, r3
 800bdaa:	461a      	mov	r2, r3
 800bdac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdb0:	4413      	add	r3, r2
 800bdb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bdb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	011a      	lsls	r2, r3, #4
 800bdc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdc8:	4413      	add	r3, r2
 800bdca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bdce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bdd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bdd6:	b29a      	uxth	r2, r3
 800bdd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bddc:	801a      	strh	r2, [r3, #0]
 800bdde:	e001      	b.n	800bde4 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 800bde0:	2301      	movs	r3, #1
 800bde2:	e03a      	b.n	800be5a <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bde4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bde8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdf2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	009b      	lsls	r3, r3, #2
 800bdfc:	4413      	add	r3, r2
 800bdfe:	881b      	ldrh	r3, [r3, #0]
 800be00:	b29b      	uxth	r3, r3
 800be02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800be06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be0a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800be0e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800be12:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800be16:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800be1a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800be1e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800be22:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800be26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800be2e:	681a      	ldr	r2, [r3, #0]
 800be30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be34:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	009b      	lsls	r3, r3, #2
 800be3e:	441a      	add	r2, r3
 800be40:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800be44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800be48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800be4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800be50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be54:	b29b      	uxth	r3, r3
 800be56:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800be58:	2300      	movs	r3, #0
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800be64:	b480      	push	{r7}
 800be66:	b085      	sub	sp, #20
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	785b      	ldrb	r3, [r3, #1]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d020      	beq.n	800beb8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800be76:	687a      	ldr	r2, [r7, #4]
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	781b      	ldrb	r3, [r3, #0]
 800be7c:	009b      	lsls	r3, r3, #2
 800be7e:	4413      	add	r3, r2
 800be80:	881b      	ldrh	r3, [r3, #0]
 800be82:	b29b      	uxth	r3, r3
 800be84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800be88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be8c:	81bb      	strh	r3, [r7, #12]
 800be8e:	89bb      	ldrh	r3, [r7, #12]
 800be90:	f083 0310 	eor.w	r3, r3, #16
 800be94:	81bb      	strh	r3, [r7, #12]
 800be96:	687a      	ldr	r2, [r7, #4]
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	781b      	ldrb	r3, [r3, #0]
 800be9c:	009b      	lsls	r3, r3, #2
 800be9e:	441a      	add	r2, r3
 800bea0:	89bb      	ldrh	r3, [r7, #12]
 800bea2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bea6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800beaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800beae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800beb2:	b29b      	uxth	r3, r3
 800beb4:	8013      	strh	r3, [r2, #0]
 800beb6:	e01f      	b.n	800bef8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800beb8:	687a      	ldr	r2, [r7, #4]
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	781b      	ldrb	r3, [r3, #0]
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	4413      	add	r3, r2
 800bec2:	881b      	ldrh	r3, [r3, #0]
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800beca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bece:	81fb      	strh	r3, [r7, #14]
 800bed0:	89fb      	ldrh	r3, [r7, #14]
 800bed2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800bed6:	81fb      	strh	r3, [r7, #14]
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	009b      	lsls	r3, r3, #2
 800bee0:	441a      	add	r2, r3
 800bee2:	89fb      	ldrh	r3, [r7, #14]
 800bee4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bee8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800beec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	3714      	adds	r7, #20
 800befe:	46bd      	mov	sp, r7
 800bf00:	bc80      	pop	{r7}
 800bf02:	4770      	bx	lr

0800bf04 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bf04:	b480      	push	{r7}
 800bf06:	b087      	sub	sp, #28
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
 800bf0c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	7b1b      	ldrb	r3, [r3, #12]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	f040 809d 	bne.w	800c052 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	785b      	ldrb	r3, [r3, #1]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d04c      	beq.n	800bfba <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bf20:	687a      	ldr	r2, [r7, #4]
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	009b      	lsls	r3, r3, #2
 800bf28:	4413      	add	r3, r2
 800bf2a:	881b      	ldrh	r3, [r3, #0]
 800bf2c:	823b      	strh	r3, [r7, #16]
 800bf2e:	8a3b      	ldrh	r3, [r7, #16]
 800bf30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d01b      	beq.n	800bf70 <USB_EPClearStall+0x6c>
 800bf38:	687a      	ldr	r2, [r7, #4]
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	781b      	ldrb	r3, [r3, #0]
 800bf3e:	009b      	lsls	r3, r3, #2
 800bf40:	4413      	add	r3, r2
 800bf42:	881b      	ldrh	r3, [r3, #0]
 800bf44:	b29b      	uxth	r3, r3
 800bf46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bf4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf4e:	81fb      	strh	r3, [r7, #14]
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	441a      	add	r2, r3
 800bf5a:	89fb      	ldrh	r3, [r7, #14]
 800bf5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bf60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bf64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bf68:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	78db      	ldrb	r3, [r3, #3]
 800bf74:	2b01      	cmp	r3, #1
 800bf76:	d06c      	beq.n	800c052 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bf78:	687a      	ldr	r2, [r7, #4]
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	4413      	add	r3, r2
 800bf82:	881b      	ldrh	r3, [r3, #0]
 800bf84:	b29b      	uxth	r3, r3
 800bf86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bf8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bf8e:	81bb      	strh	r3, [r7, #12]
 800bf90:	89bb      	ldrh	r3, [r7, #12]
 800bf92:	f083 0320 	eor.w	r3, r3, #32
 800bf96:	81bb      	strh	r3, [r7, #12]
 800bf98:	687a      	ldr	r2, [r7, #4]
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	441a      	add	r2, r3
 800bfa2:	89bb      	ldrh	r3, [r7, #12]
 800bfa4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bfa8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bfac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bfb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	8013      	strh	r3, [r2, #0]
 800bfb8:	e04b      	b.n	800c052 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	781b      	ldrb	r3, [r3, #0]
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	4413      	add	r3, r2
 800bfc4:	881b      	ldrh	r3, [r3, #0]
 800bfc6:	82fb      	strh	r3, [r7, #22]
 800bfc8:	8afb      	ldrh	r3, [r7, #22]
 800bfca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d01b      	beq.n	800c00a <USB_EPClearStall+0x106>
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	4413      	add	r3, r2
 800bfdc:	881b      	ldrh	r3, [r3, #0]
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bfe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bfe8:	82bb      	strh	r3, [r7, #20]
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	009b      	lsls	r3, r3, #2
 800bff2:	441a      	add	r2, r3
 800bff4:	8abb      	ldrh	r3, [r7, #20]
 800bff6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bffa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bffe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c006:	b29b      	uxth	r3, r3
 800c008:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	781b      	ldrb	r3, [r3, #0]
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	4413      	add	r3, r2
 800c014:	881b      	ldrh	r3, [r3, #0]
 800c016:	b29b      	uxth	r3, r3
 800c018:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c01c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c020:	827b      	strh	r3, [r7, #18]
 800c022:	8a7b      	ldrh	r3, [r7, #18]
 800c024:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c028:	827b      	strh	r3, [r7, #18]
 800c02a:	8a7b      	ldrh	r3, [r7, #18]
 800c02c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c030:	827b      	strh	r3, [r7, #18]
 800c032:	687a      	ldr	r2, [r7, #4]
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	781b      	ldrb	r3, [r3, #0]
 800c038:	009b      	lsls	r3, r3, #2
 800c03a:	441a      	add	r2, r3
 800c03c:	8a7b      	ldrh	r3, [r7, #18]
 800c03e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c042:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c04a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c04e:	b29b      	uxth	r3, r3
 800c050:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800c052:	2300      	movs	r3, #0
}
 800c054:	4618      	mov	r0, r3
 800c056:	371c      	adds	r7, #28
 800c058:	46bd      	mov	sp, r7
 800c05a:	bc80      	pop	{r7}
 800c05c:	4770      	bx	lr

0800c05e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c05e:	b480      	push	{r7}
 800c060:	b083      	sub	sp, #12
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
 800c066:	460b      	mov	r3, r1
 800c068:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c06a:	78fb      	ldrb	r3, [r7, #3]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d103      	bne.n	800c078 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2280      	movs	r2, #128	; 0x80
 800c074:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	370c      	adds	r7, #12
 800c07e:	46bd      	mov	sp, r7
 800c080:	bc80      	pop	{r7}
 800c082:	4770      	bx	lr

0800c084 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c084:	b480      	push	{r7}
 800c086:	b083      	sub	sp, #12
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c08c:	2300      	movs	r3, #0
}
 800c08e:	4618      	mov	r0, r3
 800c090:	370c      	adds	r7, #12
 800c092:	46bd      	mov	sp, r7
 800c094:	bc80      	pop	{r7}
 800c096:	4770      	bx	lr

0800c098 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3714      	adds	r7, #20
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bc80      	pop	{r7}
 800c0b4:	4770      	bx	lr

0800c0b6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c0b6:	b480      	push	{r7}
 800c0b8:	b08d      	sub	sp, #52	; 0x34
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	60f8      	str	r0, [r7, #12]
 800c0be:	60b9      	str	r1, [r7, #8]
 800c0c0:	4611      	mov	r1, r2
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	80fb      	strh	r3, [r7, #6]
 800c0c8:	4613      	mov	r3, r2
 800c0ca:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c0cc:	88bb      	ldrh	r3, [r7, #4]
 800c0ce:	3301      	adds	r3, #1
 800c0d0:	085b      	lsrs	r3, r3, #1
 800c0d2:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c0dc:	88fb      	ldrh	r3, [r7, #6]
 800c0de:	005a      	lsls	r2, r3, #1
 800c0e0:	69fb      	ldr	r3, [r7, #28]
 800c0e2:	4413      	add	r3, r2
 800c0e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c0e8:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800c0ea:	6a3b      	ldr	r3, [r7, #32]
 800c0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c0ee:	e01e      	b.n	800c12e <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800c0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800c0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	b29b      	uxth	r3, r3
 800c102:	021b      	lsls	r3, r3, #8
 800c104:	b29b      	uxth	r3, r3
 800c106:	461a      	mov	r2, r3
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	4313      	orrs	r3, r2
 800c10c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	b29a      	uxth	r2, r3
 800c112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c114:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c118:	3302      	adds	r3, #2
 800c11a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800c11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c11e:	3302      	adds	r3, #2
 800c120:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800c122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c124:	3301      	adds	r3, #1
 800c126:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800c128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c12a:	3b01      	subs	r3, #1
 800c12c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c130:	2b00      	cmp	r3, #0
 800c132:	d1dd      	bne.n	800c0f0 <USB_WritePMA+0x3a>
  }
}
 800c134:	bf00      	nop
 800c136:	bf00      	nop
 800c138:	3734      	adds	r7, #52	; 0x34
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bc80      	pop	{r7}
 800c13e:	4770      	bx	lr

0800c140 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c140:	b480      	push	{r7}
 800c142:	b08b      	sub	sp, #44	; 0x2c
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	4611      	mov	r1, r2
 800c14c:	461a      	mov	r2, r3
 800c14e:	460b      	mov	r3, r1
 800c150:	80fb      	strh	r3, [r7, #6]
 800c152:	4613      	mov	r3, r2
 800c154:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c156:	88bb      	ldrh	r3, [r7, #4]
 800c158:	085b      	lsrs	r3, r3, #1
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c166:	88fb      	ldrh	r3, [r7, #6]
 800c168:	005a      	lsls	r2, r3, #1
 800c16a:	697b      	ldr	r3, [r7, #20]
 800c16c:	4413      	add	r3, r2
 800c16e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c172:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800c174:	69bb      	ldr	r3, [r7, #24]
 800c176:	627b      	str	r3, [r7, #36]	; 0x24
 800c178:	e01b      	b.n	800c1b2 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800c17a:	6a3b      	ldr	r3, [r7, #32]
 800c17c:	881b      	ldrh	r3, [r3, #0]
 800c17e:	b29b      	uxth	r3, r3
 800c180:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c182:	6a3b      	ldr	r3, [r7, #32]
 800c184:	3302      	adds	r3, #2
 800c186:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	b2da      	uxtb	r2, r3
 800c18c:	69fb      	ldr	r3, [r7, #28]
 800c18e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	3301      	adds	r3, #1
 800c194:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	0a1b      	lsrs	r3, r3, #8
 800c19a:	b2da      	uxtb	r2, r3
 800c19c:	69fb      	ldr	r3, [r7, #28]
 800c19e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c1a0:	69fb      	ldr	r3, [r7, #28]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800c1a6:	6a3b      	ldr	r3, [r7, #32]
 800c1a8:	3302      	adds	r3, #2
 800c1aa:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800c1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1ae:	3b01      	subs	r3, #1
 800c1b0:	627b      	str	r3, [r7, #36]	; 0x24
 800c1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1e0      	bne.n	800c17a <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800c1b8:	88bb      	ldrh	r3, [r7, #4]
 800c1ba:	f003 0301 	and.w	r3, r3, #1
 800c1be:	b29b      	uxth	r3, r3
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d007      	beq.n	800c1d4 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800c1c4:	6a3b      	ldr	r3, [r7, #32]
 800c1c6:	881b      	ldrh	r3, [r3, #0]
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	b2da      	uxtb	r2, r3
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	701a      	strb	r2, [r3, #0]
  }
}
 800c1d4:	bf00      	nop
 800c1d6:	372c      	adds	r7, #44	; 0x2c
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bc80      	pop	{r7}
 800c1dc:	4770      	bx	lr

0800c1de <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c1de:	b580      	push	{r7, lr}
 800c1e0:	b084      	sub	sp, #16
 800c1e2:	af00      	add	r7, sp, #0
 800c1e4:	6078      	str	r0, [r7, #4]
 800c1e6:	460b      	mov	r3, r1
 800c1e8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	7c1b      	ldrb	r3, [r3, #16]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d115      	bne.n	800c222 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c1f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c1fa:	2202      	movs	r2, #2
 800c1fc:	2181      	movs	r1, #129	; 0x81
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f001 fe75 	bl	800deee <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2201      	movs	r2, #1
 800c208:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c20a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c20e:	2202      	movs	r2, #2
 800c210:	2101      	movs	r1, #1
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f001 fe6b 	bl	800deee <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2201      	movs	r2, #1
 800c21c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800c220:	e012      	b.n	800c248 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c222:	2340      	movs	r3, #64	; 0x40
 800c224:	2202      	movs	r2, #2
 800c226:	2181      	movs	r1, #129	; 0x81
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f001 fe60 	bl	800deee <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2201      	movs	r2, #1
 800c232:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c234:	2340      	movs	r3, #64	; 0x40
 800c236:	2202      	movs	r2, #2
 800c238:	2101      	movs	r1, #1
 800c23a:	6878      	ldr	r0, [r7, #4]
 800c23c:	f001 fe57 	bl	800deee <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2201      	movs	r2, #1
 800c244:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c248:	2308      	movs	r3, #8
 800c24a:	2203      	movs	r2, #3
 800c24c:	2182      	movs	r1, #130	; 0x82
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f001 fe4d 	bl	800deee <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2201      	movs	r2, #1
 800c258:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800c25a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c25e:	f001 ff6d 	bl	800e13c <USBD_static_malloc>
 800c262:	4602      	mov	r2, r0
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c270:	2b00      	cmp	r3, #0
 800c272:	d102      	bne.n	800c27a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800c274:	2301      	movs	r3, #1
 800c276:	73fb      	strb	r3, [r7, #15]
 800c278:	e026      	b.n	800c2c8 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c280:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	2200      	movs	r2, #0
 800c290:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	2200      	movs	r2, #0
 800c298:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	7c1b      	ldrb	r3, [r3, #16]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d109      	bne.n	800c2b8 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c2aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c2ae:	2101      	movs	r1, #1
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f001 ff0d 	bl	800e0d0 <USBD_LL_PrepareReceive>
 800c2b6:	e007      	b.n	800c2c8 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c2be:	2340      	movs	r3, #64	; 0x40
 800c2c0:	2101      	movs	r1, #1
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f001 ff04 	bl	800e0d0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800c2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	3710      	adds	r7, #16
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}

0800c2d2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c2d2:	b580      	push	{r7, lr}
 800c2d4:	b084      	sub	sp, #16
 800c2d6:	af00      	add	r7, sp, #0
 800c2d8:	6078      	str	r0, [r7, #4]
 800c2da:	460b      	mov	r3, r1
 800c2dc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c2e2:	2181      	movs	r1, #129	; 0x81
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f001 fe28 	bl	800df3a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c2f0:	2101      	movs	r1, #1
 800c2f2:	6878      	ldr	r0, [r7, #4]
 800c2f4:	f001 fe21 	bl	800df3a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c300:	2182      	movs	r1, #130	; 0x82
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f001 fe19 	bl	800df3a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c314:	2b00      	cmp	r3, #0
 800c316:	d00e      	beq.n	800c336 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c31e:	685b      	ldr	r3, [r3, #4]
 800c320:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c328:	4618      	mov	r0, r3
 800c32a:	f001 ff13 	bl	800e154 <USBD_static_free>
    pdev->pClassData = NULL;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2200      	movs	r2, #0
 800c332:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800c336:	7bfb      	ldrb	r3, [r7, #15]
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3710      	adds	r7, #16
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b086      	sub	sp, #24
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c350:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c352:	2300      	movs	r3, #0
 800c354:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800c356:	2300      	movs	r3, #0
 800c358:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800c35a:	2300      	movs	r3, #0
 800c35c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c366:	2b00      	cmp	r3, #0
 800c368:	d039      	beq.n	800c3de <USBD_CDC_Setup+0x9e>
 800c36a:	2b20      	cmp	r3, #32
 800c36c:	d17f      	bne.n	800c46e <USBD_CDC_Setup+0x12e>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	88db      	ldrh	r3, [r3, #6]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d029      	beq.n	800c3ca <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	781b      	ldrb	r3, [r3, #0]
 800c37a:	b25b      	sxtb	r3, r3
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	da11      	bge.n	800c3a4 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	683a      	ldr	r2, [r7, #0]
 800c38a:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800c38c:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c38e:	683a      	ldr	r2, [r7, #0]
 800c390:	88d2      	ldrh	r2, [r2, #6]
 800c392:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c394:	6939      	ldr	r1, [r7, #16]
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	88db      	ldrh	r3, [r3, #6]
 800c39a:	461a      	mov	r2, r3
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	f001 f994 	bl	800d6ca <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800c3a2:	e06b      	b.n	800c47c <USBD_CDC_Setup+0x13c>
        hcdc->CmdOpCode = req->bRequest;
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	785a      	ldrb	r2, [r3, #1]
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	88db      	ldrh	r3, [r3, #6]
 800c3b2:	b2da      	uxtb	r2, r3
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c3ba:	6939      	ldr	r1, [r7, #16]
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	88db      	ldrh	r3, [r3, #6]
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	6878      	ldr	r0, [r7, #4]
 800c3c4:	f001 f9af 	bl	800d726 <USBD_CtlPrepareRx>
    break;
 800c3c8:	e058      	b.n	800c47c <USBD_CDC_Setup+0x13c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3d0:	689b      	ldr	r3, [r3, #8]
 800c3d2:	683a      	ldr	r2, [r7, #0]
 800c3d4:	7850      	ldrb	r0, [r2, #1]
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	6839      	ldr	r1, [r7, #0]
 800c3da:	4798      	blx	r3
    break;
 800c3dc:	e04e      	b.n	800c47c <USBD_CDC_Setup+0x13c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	785b      	ldrb	r3, [r3, #1]
 800c3e2:	2b0b      	cmp	r3, #11
 800c3e4:	d02e      	beq.n	800c444 <USBD_CDC_Setup+0x104>
 800c3e6:	2b0b      	cmp	r3, #11
 800c3e8:	dc38      	bgt.n	800c45c <USBD_CDC_Setup+0x11c>
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d002      	beq.n	800c3f4 <USBD_CDC_Setup+0xb4>
 800c3ee:	2b0a      	cmp	r3, #10
 800c3f0:	d014      	beq.n	800c41c <USBD_CDC_Setup+0xdc>
 800c3f2:	e033      	b.n	800c45c <USBD_CDC_Setup+0x11c>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c3fa:	2b03      	cmp	r3, #3
 800c3fc:	d107      	bne.n	800c40e <USBD_CDC_Setup+0xce>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800c3fe:	f107 030c 	add.w	r3, r7, #12
 800c402:	2202      	movs	r2, #2
 800c404:	4619      	mov	r1, r3
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f001 f95f 	bl	800d6ca <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800c40c:	e02e      	b.n	800c46c <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800c40e:	6839      	ldr	r1, [r7, #0]
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f001 f8f0 	bl	800d5f6 <USBD_CtlError>
			  ret = USBD_FAIL;
 800c416:	2302      	movs	r3, #2
 800c418:	75fb      	strb	r3, [r7, #23]
      break;
 800c41a:	e027      	b.n	800c46c <USBD_CDC_Setup+0x12c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c422:	2b03      	cmp	r3, #3
 800c424:	d107      	bne.n	800c436 <USBD_CDC_Setup+0xf6>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800c426:	f107 030f 	add.w	r3, r7, #15
 800c42a:	2201      	movs	r2, #1
 800c42c:	4619      	mov	r1, r3
 800c42e:	6878      	ldr	r0, [r7, #4]
 800c430:	f001 f94b 	bl	800d6ca <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800c434:	e01a      	b.n	800c46c <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800c436:	6839      	ldr	r1, [r7, #0]
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f001 f8dc 	bl	800d5f6 <USBD_CtlError>
			  ret = USBD_FAIL;
 800c43e:	2302      	movs	r3, #2
 800c440:	75fb      	strb	r3, [r7, #23]
      break;
 800c442:	e013      	b.n	800c46c <USBD_CDC_Setup+0x12c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c44a:	2b03      	cmp	r3, #3
 800c44c:	d00d      	beq.n	800c46a <USBD_CDC_Setup+0x12a>
      {
        USBD_CtlError (pdev, req);
 800c44e:	6839      	ldr	r1, [r7, #0]
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f001 f8d0 	bl	800d5f6 <USBD_CtlError>
			  ret = USBD_FAIL;
 800c456:	2302      	movs	r3, #2
 800c458:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800c45a:	e006      	b.n	800c46a <USBD_CDC_Setup+0x12a>

    default:
      USBD_CtlError (pdev, req);
 800c45c:	6839      	ldr	r1, [r7, #0]
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f001 f8c9 	bl	800d5f6 <USBD_CtlError>
      ret = USBD_FAIL;
 800c464:	2302      	movs	r3, #2
 800c466:	75fb      	strb	r3, [r7, #23]
      break;
 800c468:	e000      	b.n	800c46c <USBD_CDC_Setup+0x12c>
      break;
 800c46a:	bf00      	nop
    }
    break;
 800c46c:	e006      	b.n	800c47c <USBD_CDC_Setup+0x13c>

  default:
    USBD_CtlError (pdev, req);
 800c46e:	6839      	ldr	r1, [r7, #0]
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f001 f8c0 	bl	800d5f6 <USBD_CtlError>
    ret = USBD_FAIL;
 800c476:	2302      	movs	r3, #2
 800c478:	75fb      	strb	r3, [r7, #23]
    break;
 800c47a:	bf00      	nop
  }

  return ret;
 800c47c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3718      	adds	r7, #24
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}

0800c486 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c486:	b580      	push	{r7, lr}
 800c488:	b084      	sub	sp, #16
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	6078      	str	r0, [r7, #4]
 800c48e:	460b      	mov	r3, r1
 800c490:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c498:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c4a0:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d03a      	beq.n	800c522 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c4ac:	78fa      	ldrb	r2, [r7, #3]
 800c4ae:	6879      	ldr	r1, [r7, #4]
 800c4b0:	4613      	mov	r3, r2
 800c4b2:	009b      	lsls	r3, r3, #2
 800c4b4:	4413      	add	r3, r2
 800c4b6:	009b      	lsls	r3, r3, #2
 800c4b8:	440b      	add	r3, r1
 800c4ba:	331c      	adds	r3, #28
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d029      	beq.n	800c516 <USBD_CDC_DataIn+0x90>
 800c4c2:	78fa      	ldrb	r2, [r7, #3]
 800c4c4:	6879      	ldr	r1, [r7, #4]
 800c4c6:	4613      	mov	r3, r2
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	4413      	add	r3, r2
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	440b      	add	r3, r1
 800c4d0:	331c      	adds	r3, #28
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	78f9      	ldrb	r1, [r7, #3]
 800c4d6:	68b8      	ldr	r0, [r7, #8]
 800c4d8:	460b      	mov	r3, r1
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	440b      	add	r3, r1
 800c4de:	00db      	lsls	r3, r3, #3
 800c4e0:	4403      	add	r3, r0
 800c4e2:	3338      	adds	r3, #56	; 0x38
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	fbb2 f1f3 	udiv	r1, r2, r3
 800c4ea:	fb01 f303 	mul.w	r3, r1, r3
 800c4ee:	1ad3      	subs	r3, r2, r3
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d110      	bne.n	800c516 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800c4f4:	78fa      	ldrb	r2, [r7, #3]
 800c4f6:	6879      	ldr	r1, [r7, #4]
 800c4f8:	4613      	mov	r3, r2
 800c4fa:	009b      	lsls	r3, r3, #2
 800c4fc:	4413      	add	r3, r2
 800c4fe:	009b      	lsls	r3, r3, #2
 800c500:	440b      	add	r3, r1
 800c502:	331c      	adds	r3, #28
 800c504:	2200      	movs	r2, #0
 800c506:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800c508:	78f9      	ldrb	r1, [r7, #3]
 800c50a:	2300      	movs	r3, #0
 800c50c:	2200      	movs	r2, #0
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f001 fdbb 	bl	800e08a <USBD_LL_Transmit>
 800c514:	e003      	b.n	800c51e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	2200      	movs	r2, #0
 800c51a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800c51e:	2300      	movs	r3, #0
 800c520:	e000      	b.n	800c524 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800c522:	2302      	movs	r3, #2
  }
}
 800c524:	4618      	mov	r0, r3
 800c526:	3710      	adds	r7, #16
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
 800c534:	460b      	mov	r3, r1
 800c536:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c53e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800c540:	78fb      	ldrb	r3, [r7, #3]
 800c542:	4619      	mov	r1, r3
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f001 fde6 	bl	800e116 <USBD_LL_GetRxDataSize>
 800c54a:	4602      	mov	r2, r0
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d00d      	beq.n	800c578 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c56a:	68fa      	ldr	r2, [r7, #12]
 800c56c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c570:	4611      	mov	r1, r2
 800c572:	4798      	blx	r3

    return USBD_OK;
 800c574:	2300      	movs	r3, #0
 800c576:	e000      	b.n	800c57a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800c578:	2302      	movs	r3, #2
  }
}
 800c57a:	4618      	mov	r0, r3
 800c57c:	3710      	adds	r7, #16
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}

0800c582 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800c582:	b580      	push	{r7, lr}
 800c584:	b084      	sub	sp, #16
 800c586:	af00      	add	r7, sp, #0
 800c588:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c590:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d015      	beq.n	800c5c8 <USBD_CDC_EP0_RxReady+0x46>
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c5a2:	2bff      	cmp	r3, #255	; 0xff
 800c5a4:	d010      	beq.n	800c5c8 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c5ac:	689b      	ldr	r3, [r3, #8]
 800c5ae:	68fa      	ldr	r2, [r7, #12]
 800c5b0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800c5b4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c5b6:	68fa      	ldr	r2, [r7, #12]
 800c5b8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c5bc:	b292      	uxth	r2, r2
 800c5be:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	22ff      	movs	r2, #255	; 0xff
 800c5c4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800c5c8:	2300      	movs	r3, #0
}
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	3710      	adds	r7, #16
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}
	...

0800c5d4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	b083      	sub	sp, #12
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2243      	movs	r2, #67	; 0x43
 800c5e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800c5e2:	4b03      	ldr	r3, [pc, #12]	; (800c5f0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	370c      	adds	r7, #12
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	bc80      	pop	{r7}
 800c5ec:	4770      	bx	lr
 800c5ee:	bf00      	nop
 800c5f0:	2000072c 	.word	0x2000072c

0800c5f4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b083      	sub	sp, #12
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2243      	movs	r2, #67	; 0x43
 800c600:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800c602:	4b03      	ldr	r3, [pc, #12]	; (800c610 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c604:	4618      	mov	r0, r3
 800c606:	370c      	adds	r7, #12
 800c608:	46bd      	mov	sp, r7
 800c60a:	bc80      	pop	{r7}
 800c60c:	4770      	bx	lr
 800c60e:	bf00      	nop
 800c610:	200006e8 	.word	0x200006e8

0800c614 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2243      	movs	r2, #67	; 0x43
 800c620:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800c622:	4b03      	ldr	r3, [pc, #12]	; (800c630 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c624:	4618      	mov	r0, r3
 800c626:	370c      	adds	r7, #12
 800c628:	46bd      	mov	sp, r7
 800c62a:	bc80      	pop	{r7}
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	20000770 	.word	0x20000770

0800c634 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800c634:	b480      	push	{r7}
 800c636:	b083      	sub	sp, #12
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	220a      	movs	r2, #10
 800c640:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800c642:	4b03      	ldr	r3, [pc, #12]	; (800c650 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c644:	4618      	mov	r0, r3
 800c646:	370c      	adds	r7, #12
 800c648:	46bd      	mov	sp, r7
 800c64a:	bc80      	pop	{r7}
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	200006a4 	.word	0x200006a4

0800c654 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800c654:	b480      	push	{r7}
 800c656:	b085      	sub	sp, #20
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
 800c65c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800c65e:	2302      	movs	r3, #2
 800c660:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d005      	beq.n	800c674 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	683a      	ldr	r2, [r7, #0]
 800c66c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800c670:	2300      	movs	r3, #0
 800c672:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c674:	7bfb      	ldrb	r3, [r7, #15]
}
 800c676:	4618      	mov	r0, r3
 800c678:	3714      	adds	r7, #20
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bc80      	pop	{r7}
 800c67e:	4770      	bx	lr

0800c680 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800c680:	b480      	push	{r7}
 800c682:	b087      	sub	sp, #28
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	4613      	mov	r3, r2
 800c68c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c694:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c696:	697b      	ldr	r3, [r7, #20]
 800c698:	68ba      	ldr	r2, [r7, #8]
 800c69a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c69e:	88fa      	ldrh	r2, [r7, #6]
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800c6a6:	2300      	movs	r3, #0
}
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	371c      	adds	r7, #28
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bc80      	pop	{r7}
 800c6b0:	4770      	bx	lr

0800c6b2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800c6b2:	b480      	push	{r7}
 800c6b4:	b085      	sub	sp, #20
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	6078      	str	r0, [r7, #4]
 800c6ba:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c6c2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	683a      	ldr	r2, [r7, #0]
 800c6c8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800c6cc:	2300      	movs	r3, #0
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3714      	adds	r7, #20
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bc80      	pop	{r7}
 800c6d6:	4770      	bx	lr

0800c6d8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b084      	sub	sp, #16
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c6e6:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d01c      	beq.n	800c72c <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d115      	bne.n	800c728 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2201      	movs	r2, #1
 800c700:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c71a:	b29b      	uxth	r3, r3
 800c71c:	2181      	movs	r1, #129	; 0x81
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f001 fcb3 	bl	800e08a <USBD_LL_Transmit>

      return USBD_OK;
 800c724:	2300      	movs	r3, #0
 800c726:	e002      	b.n	800c72e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800c728:	2301      	movs	r3, #1
 800c72a:	e000      	b.n	800c72e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800c72c:	2302      	movs	r3, #2
  }
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3710      	adds	r7, #16
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}

0800c736 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c736:	b580      	push	{r7, lr}
 800c738:	b084      	sub	sp, #16
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c744:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d017      	beq.n	800c780 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	7c1b      	ldrb	r3, [r3, #16]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d109      	bne.n	800c76c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c75e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c762:	2101      	movs	r1, #1
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f001 fcb3 	bl	800e0d0 <USBD_LL_PrepareReceive>
 800c76a:	e007      	b.n	800c77c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c772:	2340      	movs	r3, #64	; 0x40
 800c774:	2101      	movs	r1, #1
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f001 fcaa 	bl	800e0d0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c77c:	2300      	movs	r3, #0
 800c77e:	e000      	b.n	800c782 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800c780:	2302      	movs	r3, #2
  }
}
 800c782:	4618      	mov	r0, r3
 800c784:	3710      	adds	r7, #16
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}

0800c78a <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b084      	sub	sp, #16
 800c78e:	af00      	add	r7, sp, #0
 800c790:	60f8      	str	r0, [r7, #12]
 800c792:	60b9      	str	r1, [r7, #8]
 800c794:	4613      	mov	r3, r2
 800c796:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d101      	bne.n	800c7a2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c79e:	2302      	movs	r3, #2
 800c7a0:	e01a      	b.n	800c7d8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d003      	beq.n	800c7b4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d003      	beq.n	800c7c2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	68ba      	ldr	r2, [r7, #8]
 800c7be:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2201      	movs	r2, #1
 800c7c6:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	79fa      	ldrb	r2, [r7, #7]
 800c7ce:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c7d0:	68f8      	ldr	r0, [r7, #12]
 800c7d2:	f001 fb17 	bl	800de04 <USBD_LL_Init>

  return USBD_OK;
 800c7d6:	2300      	movs	r3, #0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3710      	adds	r7, #16
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b085      	sub	sp, #20
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d006      	beq.n	800c802 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	683a      	ldr	r2, [r7, #0]
 800c7f8:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	73fb      	strb	r3, [r7, #15]
 800c800:	e001      	b.n	800c806 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c802:	2302      	movs	r3, #2
 800c804:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c806:	7bfb      	ldrb	r3, [r7, #15]
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3714      	adds	r7, #20
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bc80      	pop	{r7}
 800c810:	4770      	bx	lr

0800c812 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800c812:	b580      	push	{r7, lr}
 800c814:	b082      	sub	sp, #8
 800c816:	af00      	add	r7, sp, #0
 800c818:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f001 fb4c 	bl	800deb8 <USBD_LL_Start>

  return USBD_OK;
 800c820:	2300      	movs	r3, #0
}
 800c822:	4618      	mov	r0, r3
 800c824:	3708      	adds	r7, #8
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}

0800c82a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800c82a:	b480      	push	{r7}
 800c82c:	b083      	sub	sp, #12
 800c82e:	af00      	add	r7, sp, #0
 800c830:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c832:	2300      	movs	r3, #0
}
 800c834:	4618      	mov	r0, r3
 800c836:	370c      	adds	r7, #12
 800c838:	46bd      	mov	sp, r7
 800c83a:	bc80      	pop	{r7}
 800c83c:	4770      	bx	lr

0800c83e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c83e:	b580      	push	{r7, lr}
 800c840:	b084      	sub	sp, #16
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
 800c846:	460b      	mov	r3, r1
 800c848:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800c84a:	2302      	movs	r3, #2
 800c84c:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c854:	2b00      	cmp	r3, #0
 800c856:	d00c      	beq.n	800c872 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	78fa      	ldrb	r2, [r7, #3]
 800c862:	4611      	mov	r1, r2
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	4798      	blx	r3
 800c868:	4603      	mov	r3, r0
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d101      	bne.n	800c872 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c86e:	2300      	movs	r3, #0
 800c870:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c872:	7bfb      	ldrb	r3, [r7, #15]
}
 800c874:	4618      	mov	r0, r3
 800c876:	3710      	adds	r7, #16
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b082      	sub	sp, #8
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	460b      	mov	r3, r1
 800c886:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c88e:	685b      	ldr	r3, [r3, #4]
 800c890:	78fa      	ldrb	r2, [r7, #3]
 800c892:	4611      	mov	r1, r2
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	4798      	blx	r3
  return USBD_OK;
 800c898:	2300      	movs	r3, #0
}
 800c89a:	4618      	mov	r0, r3
 800c89c:	3708      	adds	r7, #8
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}

0800c8a2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c8a2:	b580      	push	{r7, lr}
 800c8a4:	b082      	sub	sp, #8
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	6078      	str	r0, [r7, #4]
 800c8aa:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c8b2:	6839      	ldr	r1, [r7, #0]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f000 fe62 	bl	800d57e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2201      	movs	r2, #1
 800c8be:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800c8c8:	461a      	mov	r2, r3
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800c8d6:	f003 031f 	and.w	r3, r3, #31
 800c8da:	2b02      	cmp	r3, #2
 800c8dc:	d016      	beq.n	800c90c <USBD_LL_SetupStage+0x6a>
 800c8de:	2b02      	cmp	r3, #2
 800c8e0:	d81c      	bhi.n	800c91c <USBD_LL_SetupStage+0x7a>
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d002      	beq.n	800c8ec <USBD_LL_SetupStage+0x4a>
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d008      	beq.n	800c8fc <USBD_LL_SetupStage+0x5a>
 800c8ea:	e017      	b.n	800c91c <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 f9c5 	bl	800cc84 <USBD_StdDevReq>
    break;
 800c8fa:	e01a      	b.n	800c932 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c902:	4619      	mov	r1, r3
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 fa27 	bl	800cd58 <USBD_StdItfReq>
    break;
 800c90a:	e012      	b.n	800c932 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c912:	4619      	mov	r1, r3
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f000 fa67 	bl	800cde8 <USBD_StdEPReq>
    break;
 800c91a:	e00a      	b.n	800c932 <USBD_LL_SetupStage+0x90>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800c922:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c926:	b2db      	uxtb	r3, r3
 800c928:	4619      	mov	r1, r3
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f001 fb24 	bl	800df78 <USBD_LL_StallEP>
    break;
 800c930:	bf00      	nop
  }

  return USBD_OK;
 800c932:	2300      	movs	r3, #0
}
 800c934:	4618      	mov	r0, r3
 800c936:	3708      	adds	r7, #8
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}

0800c93c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b086      	sub	sp, #24
 800c940:	af00      	add	r7, sp, #0
 800c942:	60f8      	str	r0, [r7, #12]
 800c944:	460b      	mov	r3, r1
 800c946:	607a      	str	r2, [r7, #4]
 800c948:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800c94a:	7afb      	ldrb	r3, [r7, #11]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d14b      	bne.n	800c9e8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800c956:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800c95e:	2b03      	cmp	r3, #3
 800c960:	d134      	bne.n	800c9cc <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	68da      	ldr	r2, [r3, #12]
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	691b      	ldr	r3, [r3, #16]
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d919      	bls.n	800c9a2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	68da      	ldr	r2, [r3, #12]
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	691b      	ldr	r3, [r3, #16]
 800c976:	1ad2      	subs	r2, r2, r3
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	68da      	ldr	r2, [r3, #12]
 800c980:	697b      	ldr	r3, [r7, #20]
 800c982:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800c984:	429a      	cmp	r2, r3
 800c986:	d203      	bcs.n	800c990 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	e002      	b.n	800c996 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800c994:	b29b      	uxth	r3, r3
 800c996:	461a      	mov	r2, r3
 800c998:	6879      	ldr	r1, [r7, #4]
 800c99a:	68f8      	ldr	r0, [r7, #12]
 800c99c:	f000 fee1 	bl	800d762 <USBD_CtlContinueRx>
 800c9a0:	e038      	b.n	800ca14 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c9a8:	691b      	ldr	r3, [r3, #16]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d00a      	beq.n	800c9c4 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800c9b4:	2b03      	cmp	r3, #3
 800c9b6:	d105      	bne.n	800c9c4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c9be:	691b      	ldr	r3, [r3, #16]
 800c9c0:	68f8      	ldr	r0, [r7, #12]
 800c9c2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c9c4:	68f8      	ldr	r0, [r7, #12]
 800c9c6:	f000 fede 	bl	800d786 <USBD_CtlSendStatus>
 800c9ca:	e023      	b.n	800ca14 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800c9d2:	2b05      	cmp	r3, #5
 800c9d4:	d11e      	bne.n	800ca14 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800c9de:	2100      	movs	r1, #0
 800c9e0:	68f8      	ldr	r0, [r7, #12]
 800c9e2:	f001 fac9 	bl	800df78 <USBD_LL_StallEP>
 800c9e6:	e015      	b.n	800ca14 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c9ee:	699b      	ldr	r3, [r3, #24]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d00d      	beq.n	800ca10 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800c9fa:	2b03      	cmp	r3, #3
 800c9fc:	d108      	bne.n	800ca10 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ca04:	699b      	ldr	r3, [r3, #24]
 800ca06:	7afa      	ldrb	r2, [r7, #11]
 800ca08:	4611      	mov	r1, r2
 800ca0a:	68f8      	ldr	r0, [r7, #12]
 800ca0c:	4798      	blx	r3
 800ca0e:	e001      	b.n	800ca14 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ca10:	2302      	movs	r3, #2
 800ca12:	e000      	b.n	800ca16 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3718      	adds	r7, #24
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b086      	sub	sp, #24
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	60f8      	str	r0, [r7, #12]
 800ca26:	460b      	mov	r3, r1
 800ca28:	607a      	str	r2, [r7, #4]
 800ca2a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800ca2c:	7afb      	ldrb	r3, [r7, #11]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d17f      	bne.n	800cb32 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	3314      	adds	r3, #20
 800ca36:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800ca3e:	2b02      	cmp	r3, #2
 800ca40:	d15c      	bne.n	800cafc <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	68da      	ldr	r2, [r3, #12]
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	691b      	ldr	r3, [r3, #16]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	d915      	bls.n	800ca7a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	68da      	ldr	r2, [r3, #12]
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	691b      	ldr	r3, [r3, #16]
 800ca56:	1ad2      	subs	r2, r2, r3
 800ca58:	697b      	ldr	r3, [r7, #20]
 800ca5a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	b29b      	uxth	r3, r3
 800ca62:	461a      	mov	r2, r3
 800ca64:	6879      	ldr	r1, [r7, #4]
 800ca66:	68f8      	ldr	r0, [r7, #12]
 800ca68:	f000 fe4b 	bl	800d702 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	2200      	movs	r2, #0
 800ca70:	2100      	movs	r1, #0
 800ca72:	68f8      	ldr	r0, [r7, #12]
 800ca74:	f001 fb2c 	bl	800e0d0 <USBD_LL_PrepareReceive>
 800ca78:	e04e      	b.n	800cb18 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800ca7a:	697b      	ldr	r3, [r7, #20]
 800ca7c:	689b      	ldr	r3, [r3, #8]
 800ca7e:	697a      	ldr	r2, [r7, #20]
 800ca80:	6912      	ldr	r2, [r2, #16]
 800ca82:	fbb3 f1f2 	udiv	r1, r3, r2
 800ca86:	fb01 f202 	mul.w	r2, r1, r2
 800ca8a:	1a9b      	subs	r3, r3, r2
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d11c      	bne.n	800caca <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	689a      	ldr	r2, [r3, #8]
 800ca94:	697b      	ldr	r3, [r7, #20]
 800ca96:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d316      	bcc.n	800caca <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800ca9c:	697b      	ldr	r3, [r7, #20]
 800ca9e:	689a      	ldr	r2, [r3, #8]
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800caa6:	429a      	cmp	r2, r3
 800caa8:	d20f      	bcs.n	800caca <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800caaa:	2200      	movs	r2, #0
 800caac:	2100      	movs	r1, #0
 800caae:	68f8      	ldr	r0, [r7, #12]
 800cab0:	f000 fe27 	bl	800d702 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	2200      	movs	r2, #0
 800cab8:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800cabc:	2300      	movs	r3, #0
 800cabe:	2200      	movs	r2, #0
 800cac0:	2100      	movs	r1, #0
 800cac2:	68f8      	ldr	r0, [r7, #12]
 800cac4:	f001 fb04 	bl	800e0d0 <USBD_LL_PrepareReceive>
 800cac8:	e026      	b.n	800cb18 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d00a      	beq.n	800caec <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800cadc:	2b03      	cmp	r3, #3
 800cade:	d105      	bne.n	800caec <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cae6:	68db      	ldr	r3, [r3, #12]
 800cae8:	68f8      	ldr	r0, [r7, #12]
 800caea:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800caec:	2180      	movs	r1, #128	; 0x80
 800caee:	68f8      	ldr	r0, [r7, #12]
 800caf0:	f001 fa42 	bl	800df78 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800caf4:	68f8      	ldr	r0, [r7, #12]
 800caf6:	f000 fe59 	bl	800d7ac <USBD_CtlReceiveStatus>
 800cafa:	e00d      	b.n	800cb18 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800cb02:	2b04      	cmp	r3, #4
 800cb04:	d004      	beq.n	800cb10 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d103      	bne.n	800cb18 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800cb10:	2180      	movs	r1, #128	; 0x80
 800cb12:	68f8      	ldr	r0, [r7, #12]
 800cb14:	f001 fa30 	bl	800df78 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800cb1e:	2b01      	cmp	r3, #1
 800cb20:	d11d      	bne.n	800cb5e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800cb22:	68f8      	ldr	r0, [r7, #12]
 800cb24:	f7ff fe81 	bl	800c82a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800cb30:	e015      	b.n	800cb5e <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cb38:	695b      	ldr	r3, [r3, #20]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d00d      	beq.n	800cb5a <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800cb44:	2b03      	cmp	r3, #3
 800cb46:	d108      	bne.n	800cb5a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cb4e:	695b      	ldr	r3, [r3, #20]
 800cb50:	7afa      	ldrb	r2, [r7, #11]
 800cb52:	4611      	mov	r1, r2
 800cb54:	68f8      	ldr	r0, [r7, #12]
 800cb56:	4798      	blx	r3
 800cb58:	e001      	b.n	800cb5e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cb5a:	2302      	movs	r3, #2
 800cb5c:	e000      	b.n	800cb60 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800cb5e:	2300      	movs	r3, #0
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3718      	adds	r7, #24
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}

0800cb68 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cb70:	2340      	movs	r3, #64	; 0x40
 800cb72:	2200      	movs	r2, #0
 800cb74:	2100      	movs	r1, #0
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f001 f9b9 	bl	800deee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2201      	movs	r2, #1
 800cb80:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2240      	movs	r2, #64	; 0x40
 800cb88:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cb8c:	2340      	movs	r3, #64	; 0x40
 800cb8e:	2200      	movs	r2, #0
 800cb90:	2180      	movs	r1, #128	; 0x80
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f001 f9ab 	bl	800deee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2240      	movs	r2, #64	; 0x40
 800cba2:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2201      	movs	r2, #1
 800cba8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d009      	beq.n	800cbe0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	687a      	ldr	r2, [r7, #4]
 800cbd6:	6852      	ldr	r2, [r2, #4]
 800cbd8:	b2d2      	uxtb	r2, r2
 800cbda:	4611      	mov	r1, r2
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	4798      	blx	r3
  }

  return USBD_OK;
 800cbe0:	2300      	movs	r3, #0
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3708      	adds	r7, #8
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}

0800cbea <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800cbea:	b480      	push	{r7}
 800cbec:	b083      	sub	sp, #12
 800cbee:	af00      	add	r7, sp, #0
 800cbf0:	6078      	str	r0, [r7, #4]
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	78fa      	ldrb	r2, [r7, #3]
 800cbfa:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800cbfc:	2300      	movs	r3, #0
}
 800cbfe:	4618      	mov	r0, r3
 800cc00:	370c      	adds	r7, #12
 800cc02:	46bd      	mov	sp, r7
 800cc04:	bc80      	pop	{r7}
 800cc06:	4770      	bx	lr

0800cc08 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b083      	sub	sp, #12
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2204      	movs	r2, #4
 800cc20:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800cc24:	2300      	movs	r3, #0
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	370c      	adds	r7, #12
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bc80      	pop	{r7}
 800cc2e:	4770      	bx	lr

0800cc30 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b083      	sub	sp, #12
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800cc44:	2300      	movs	r3, #0
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	370c      	adds	r7, #12
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bc80      	pop	{r7}
 800cc4e:	4770      	bx	lr

0800cc50 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b082      	sub	sp, #8
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cc5e:	2b03      	cmp	r3, #3
 800cc60:	d10b      	bne.n	800cc7a <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc68:	69db      	ldr	r3, [r3, #28]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d005      	beq.n	800cc7a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc74:	69db      	ldr	r3, [r3, #28]
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800cc7a:	2300      	movs	r3, #0
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3708      	adds	r7, #8
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	781b      	ldrb	r3, [r3, #0]
 800cc96:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cc9a:	2b40      	cmp	r3, #64	; 0x40
 800cc9c:	d005      	beq.n	800ccaa <USBD_StdDevReq+0x26>
 800cc9e:	2b40      	cmp	r3, #64	; 0x40
 800cca0:	d84f      	bhi.n	800cd42 <USBD_StdDevReq+0xbe>
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d009      	beq.n	800ccba <USBD_StdDevReq+0x36>
 800cca6:	2b20      	cmp	r3, #32
 800cca8:	d14b      	bne.n	800cd42 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ccb0:	689b      	ldr	r3, [r3, #8]
 800ccb2:	6839      	ldr	r1, [r7, #0]
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	4798      	blx	r3
    break;
 800ccb8:	e048      	b.n	800cd4c <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	785b      	ldrb	r3, [r3, #1]
 800ccbe:	2b09      	cmp	r3, #9
 800ccc0:	d839      	bhi.n	800cd36 <USBD_StdDevReq+0xb2>
 800ccc2:	a201      	add	r2, pc, #4	; (adr r2, 800ccc8 <USBD_StdDevReq+0x44>)
 800ccc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccc8:	0800cd19 	.word	0x0800cd19
 800cccc:	0800cd2d 	.word	0x0800cd2d
 800ccd0:	0800cd37 	.word	0x0800cd37
 800ccd4:	0800cd23 	.word	0x0800cd23
 800ccd8:	0800cd37 	.word	0x0800cd37
 800ccdc:	0800ccfb 	.word	0x0800ccfb
 800cce0:	0800ccf1 	.word	0x0800ccf1
 800cce4:	0800cd37 	.word	0x0800cd37
 800cce8:	0800cd0f 	.word	0x0800cd0f
 800ccec:	0800cd05 	.word	0x0800cd05
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800ccf0:	6839      	ldr	r1, [r7, #0]
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f000 f9da 	bl	800d0ac <USBD_GetDescriptor>
      break;
 800ccf8:	e022      	b.n	800cd40 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800ccfa:	6839      	ldr	r1, [r7, #0]
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f000 facf 	bl	800d2a0 <USBD_SetAddress>
      break;
 800cd02:	e01d      	b.n	800cd40 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800cd04:	6839      	ldr	r1, [r7, #0]
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 fb0e 	bl	800d328 <USBD_SetConfig>
      break;
 800cd0c:	e018      	b.n	800cd40 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800cd0e:	6839      	ldr	r1, [r7, #0]
 800cd10:	6878      	ldr	r0, [r7, #4]
 800cd12:	f000 fb97 	bl	800d444 <USBD_GetConfig>
      break;
 800cd16:	e013      	b.n	800cd40 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800cd18:	6839      	ldr	r1, [r7, #0]
 800cd1a:	6878      	ldr	r0, [r7, #4]
 800cd1c:	f000 fbc7 	bl	800d4ae <USBD_GetStatus>
      break;
 800cd20:	e00e      	b.n	800cd40 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800cd22:	6839      	ldr	r1, [r7, #0]
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f000 fbf5 	bl	800d514 <USBD_SetFeature>
      break;
 800cd2a:	e009      	b.n	800cd40 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800cd2c:	6839      	ldr	r1, [r7, #0]
 800cd2e:	6878      	ldr	r0, [r7, #4]
 800cd30:	f000 fc04 	bl	800d53c <USBD_ClrFeature>
      break;
 800cd34:	e004      	b.n	800cd40 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800cd36:	6839      	ldr	r1, [r7, #0]
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f000 fc5c 	bl	800d5f6 <USBD_CtlError>
      break;
 800cd3e:	bf00      	nop
    }
    break;
 800cd40:	e004      	b.n	800cd4c <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800cd42:	6839      	ldr	r1, [r7, #0]
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f000 fc56 	bl	800d5f6 <USBD_CtlError>
    break;
 800cd4a:	bf00      	nop
  }

  return ret;
 800cd4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3710      	adds	r7, #16
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}
 800cd56:	bf00      	nop

0800cd58 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b084      	sub	sp, #16
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd62:	2300      	movs	r3, #0
 800cd64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	781b      	ldrb	r3, [r3, #0]
 800cd6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cd6e:	2b40      	cmp	r3, #64	; 0x40
 800cd70:	d005      	beq.n	800cd7e <USBD_StdItfReq+0x26>
 800cd72:	2b40      	cmp	r3, #64	; 0x40
 800cd74:	d82e      	bhi.n	800cdd4 <USBD_StdItfReq+0x7c>
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d001      	beq.n	800cd7e <USBD_StdItfReq+0x26>
 800cd7a:	2b20      	cmp	r3, #32
 800cd7c:	d12a      	bne.n	800cdd4 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cd84:	3b01      	subs	r3, #1
 800cd86:	2b02      	cmp	r3, #2
 800cd88:	d81d      	bhi.n	800cdc6 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	889b      	ldrh	r3, [r3, #4]
 800cd8e:	b2db      	uxtb	r3, r3
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d813      	bhi.n	800cdbc <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cd9a:	689b      	ldr	r3, [r3, #8]
 800cd9c:	6839      	ldr	r1, [r7, #0]
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	4798      	blx	r3
 800cda2:	4603      	mov	r3, r0
 800cda4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	88db      	ldrh	r3, [r3, #6]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d110      	bne.n	800cdd0 <USBD_StdItfReq+0x78>
 800cdae:	7bfb      	ldrb	r3, [r7, #15]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d10d      	bne.n	800cdd0 <USBD_StdItfReq+0x78>
        {
          USBD_CtlSendStatus(pdev);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 fce6 	bl	800d786 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800cdba:	e009      	b.n	800cdd0 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800cdbc:	6839      	ldr	r1, [r7, #0]
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f000 fc19 	bl	800d5f6 <USBD_CtlError>
      break;
 800cdc4:	e004      	b.n	800cdd0 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800cdc6:	6839      	ldr	r1, [r7, #0]
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 fc14 	bl	800d5f6 <USBD_CtlError>
      break;
 800cdce:	e000      	b.n	800cdd2 <USBD_StdItfReq+0x7a>
      break;
 800cdd0:	bf00      	nop
    }
    break;
 800cdd2:	e004      	b.n	800cdde <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800cdd4:	6839      	ldr	r1, [r7, #0]
 800cdd6:	6878      	ldr	r0, [r7, #4]
 800cdd8:	f000 fc0d 	bl	800d5f6 <USBD_CtlError>
    break;
 800cddc:	bf00      	nop
  }

  return USBD_OK;
 800cdde:	2300      	movs	r3, #0
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3710      	adds	r7, #16
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}

0800cde8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b084      	sub	sp, #16
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	889b      	ldrh	r3, [r3, #4]
 800cdfa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ce04:	2b40      	cmp	r3, #64	; 0x40
 800ce06:	d007      	beq.n	800ce18 <USBD_StdEPReq+0x30>
 800ce08:	2b40      	cmp	r3, #64	; 0x40
 800ce0a:	f200 8144 	bhi.w	800d096 <USBD_StdEPReq+0x2ae>
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d00a      	beq.n	800ce28 <USBD_StdEPReq+0x40>
 800ce12:	2b20      	cmp	r3, #32
 800ce14:	f040 813f 	bne.w	800d096 <USBD_StdEPReq+0x2ae>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	6839      	ldr	r1, [r7, #0]
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	4798      	blx	r3
    break;
 800ce26:	e13b      	b.n	800d0a0 <USBD_StdEPReq+0x2b8>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	781b      	ldrb	r3, [r3, #0]
 800ce2c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ce30:	2b20      	cmp	r3, #32
 800ce32:	d10a      	bne.n	800ce4a <USBD_StdEPReq+0x62>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ce3a:	689b      	ldr	r3, [r3, #8]
 800ce3c:	6839      	ldr	r1, [r7, #0]
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	4798      	blx	r3
 800ce42:	4603      	mov	r3, r0
 800ce44:	73fb      	strb	r3, [r7, #15]

      return ret;
 800ce46:	7bfb      	ldrb	r3, [r7, #15]
 800ce48:	e12b      	b.n	800d0a2 <USBD_StdEPReq+0x2ba>
    }

    switch (req->bRequest)
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	785b      	ldrb	r3, [r3, #1]
 800ce4e:	2b03      	cmp	r3, #3
 800ce50:	d007      	beq.n	800ce62 <USBD_StdEPReq+0x7a>
 800ce52:	2b03      	cmp	r3, #3
 800ce54:	f300 8119 	bgt.w	800d08a <USBD_StdEPReq+0x2a2>
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d072      	beq.n	800cf42 <USBD_StdEPReq+0x15a>
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d03a      	beq.n	800ced6 <USBD_StdEPReq+0xee>
 800ce60:	e113      	b.n	800d08a <USBD_StdEPReq+0x2a2>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ce68:	2b02      	cmp	r3, #2
 800ce6a:	d002      	beq.n	800ce72 <USBD_StdEPReq+0x8a>
 800ce6c:	2b03      	cmp	r3, #3
 800ce6e:	d015      	beq.n	800ce9c <USBD_StdEPReq+0xb4>
 800ce70:	e02b      	b.n	800ceca <USBD_StdEPReq+0xe2>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ce72:	7bbb      	ldrb	r3, [r7, #14]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d00c      	beq.n	800ce92 <USBD_StdEPReq+0xaa>
 800ce78:	7bbb      	ldrb	r3, [r7, #14]
 800ce7a:	2b80      	cmp	r3, #128	; 0x80
 800ce7c:	d009      	beq.n	800ce92 <USBD_StdEPReq+0xaa>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800ce7e:	7bbb      	ldrb	r3, [r7, #14]
 800ce80:	4619      	mov	r1, r3
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f001 f878 	bl	800df78 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800ce88:	2180      	movs	r1, #128	; 0x80
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f001 f874 	bl	800df78 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ce90:	e020      	b.n	800ced4 <USBD_StdEPReq+0xec>
          USBD_CtlError(pdev, req);
 800ce92:	6839      	ldr	r1, [r7, #0]
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 fbae 	bl	800d5f6 <USBD_CtlError>
        break;
 800ce9a:	e01b      	b.n	800ced4 <USBD_StdEPReq+0xec>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	885b      	ldrh	r3, [r3, #2]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d10e      	bne.n	800cec2 <USBD_StdEPReq+0xda>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cea4:	7bbb      	ldrb	r3, [r7, #14]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d00b      	beq.n	800cec2 <USBD_StdEPReq+0xda>
 800ceaa:	7bbb      	ldrb	r3, [r7, #14]
 800ceac:	2b80      	cmp	r3, #128	; 0x80
 800ceae:	d008      	beq.n	800cec2 <USBD_StdEPReq+0xda>
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	88db      	ldrh	r3, [r3, #6]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d104      	bne.n	800cec2 <USBD_StdEPReq+0xda>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800ceb8:	7bbb      	ldrb	r3, [r7, #14]
 800ceba:	4619      	mov	r1, r3
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f001 f85b 	bl	800df78 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f000 fc5f 	bl	800d786 <USBD_CtlSendStatus>

        break;
 800cec8:	e004      	b.n	800ced4 <USBD_StdEPReq+0xec>

      default:
        USBD_CtlError(pdev, req);
 800ceca:	6839      	ldr	r1, [r7, #0]
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f000 fb92 	bl	800d5f6 <USBD_CtlError>
        break;
 800ced2:	bf00      	nop
      }
      break;
 800ced4:	e0de      	b.n	800d094 <USBD_StdEPReq+0x2ac>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cedc:	2b02      	cmp	r3, #2
 800cede:	d002      	beq.n	800cee6 <USBD_StdEPReq+0xfe>
 800cee0:	2b03      	cmp	r3, #3
 800cee2:	d015      	beq.n	800cf10 <USBD_StdEPReq+0x128>
 800cee4:	e026      	b.n	800cf34 <USBD_StdEPReq+0x14c>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cee6:	7bbb      	ldrb	r3, [r7, #14]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d00c      	beq.n	800cf06 <USBD_StdEPReq+0x11e>
 800ceec:	7bbb      	ldrb	r3, [r7, #14]
 800ceee:	2b80      	cmp	r3, #128	; 0x80
 800cef0:	d009      	beq.n	800cf06 <USBD_StdEPReq+0x11e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800cef2:	7bbb      	ldrb	r3, [r7, #14]
 800cef4:	4619      	mov	r1, r3
 800cef6:	6878      	ldr	r0, [r7, #4]
 800cef8:	f001 f83e 	bl	800df78 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800cefc:	2180      	movs	r1, #128	; 0x80
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f001 f83a 	bl	800df78 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800cf04:	e01c      	b.n	800cf40 <USBD_StdEPReq+0x158>
          USBD_CtlError(pdev, req);
 800cf06:	6839      	ldr	r1, [r7, #0]
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f000 fb74 	bl	800d5f6 <USBD_CtlError>
        break;
 800cf0e:	e017      	b.n	800cf40 <USBD_StdEPReq+0x158>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	885b      	ldrh	r3, [r3, #2]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d112      	bne.n	800cf3e <USBD_StdEPReq+0x156>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800cf18:	7bbb      	ldrb	r3, [r7, #14]
 800cf1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d004      	beq.n	800cf2c <USBD_StdEPReq+0x144>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800cf22:	7bbb      	ldrb	r3, [r7, #14]
 800cf24:	4619      	mov	r1, r3
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f001 f845 	bl	800dfb6 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f000 fc2a 	bl	800d786 <USBD_CtlSendStatus>
        }
        break;
 800cf32:	e004      	b.n	800cf3e <USBD_StdEPReq+0x156>

      default:
        USBD_CtlError(pdev, req);
 800cf34:	6839      	ldr	r1, [r7, #0]
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f000 fb5d 	bl	800d5f6 <USBD_CtlError>
        break;
 800cf3c:	e000      	b.n	800cf40 <USBD_StdEPReq+0x158>
        break;
 800cf3e:	bf00      	nop
      }
      break;
 800cf40:	e0a8      	b.n	800d094 <USBD_StdEPReq+0x2ac>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cf48:	2b02      	cmp	r3, #2
 800cf4a:	d002      	beq.n	800cf52 <USBD_StdEPReq+0x16a>
 800cf4c:	2b03      	cmp	r3, #3
 800cf4e:	d031      	beq.n	800cfb4 <USBD_StdEPReq+0x1cc>
 800cf50:	e095      	b.n	800d07e <USBD_StdEPReq+0x296>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf52:	7bbb      	ldrb	r3, [r7, #14]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d007      	beq.n	800cf68 <USBD_StdEPReq+0x180>
 800cf58:	7bbb      	ldrb	r3, [r7, #14]
 800cf5a:	2b80      	cmp	r3, #128	; 0x80
 800cf5c:	d004      	beq.n	800cf68 <USBD_StdEPReq+0x180>
        {
          USBD_CtlError(pdev, req);
 800cf5e:	6839      	ldr	r1, [r7, #0]
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f000 fb48 	bl	800d5f6 <USBD_CtlError>
          break;
 800cf66:	e08f      	b.n	800d088 <USBD_StdEPReq+0x2a0>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800cf68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	da0b      	bge.n	800cf88 <USBD_StdEPReq+0x1a0>
 800cf70:	7bbb      	ldrb	r3, [r7, #14]
 800cf72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cf76:	4613      	mov	r3, r2
 800cf78:	009b      	lsls	r3, r3, #2
 800cf7a:	4413      	add	r3, r2
 800cf7c:	009b      	lsls	r3, r3, #2
 800cf7e:	3310      	adds	r3, #16
 800cf80:	687a      	ldr	r2, [r7, #4]
 800cf82:	4413      	add	r3, r2
 800cf84:	3304      	adds	r3, #4
 800cf86:	e00a      	b.n	800cf9e <USBD_StdEPReq+0x1b6>
          &pdev->ep_out[ep_addr & 0x7FU];
 800cf88:	7bbb      	ldrb	r3, [r7, #14]
 800cf8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800cf8e:	4613      	mov	r3, r2
 800cf90:	009b      	lsls	r3, r3, #2
 800cf92:	4413      	add	r3, r2
 800cf94:	009b      	lsls	r3, r3, #2
 800cf96:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800cf9a:	687a      	ldr	r2, [r7, #4]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	2202      	movs	r2, #2
 800cfaa:	4619      	mov	r1, r3
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f000 fb8c 	bl	800d6ca <USBD_CtlSendData>
          break;
 800cfb2:	e069      	b.n	800d088 <USBD_StdEPReq+0x2a0>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800cfb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	da11      	bge.n	800cfe0 <USBD_StdEPReq+0x1f8>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cfbc:	7bbb      	ldrb	r3, [r7, #14]
 800cfbe:	f003 020f 	and.w	r2, r3, #15
 800cfc2:	6879      	ldr	r1, [r7, #4]
 800cfc4:	4613      	mov	r3, r2
 800cfc6:	009b      	lsls	r3, r3, #2
 800cfc8:	4413      	add	r3, r2
 800cfca:	009b      	lsls	r3, r3, #2
 800cfcc:	440b      	add	r3, r1
 800cfce:	3318      	adds	r3, #24
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d117      	bne.n	800d006 <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800cfd6:	6839      	ldr	r1, [r7, #0]
 800cfd8:	6878      	ldr	r0, [r7, #4]
 800cfda:	f000 fb0c 	bl	800d5f6 <USBD_CtlError>
            break;
 800cfde:	e053      	b.n	800d088 <USBD_StdEPReq+0x2a0>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cfe0:	7bbb      	ldrb	r3, [r7, #14]
 800cfe2:	f003 020f 	and.w	r2, r3, #15
 800cfe6:	6879      	ldr	r1, [r7, #4]
 800cfe8:	4613      	mov	r3, r2
 800cfea:	009b      	lsls	r3, r3, #2
 800cfec:	4413      	add	r3, r2
 800cfee:	009b      	lsls	r3, r3, #2
 800cff0:	440b      	add	r3, r1
 800cff2:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d104      	bne.n	800d006 <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800cffc:	6839      	ldr	r1, [r7, #0]
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f000 faf9 	bl	800d5f6 <USBD_CtlError>
            break;
 800d004:	e040      	b.n	800d088 <USBD_StdEPReq+0x2a0>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d006:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	da0b      	bge.n	800d026 <USBD_StdEPReq+0x23e>
 800d00e:	7bbb      	ldrb	r3, [r7, #14]
 800d010:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d014:	4613      	mov	r3, r2
 800d016:	009b      	lsls	r3, r3, #2
 800d018:	4413      	add	r3, r2
 800d01a:	009b      	lsls	r3, r3, #2
 800d01c:	3310      	adds	r3, #16
 800d01e:	687a      	ldr	r2, [r7, #4]
 800d020:	4413      	add	r3, r2
 800d022:	3304      	adds	r3, #4
 800d024:	e00a      	b.n	800d03c <USBD_StdEPReq+0x254>
          &pdev->ep_out[ep_addr & 0x7FU];
 800d026:	7bbb      	ldrb	r3, [r7, #14]
 800d028:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d02c:	4613      	mov	r3, r2
 800d02e:	009b      	lsls	r3, r3, #2
 800d030:	4413      	add	r3, r2
 800d032:	009b      	lsls	r3, r3, #2
 800d034:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d038:	687a      	ldr	r2, [r7, #4]
 800d03a:	4413      	add	r3, r2
 800d03c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d03e:	7bbb      	ldrb	r3, [r7, #14]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d002      	beq.n	800d04a <USBD_StdEPReq+0x262>
 800d044:	7bbb      	ldrb	r3, [r7, #14]
 800d046:	2b80      	cmp	r3, #128	; 0x80
 800d048:	d103      	bne.n	800d052 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0000U;
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	2200      	movs	r2, #0
 800d04e:	601a      	str	r2, [r3, #0]
 800d050:	e00e      	b.n	800d070 <USBD_StdEPReq+0x288>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800d052:	7bbb      	ldrb	r3, [r7, #14]
 800d054:	4619      	mov	r1, r3
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f000 ffcc 	bl	800dff4 <USBD_LL_IsStallEP>
 800d05c:	4603      	mov	r3, r0
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d003      	beq.n	800d06a <USBD_StdEPReq+0x282>
          {
            pep->status = 0x0001U;
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	2201      	movs	r2, #1
 800d066:	601a      	str	r2, [r3, #0]
 800d068:	e002      	b.n	800d070 <USBD_StdEPReq+0x288>
          }
          else
          {
            pep->status = 0x0000U;
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	2200      	movs	r2, #0
 800d06e:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	2202      	movs	r2, #2
 800d074:	4619      	mov	r1, r3
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f000 fb27 	bl	800d6ca <USBD_CtlSendData>
          break;
 800d07c:	e004      	b.n	800d088 <USBD_StdEPReq+0x2a0>

      default:
        USBD_CtlError(pdev, req);
 800d07e:	6839      	ldr	r1, [r7, #0]
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	f000 fab8 	bl	800d5f6 <USBD_CtlError>
        break;
 800d086:	bf00      	nop
      }
      break;
 800d088:	e004      	b.n	800d094 <USBD_StdEPReq+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800d08a:	6839      	ldr	r1, [r7, #0]
 800d08c:	6878      	ldr	r0, [r7, #4]
 800d08e:	f000 fab2 	bl	800d5f6 <USBD_CtlError>
      break;
 800d092:	bf00      	nop
    }
    break;
 800d094:	e004      	b.n	800d0a0 <USBD_StdEPReq+0x2b8>

  default:
    USBD_CtlError(pdev, req);
 800d096:	6839      	ldr	r1, [r7, #0]
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f000 faac 	bl	800d5f6 <USBD_CtlError>
    break;
 800d09e:	bf00      	nop
  }

  return ret;
 800d0a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	3710      	adds	r7, #16
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	bd80      	pop	{r7, pc}
	...

0800d0ac <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b084      	sub	sp, #16
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
 800d0b4:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	885b      	ldrh	r3, [r3, #2]
 800d0ba:	0a1b      	lsrs	r3, r3, #8
 800d0bc:	b29b      	uxth	r3, r3
 800d0be:	3b01      	subs	r3, #1
 800d0c0:	2b06      	cmp	r3, #6
 800d0c2:	f200 80c9 	bhi.w	800d258 <USBD_GetDescriptor+0x1ac>
 800d0c6:	a201      	add	r2, pc, #4	; (adr r2, 800d0cc <USBD_GetDescriptor+0x20>)
 800d0c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0cc:	0800d0e9 	.word	0x0800d0e9
 800d0d0:	0800d101 	.word	0x0800d101
 800d0d4:	0800d141 	.word	0x0800d141
 800d0d8:	0800d259 	.word	0x0800d259
 800d0dc:	0800d259 	.word	0x0800d259
 800d0e0:	0800d205 	.word	0x0800d205
 800d0e4:	0800d22b 	.word	0x0800d22b
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	7c12      	ldrb	r2, [r2, #16]
 800d0f4:	f107 010a 	add.w	r1, r7, #10
 800d0f8:	4610      	mov	r0, r2
 800d0fa:	4798      	blx	r3
 800d0fc:	60f8      	str	r0, [r7, #12]
    break;
 800d0fe:	e0b0      	b.n	800d262 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	7c1b      	ldrb	r3, [r3, #16]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d10d      	bne.n	800d124 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d10e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d110:	f107 020a 	add.w	r2, r7, #10
 800d114:	4610      	mov	r0, r2
 800d116:	4798      	blx	r3
 800d118:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	3301      	adds	r3, #1
 800d11e:	2202      	movs	r2, #2
 800d120:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d122:	e09e      	b.n	800d262 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d12a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d12c:	f107 020a 	add.w	r2, r7, #10
 800d130:	4610      	mov	r0, r2
 800d132:	4798      	blx	r3
 800d134:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	3301      	adds	r3, #1
 800d13a:	2202      	movs	r2, #2
 800d13c:	701a      	strb	r2, [r3, #0]
    break;
 800d13e:	e090      	b.n	800d262 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	885b      	ldrh	r3, [r3, #2]
 800d144:	b2db      	uxtb	r3, r3
 800d146:	2b05      	cmp	r3, #5
 800d148:	d856      	bhi.n	800d1f8 <USBD_GetDescriptor+0x14c>
 800d14a:	a201      	add	r2, pc, #4	; (adr r2, 800d150 <USBD_GetDescriptor+0xa4>)
 800d14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d150:	0800d169 	.word	0x0800d169
 800d154:	0800d181 	.word	0x0800d181
 800d158:	0800d199 	.word	0x0800d199
 800d15c:	0800d1b1 	.word	0x0800d1b1
 800d160:	0800d1c9 	.word	0x0800d1c9
 800d164:	0800d1e1 	.word	0x0800d1e1
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	7c12      	ldrb	r2, [r2, #16]
 800d174:	f107 010a 	add.w	r1, r7, #10
 800d178:	4610      	mov	r0, r2
 800d17a:	4798      	blx	r3
 800d17c:	60f8      	str	r0, [r7, #12]
      break;
 800d17e:	e040      	b.n	800d202 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d186:	689b      	ldr	r3, [r3, #8]
 800d188:	687a      	ldr	r2, [r7, #4]
 800d18a:	7c12      	ldrb	r2, [r2, #16]
 800d18c:	f107 010a 	add.w	r1, r7, #10
 800d190:	4610      	mov	r0, r2
 800d192:	4798      	blx	r3
 800d194:	60f8      	str	r0, [r7, #12]
      break;
 800d196:	e034      	b.n	800d202 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d19e:	68db      	ldr	r3, [r3, #12]
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	7c12      	ldrb	r2, [r2, #16]
 800d1a4:	f107 010a 	add.w	r1, r7, #10
 800d1a8:	4610      	mov	r0, r2
 800d1aa:	4798      	blx	r3
 800d1ac:	60f8      	str	r0, [r7, #12]
      break;
 800d1ae:	e028      	b.n	800d202 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d1b6:	691b      	ldr	r3, [r3, #16]
 800d1b8:	687a      	ldr	r2, [r7, #4]
 800d1ba:	7c12      	ldrb	r2, [r2, #16]
 800d1bc:	f107 010a 	add.w	r1, r7, #10
 800d1c0:	4610      	mov	r0, r2
 800d1c2:	4798      	blx	r3
 800d1c4:	60f8      	str	r0, [r7, #12]
      break;
 800d1c6:	e01c      	b.n	800d202 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d1ce:	695b      	ldr	r3, [r3, #20]
 800d1d0:	687a      	ldr	r2, [r7, #4]
 800d1d2:	7c12      	ldrb	r2, [r2, #16]
 800d1d4:	f107 010a 	add.w	r1, r7, #10
 800d1d8:	4610      	mov	r0, r2
 800d1da:	4798      	blx	r3
 800d1dc:	60f8      	str	r0, [r7, #12]
      break;
 800d1de:	e010      	b.n	800d202 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d1e6:	699b      	ldr	r3, [r3, #24]
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	7c12      	ldrb	r2, [r2, #16]
 800d1ec:	f107 010a 	add.w	r1, r7, #10
 800d1f0:	4610      	mov	r0, r2
 800d1f2:	4798      	blx	r3
 800d1f4:	60f8      	str	r0, [r7, #12]
      break;
 800d1f6:	e004      	b.n	800d202 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800d1f8:	6839      	ldr	r1, [r7, #0]
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f000 f9fb 	bl	800d5f6 <USBD_CtlError>
      return;
 800d200:	e04b      	b.n	800d29a <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800d202:	e02e      	b.n	800d262 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	7c1b      	ldrb	r3, [r3, #16]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d109      	bne.n	800d220 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d214:	f107 020a 	add.w	r2, r7, #10
 800d218:	4610      	mov	r0, r2
 800d21a:	4798      	blx	r3
 800d21c:	60f8      	str	r0, [r7, #12]
      break;
 800d21e:	e020      	b.n	800d262 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800d220:	6839      	ldr	r1, [r7, #0]
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f000 f9e7 	bl	800d5f6 <USBD_CtlError>
      return;
 800d228:	e037      	b.n	800d29a <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	7c1b      	ldrb	r3, [r3, #16]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d10d      	bne.n	800d24e <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d23a:	f107 020a 	add.w	r2, r7, #10
 800d23e:	4610      	mov	r0, r2
 800d240:	4798      	blx	r3
 800d242:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	3301      	adds	r3, #1
 800d248:	2207      	movs	r2, #7
 800d24a:	701a      	strb	r2, [r3, #0]
      break;
 800d24c:	e009      	b.n	800d262 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800d24e:	6839      	ldr	r1, [r7, #0]
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f000 f9d0 	bl	800d5f6 <USBD_CtlError>
      return;
 800d256:	e020      	b.n	800d29a <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800d258:	6839      	ldr	r1, [r7, #0]
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f000 f9cb 	bl	800d5f6 <USBD_CtlError>
    return;
 800d260:	e01b      	b.n	800d29a <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800d262:	897b      	ldrh	r3, [r7, #10]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d011      	beq.n	800d28c <USBD_GetDescriptor+0x1e0>
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	88db      	ldrh	r3, [r3, #6]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d00d      	beq.n	800d28c <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	88da      	ldrh	r2, [r3, #6]
 800d274:	897b      	ldrh	r3, [r7, #10]
 800d276:	4293      	cmp	r3, r2
 800d278:	bf28      	it	cs
 800d27a:	4613      	movcs	r3, r2
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800d280:	897b      	ldrh	r3, [r7, #10]
 800d282:	461a      	mov	r2, r3
 800d284:	68f9      	ldr	r1, [r7, #12]
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f000 fa1f 	bl	800d6ca <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	88db      	ldrh	r3, [r3, #6]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d102      	bne.n	800d29a <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f000 fa76 	bl	800d786 <USBD_CtlSendStatus>
  }
}
 800d29a:	3710      	adds	r7, #16
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}

0800d2a0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b084      	sub	sp, #16
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]
 800d2a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	889b      	ldrh	r3, [r3, #4]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d130      	bne.n	800d314 <USBD_SetAddress+0x74>
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	88db      	ldrh	r3, [r3, #6]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d12c      	bne.n	800d314 <USBD_SetAddress+0x74>
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	885b      	ldrh	r3, [r3, #2]
 800d2be:	2b7f      	cmp	r3, #127	; 0x7f
 800d2c0:	d828      	bhi.n	800d314 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	885b      	ldrh	r3, [r3, #2]
 800d2c6:	b2db      	uxtb	r3, r3
 800d2c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d2d4:	2b03      	cmp	r3, #3
 800d2d6:	d104      	bne.n	800d2e2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800d2d8:	6839      	ldr	r1, [r7, #0]
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f000 f98b 	bl	800d5f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2e0:	e01d      	b.n	800d31e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	7bfa      	ldrb	r2, [r7, #15]
 800d2e6:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d2ea:	7bfb      	ldrb	r3, [r7, #15]
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	f000 feac 	bl	800e04c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800d2f4:	6878      	ldr	r0, [r7, #4]
 800d2f6:	f000 fa46 	bl	800d786 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d2fa:	7bfb      	ldrb	r3, [r7, #15]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d004      	beq.n	800d30a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d308:	e009      	b.n	800d31e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2201      	movs	r2, #1
 800d30e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d312:	e004      	b.n	800d31e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d314:	6839      	ldr	r1, [r7, #0]
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 f96d 	bl	800d5f6 <USBD_CtlError>
  }
}
 800d31c:	bf00      	nop
 800d31e:	bf00      	nop
 800d320:	3710      	adds	r7, #16
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}
	...

0800d328 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b082      	sub	sp, #8
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	885b      	ldrh	r3, [r3, #2]
 800d336:	b2da      	uxtb	r2, r3
 800d338:	4b41      	ldr	r3, [pc, #260]	; (800d440 <USBD_SetConfig+0x118>)
 800d33a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d33c:	4b40      	ldr	r3, [pc, #256]	; (800d440 <USBD_SetConfig+0x118>)
 800d33e:	781b      	ldrb	r3, [r3, #0]
 800d340:	2b01      	cmp	r3, #1
 800d342:	d904      	bls.n	800d34e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800d344:	6839      	ldr	r1, [r7, #0]
 800d346:	6878      	ldr	r0, [r7, #4]
 800d348:	f000 f955 	bl	800d5f6 <USBD_CtlError>
 800d34c:	e075      	b.n	800d43a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d354:	2b02      	cmp	r3, #2
 800d356:	d002      	beq.n	800d35e <USBD_SetConfig+0x36>
 800d358:	2b03      	cmp	r3, #3
 800d35a:	d023      	beq.n	800d3a4 <USBD_SetConfig+0x7c>
 800d35c:	e062      	b.n	800d424 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800d35e:	4b38      	ldr	r3, [pc, #224]	; (800d440 <USBD_SetConfig+0x118>)
 800d360:	781b      	ldrb	r3, [r3, #0]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d01a      	beq.n	800d39c <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800d366:	4b36      	ldr	r3, [pc, #216]	; (800d440 <USBD_SetConfig+0x118>)
 800d368:	781b      	ldrb	r3, [r3, #0]
 800d36a:	461a      	mov	r2, r3
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2203      	movs	r2, #3
 800d374:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d378:	4b31      	ldr	r3, [pc, #196]	; (800d440 <USBD_SetConfig+0x118>)
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	4619      	mov	r1, r3
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f7ff fa5d 	bl	800c83e <USBD_SetClassConfig>
 800d384:	4603      	mov	r3, r0
 800d386:	2b02      	cmp	r3, #2
 800d388:	d104      	bne.n	800d394 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800d38a:	6839      	ldr	r1, [r7, #0]
 800d38c:	6878      	ldr	r0, [r7, #4]
 800d38e:	f000 f932 	bl	800d5f6 <USBD_CtlError>
          return;
 800d392:	e052      	b.n	800d43a <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f000 f9f6 	bl	800d786 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800d39a:	e04e      	b.n	800d43a <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f000 f9f2 	bl	800d786 <USBD_CtlSendStatus>
      break;
 800d3a2:	e04a      	b.n	800d43a <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d3a4:	4b26      	ldr	r3, [pc, #152]	; (800d440 <USBD_SetConfig+0x118>)
 800d3a6:	781b      	ldrb	r3, [r3, #0]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d112      	bne.n	800d3d2 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2202      	movs	r2, #2
 800d3b0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800d3b4:	4b22      	ldr	r3, [pc, #136]	; (800d440 <USBD_SetConfig+0x118>)
 800d3b6:	781b      	ldrb	r3, [r3, #0]
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800d3be:	4b20      	ldr	r3, [pc, #128]	; (800d440 <USBD_SetConfig+0x118>)
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	4619      	mov	r1, r3
 800d3c4:	6878      	ldr	r0, [r7, #4]
 800d3c6:	f7ff fa59 	bl	800c87c <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 f9db 	bl	800d786 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800d3d0:	e033      	b.n	800d43a <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800d3d2:	4b1b      	ldr	r3, [pc, #108]	; (800d440 <USBD_SetConfig+0x118>)
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	461a      	mov	r2, r3
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	429a      	cmp	r2, r3
 800d3de:	d01d      	beq.n	800d41c <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	685b      	ldr	r3, [r3, #4]
 800d3e4:	b2db      	uxtb	r3, r3
 800d3e6:	4619      	mov	r1, r3
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f7ff fa47 	bl	800c87c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d3ee:	4b14      	ldr	r3, [pc, #80]	; (800d440 <USBD_SetConfig+0x118>)
 800d3f0:	781b      	ldrb	r3, [r3, #0]
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d3f8:	4b11      	ldr	r3, [pc, #68]	; (800d440 <USBD_SetConfig+0x118>)
 800d3fa:	781b      	ldrb	r3, [r3, #0]
 800d3fc:	4619      	mov	r1, r3
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f7ff fa1d 	bl	800c83e <USBD_SetClassConfig>
 800d404:	4603      	mov	r3, r0
 800d406:	2b02      	cmp	r3, #2
 800d408:	d104      	bne.n	800d414 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800d40a:	6839      	ldr	r1, [r7, #0]
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f000 f8f2 	bl	800d5f6 <USBD_CtlError>
          return;
 800d412:	e012      	b.n	800d43a <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 f9b6 	bl	800d786 <USBD_CtlSendStatus>
      break;
 800d41a:	e00e      	b.n	800d43a <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f000 f9b2 	bl	800d786 <USBD_CtlSendStatus>
      break;
 800d422:	e00a      	b.n	800d43a <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800d424:	6839      	ldr	r1, [r7, #0]
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f000 f8e5 	bl	800d5f6 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800d42c:	4b04      	ldr	r3, [pc, #16]	; (800d440 <USBD_SetConfig+0x118>)
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	4619      	mov	r1, r3
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f7ff fa22 	bl	800c87c <USBD_ClrClassConfig>
      break;
 800d438:	bf00      	nop
    }
  }
}
 800d43a:	3708      	adds	r7, #8
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}
 800d440:	20000d14 	.word	0x20000d14

0800d444 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b082      	sub	sp, #8
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	88db      	ldrh	r3, [r3, #6]
 800d452:	2b01      	cmp	r3, #1
 800d454:	d004      	beq.n	800d460 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800d456:	6839      	ldr	r1, [r7, #0]
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f000 f8cc 	bl	800d5f6 <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800d45e:	e022      	b.n	800d4a6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d466:	2b02      	cmp	r3, #2
 800d468:	dc02      	bgt.n	800d470 <USBD_GetConfig+0x2c>
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	dc03      	bgt.n	800d476 <USBD_GetConfig+0x32>
 800d46e:	e015      	b.n	800d49c <USBD_GetConfig+0x58>
 800d470:	2b03      	cmp	r3, #3
 800d472:	d00b      	beq.n	800d48c <USBD_GetConfig+0x48>
 800d474:	e012      	b.n	800d49c <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	2200      	movs	r2, #0
 800d47a:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	3308      	adds	r3, #8
 800d480:	2201      	movs	r2, #1
 800d482:	4619      	mov	r1, r3
 800d484:	6878      	ldr	r0, [r7, #4]
 800d486:	f000 f920 	bl	800d6ca <USBD_CtlSendData>
      break;
 800d48a:	e00c      	b.n	800d4a6 <USBD_GetConfig+0x62>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	3304      	adds	r3, #4
 800d490:	2201      	movs	r2, #1
 800d492:	4619      	mov	r1, r3
 800d494:	6878      	ldr	r0, [r7, #4]
 800d496:	f000 f918 	bl	800d6ca <USBD_CtlSendData>
      break;
 800d49a:	e004      	b.n	800d4a6 <USBD_GetConfig+0x62>
      USBD_CtlError(pdev , req);
 800d49c:	6839      	ldr	r1, [r7, #0]
 800d49e:	6878      	ldr	r0, [r7, #4]
 800d4a0:	f000 f8a9 	bl	800d5f6 <USBD_CtlError>
      break;
 800d4a4:	bf00      	nop
}
 800d4a6:	bf00      	nop
 800d4a8:	3708      	adds	r7, #8
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}

0800d4ae <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4ae:	b580      	push	{r7, lr}
 800d4b0:	b082      	sub	sp, #8
 800d4b2:	af00      	add	r7, sp, #0
 800d4b4:	6078      	str	r0, [r7, #4]
 800d4b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d4be:	3b01      	subs	r3, #1
 800d4c0:	2b02      	cmp	r3, #2
 800d4c2:	d81e      	bhi.n	800d502 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	88db      	ldrh	r3, [r3, #6]
 800d4c8:	2b02      	cmp	r3, #2
 800d4ca:	d004      	beq.n	800d4d6 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d4cc:	6839      	ldr	r1, [r7, #0]
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f000 f891 	bl	800d5f6 <USBD_CtlError>
      break;
 800d4d4:	e01a      	b.n	800d50c <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2201      	movs	r2, #1
 800d4da:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d005      	beq.n	800d4f2 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	68db      	ldr	r3, [r3, #12]
 800d4ea:	f043 0202 	orr.w	r2, r3, #2
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	330c      	adds	r3, #12
 800d4f6:	2202      	movs	r2, #2
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 f8e5 	bl	800d6ca <USBD_CtlSendData>
    break;
 800d500:	e004      	b.n	800d50c <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800d502:	6839      	ldr	r1, [r7, #0]
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f000 f876 	bl	800d5f6 <USBD_CtlError>
    break;
 800d50a:	bf00      	nop
  }
}
 800d50c:	bf00      	nop
 800d50e:	3708      	adds	r7, #8
 800d510:	46bd      	mov	sp, r7
 800d512:	bd80      	pop	{r7, pc}

0800d514 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b082      	sub	sp, #8
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
 800d51c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	885b      	ldrh	r3, [r3, #2]
 800d522:	2b01      	cmp	r3, #1
 800d524:	d106      	bne.n	800d534 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2201      	movs	r2, #1
 800d52a:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f000 f929 	bl	800d786 <USBD_CtlSendStatus>
  }

}
 800d534:	bf00      	nop
 800d536:	3708      	adds	r7, #8
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}

0800d53c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b082      	sub	sp, #8
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
 800d544:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d54c:	3b01      	subs	r3, #1
 800d54e:	2b02      	cmp	r3, #2
 800d550:	d80b      	bhi.n	800d56a <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	885b      	ldrh	r3, [r3, #2]
 800d556:	2b01      	cmp	r3, #1
 800d558:	d10c      	bne.n	800d574 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2200      	movs	r2, #0
 800d55e:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 f90f 	bl	800d786 <USBD_CtlSendStatus>
    }
    break;
 800d568:	e004      	b.n	800d574 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800d56a:	6839      	ldr	r1, [r7, #0]
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f000 f842 	bl	800d5f6 <USBD_CtlError>
    break;
 800d572:	e000      	b.n	800d576 <USBD_ClrFeature+0x3a>
    break;
 800d574:	bf00      	nop
  }
}
 800d576:	bf00      	nop
 800d578:	3708      	adds	r7, #8
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}

0800d57e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d57e:	b480      	push	{r7}
 800d580:	b083      	sub	sp, #12
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
 800d586:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	781a      	ldrb	r2, [r3, #0]
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	785a      	ldrb	r2, [r3, #1]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	3302      	adds	r3, #2
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	b29a      	uxth	r2, r3
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	3303      	adds	r3, #3
 800d5a4:	781b      	ldrb	r3, [r3, #0]
 800d5a6:	b29b      	uxth	r3, r3
 800d5a8:	021b      	lsls	r3, r3, #8
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	4413      	add	r3, r2
 800d5ae:	b29a      	uxth	r2, r3
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	3304      	adds	r3, #4
 800d5b8:	781b      	ldrb	r3, [r3, #0]
 800d5ba:	b29a      	uxth	r2, r3
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	3305      	adds	r3, #5
 800d5c0:	781b      	ldrb	r3, [r3, #0]
 800d5c2:	b29b      	uxth	r3, r3
 800d5c4:	021b      	lsls	r3, r3, #8
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	4413      	add	r3, r2
 800d5ca:	b29a      	uxth	r2, r3
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	3306      	adds	r3, #6
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	b29a      	uxth	r2, r3
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	3307      	adds	r3, #7
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	021b      	lsls	r3, r3, #8
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	4413      	add	r3, r2
 800d5e6:	b29a      	uxth	r2, r3
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	80da      	strh	r2, [r3, #6]

}
 800d5ec:	bf00      	nop
 800d5ee:	370c      	adds	r7, #12
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bc80      	pop	{r7}
 800d5f4:	4770      	bx	lr

0800d5f6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d5f6:	b580      	push	{r7, lr}
 800d5f8:	b082      	sub	sp, #8
 800d5fa:	af00      	add	r7, sp, #0
 800d5fc:	6078      	str	r0, [r7, #4]
 800d5fe:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800d600:	2180      	movs	r1, #128	; 0x80
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f000 fcb8 	bl	800df78 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800d608:	2100      	movs	r1, #0
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	f000 fcb4 	bl	800df78 <USBD_LL_StallEP>
}
 800d610:	bf00      	nop
 800d612:	3708      	adds	r7, #8
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b086      	sub	sp, #24
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	60f8      	str	r0, [r7, #12]
 800d620:	60b9      	str	r1, [r7, #8]
 800d622:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d624:	2300      	movs	r3, #0
 800d626:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d032      	beq.n	800d694 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d62e:	68f8      	ldr	r0, [r7, #12]
 800d630:	f000 f834 	bl	800d69c <USBD_GetLen>
 800d634:	4603      	mov	r3, r0
 800d636:	3301      	adds	r3, #1
 800d638:	b29b      	uxth	r3, r3
 800d63a:	005b      	lsls	r3, r3, #1
 800d63c:	b29a      	uxth	r2, r3
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d642:	7dfb      	ldrb	r3, [r7, #23]
 800d644:	1c5a      	adds	r2, r3, #1
 800d646:	75fa      	strb	r2, [r7, #23]
 800d648:	461a      	mov	r2, r3
 800d64a:	68bb      	ldr	r3, [r7, #8]
 800d64c:	4413      	add	r3, r2
 800d64e:	687a      	ldr	r2, [r7, #4]
 800d650:	7812      	ldrb	r2, [r2, #0]
 800d652:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d654:	7dfb      	ldrb	r3, [r7, #23]
 800d656:	1c5a      	adds	r2, r3, #1
 800d658:	75fa      	strb	r2, [r7, #23]
 800d65a:	461a      	mov	r2, r3
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	4413      	add	r3, r2
 800d660:	2203      	movs	r2, #3
 800d662:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d664:	e012      	b.n	800d68c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	1c5a      	adds	r2, r3, #1
 800d66a:	60fa      	str	r2, [r7, #12]
 800d66c:	7dfa      	ldrb	r2, [r7, #23]
 800d66e:	1c51      	adds	r1, r2, #1
 800d670:	75f9      	strb	r1, [r7, #23]
 800d672:	4611      	mov	r1, r2
 800d674:	68ba      	ldr	r2, [r7, #8]
 800d676:	440a      	add	r2, r1
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d67c:	7dfb      	ldrb	r3, [r7, #23]
 800d67e:	1c5a      	adds	r2, r3, #1
 800d680:	75fa      	strb	r2, [r7, #23]
 800d682:	461a      	mov	r2, r3
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	4413      	add	r3, r2
 800d688:	2200      	movs	r2, #0
 800d68a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	781b      	ldrb	r3, [r3, #0]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d1e8      	bne.n	800d666 <USBD_GetString+0x4e>
    }
  }
}
 800d694:	bf00      	nop
 800d696:	3718      	adds	r7, #24
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d69c:	b480      	push	{r7}
 800d69e:	b085      	sub	sp, #20
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800d6a8:	e005      	b.n	800d6b6 <USBD_GetLen+0x1a>
    {
        len++;
 800d6aa:	7bfb      	ldrb	r3, [r7, #15]
 800d6ac:	3301      	adds	r3, #1
 800d6ae:	73fb      	strb	r3, [r7, #15]
        buf++;
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	3301      	adds	r3, #1
 800d6b4:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	781b      	ldrb	r3, [r3, #0]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d1f5      	bne.n	800d6aa <USBD_GetLen+0xe>
    }

    return len;
 800d6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	3714      	adds	r7, #20
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bc80      	pop	{r7}
 800d6c8:	4770      	bx	lr

0800d6ca <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800d6ca:	b580      	push	{r7, lr}
 800d6cc:	b084      	sub	sp, #16
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	60f8      	str	r0, [r7, #12]
 800d6d2:	60b9      	str	r1, [r7, #8]
 800d6d4:	4613      	mov	r3, r2
 800d6d6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	2202      	movs	r2, #2
 800d6dc:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800d6e0:	88fa      	ldrh	r2, [r7, #6]
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d6e6:	88fa      	ldrh	r2, [r7, #6]
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d6ec:	88fb      	ldrh	r3, [r7, #6]
 800d6ee:	68ba      	ldr	r2, [r7, #8]
 800d6f0:	2100      	movs	r1, #0
 800d6f2:	68f8      	ldr	r0, [r7, #12]
 800d6f4:	f000 fcc9 	bl	800e08a <USBD_LL_Transmit>

  return USBD_OK;
 800d6f8:	2300      	movs	r3, #0
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3710      	adds	r7, #16
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800d702:	b580      	push	{r7, lr}
 800d704:	b084      	sub	sp, #16
 800d706:	af00      	add	r7, sp, #0
 800d708:	60f8      	str	r0, [r7, #12]
 800d70a:	60b9      	str	r1, [r7, #8]
 800d70c:	4613      	mov	r3, r2
 800d70e:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d710:	88fb      	ldrh	r3, [r7, #6]
 800d712:	68ba      	ldr	r2, [r7, #8]
 800d714:	2100      	movs	r1, #0
 800d716:	68f8      	ldr	r0, [r7, #12]
 800d718:	f000 fcb7 	bl	800e08a <USBD_LL_Transmit>

  return USBD_OK;
 800d71c:	2300      	movs	r3, #0
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3710      	adds	r7, #16
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}

0800d726 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800d726:	b580      	push	{r7, lr}
 800d728:	b084      	sub	sp, #16
 800d72a:	af00      	add	r7, sp, #0
 800d72c:	60f8      	str	r0, [r7, #12]
 800d72e:	60b9      	str	r1, [r7, #8]
 800d730:	4613      	mov	r3, r2
 800d732:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	2203      	movs	r2, #3
 800d738:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800d73c:	88fa      	ldrh	r2, [r7, #6]
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800d744:	88fa      	ldrh	r2, [r7, #6]
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800d74c:	88fb      	ldrh	r3, [r7, #6]
 800d74e:	68ba      	ldr	r2, [r7, #8]
 800d750:	2100      	movs	r1, #0
 800d752:	68f8      	ldr	r0, [r7, #12]
 800d754:	f000 fcbc 	bl	800e0d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d758:	2300      	movs	r3, #0
}
 800d75a:	4618      	mov	r0, r3
 800d75c:	3710      	adds	r7, #16
 800d75e:	46bd      	mov	sp, r7
 800d760:	bd80      	pop	{r7, pc}

0800d762 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800d762:	b580      	push	{r7, lr}
 800d764:	b084      	sub	sp, #16
 800d766:	af00      	add	r7, sp, #0
 800d768:	60f8      	str	r0, [r7, #12]
 800d76a:	60b9      	str	r1, [r7, #8]
 800d76c:	4613      	mov	r3, r2
 800d76e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d770:	88fb      	ldrh	r3, [r7, #6]
 800d772:	68ba      	ldr	r2, [r7, #8]
 800d774:	2100      	movs	r1, #0
 800d776:	68f8      	ldr	r0, [r7, #12]
 800d778:	f000 fcaa 	bl	800e0d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d77c:	2300      	movs	r3, #0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3710      	adds	r7, #16
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}

0800d786 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800d786:	b580      	push	{r7, lr}
 800d788:	b082      	sub	sp, #8
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2204      	movs	r2, #4
 800d792:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d796:	2300      	movs	r3, #0
 800d798:	2200      	movs	r2, #0
 800d79a:	2100      	movs	r1, #0
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f000 fc74 	bl	800e08a <USBD_LL_Transmit>

  return USBD_OK;
 800d7a2:	2300      	movs	r3, #0
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3708      	adds	r7, #8
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	bd80      	pop	{r7, pc}

0800d7ac <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b082      	sub	sp, #8
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2205      	movs	r2, #5
 800d7b8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800d7bc:	2300      	movs	r3, #0
 800d7be:	2200      	movs	r2, #0
 800d7c0:	2100      	movs	r1, #0
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f000 fc84 	bl	800e0d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d7c8:	2300      	movs	r3, #0
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3708      	adds	r7, #8
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
	...

0800d7d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d7d8:	2200      	movs	r2, #0
 800d7da:	4912      	ldr	r1, [pc, #72]	; (800d824 <MX_USB_DEVICE_Init+0x50>)
 800d7dc:	4812      	ldr	r0, [pc, #72]	; (800d828 <MX_USB_DEVICE_Init+0x54>)
 800d7de:	f7fe ffd4 	bl	800c78a <USBD_Init>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d001      	beq.n	800d7ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d7e8:	f7f5 ffa0 	bl	800372c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d7ec:	490f      	ldr	r1, [pc, #60]	; (800d82c <MX_USB_DEVICE_Init+0x58>)
 800d7ee:	480e      	ldr	r0, [pc, #56]	; (800d828 <MX_USB_DEVICE_Init+0x54>)
 800d7f0:	f7fe fff6 	bl	800c7e0 <USBD_RegisterClass>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d001      	beq.n	800d7fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d7fa:	f7f5 ff97 	bl	800372c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d7fe:	490c      	ldr	r1, [pc, #48]	; (800d830 <MX_USB_DEVICE_Init+0x5c>)
 800d800:	4809      	ldr	r0, [pc, #36]	; (800d828 <MX_USB_DEVICE_Init+0x54>)
 800d802:	f7fe ff27 	bl	800c654 <USBD_CDC_RegisterInterface>
 800d806:	4603      	mov	r3, r0
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d001      	beq.n	800d810 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d80c:	f7f5 ff8e 	bl	800372c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d810:	4805      	ldr	r0, [pc, #20]	; (800d828 <MX_USB_DEVICE_Init+0x54>)
 800d812:	f7fe fffe 	bl	800c812 <USBD_Start>
 800d816:	4603      	mov	r3, r0
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d001      	beq.n	800d820 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d81c:	f7f5 ff86 	bl	800372c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d820:	bf00      	nop
 800d822:	bd80      	pop	{r7, pc}
 800d824:	200007c4 	.word	0x200007c4
 800d828:	20000d18 	.word	0x20000d18
 800d82c:	200006b0 	.word	0x200006b0
 800d830:	200007b4 	.word	0x200007b4

0800d834 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d838:	2200      	movs	r2, #0
 800d83a:	4905      	ldr	r1, [pc, #20]	; (800d850 <CDC_Init_FS+0x1c>)
 800d83c:	4805      	ldr	r0, [pc, #20]	; (800d854 <CDC_Init_FS+0x20>)
 800d83e:	f7fe ff1f 	bl	800c680 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d842:	4905      	ldr	r1, [pc, #20]	; (800d858 <CDC_Init_FS+0x24>)
 800d844:	4803      	ldr	r0, [pc, #12]	; (800d854 <CDC_Init_FS+0x20>)
 800d846:	f7fe ff34 	bl	800c6b2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d84a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	bd80      	pop	{r7, pc}
 800d850:	20001034 	.word	0x20001034
 800d854:	20000d18 	.word	0x20000d18
 800d858:	20000fb4 	.word	0x20000fb4

0800d85c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d85c:	b480      	push	{r7}
 800d85e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d860:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d862:	4618      	mov	r0, r3
 800d864:	46bd      	mov	sp, r7
 800d866:	bc80      	pop	{r7}
 800d868:	4770      	bx	lr
	...

0800d86c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d86c:	b480      	push	{r7}
 800d86e:	b083      	sub	sp, #12
 800d870:	af00      	add	r7, sp, #0
 800d872:	4603      	mov	r3, r0
 800d874:	6039      	str	r1, [r7, #0]
 800d876:	71fb      	strb	r3, [r7, #7]
 800d878:	4613      	mov	r3, r2
 800d87a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d87c:	79fb      	ldrb	r3, [r7, #7]
 800d87e:	2b23      	cmp	r3, #35	; 0x23
 800d880:	d866      	bhi.n	800d950 <CDC_Control_FS+0xe4>
 800d882:	a201      	add	r2, pc, #4	; (adr r2, 800d888 <CDC_Control_FS+0x1c>)
 800d884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d888:	0800d951 	.word	0x0800d951
 800d88c:	0800d951 	.word	0x0800d951
 800d890:	0800d951 	.word	0x0800d951
 800d894:	0800d951 	.word	0x0800d951
 800d898:	0800d951 	.word	0x0800d951
 800d89c:	0800d951 	.word	0x0800d951
 800d8a0:	0800d951 	.word	0x0800d951
 800d8a4:	0800d951 	.word	0x0800d951
 800d8a8:	0800d951 	.word	0x0800d951
 800d8ac:	0800d951 	.word	0x0800d951
 800d8b0:	0800d951 	.word	0x0800d951
 800d8b4:	0800d951 	.word	0x0800d951
 800d8b8:	0800d951 	.word	0x0800d951
 800d8bc:	0800d951 	.word	0x0800d951
 800d8c0:	0800d951 	.word	0x0800d951
 800d8c4:	0800d951 	.word	0x0800d951
 800d8c8:	0800d951 	.word	0x0800d951
 800d8cc:	0800d951 	.word	0x0800d951
 800d8d0:	0800d951 	.word	0x0800d951
 800d8d4:	0800d951 	.word	0x0800d951
 800d8d8:	0800d951 	.word	0x0800d951
 800d8dc:	0800d951 	.word	0x0800d951
 800d8e0:	0800d951 	.word	0x0800d951
 800d8e4:	0800d951 	.word	0x0800d951
 800d8e8:	0800d951 	.word	0x0800d951
 800d8ec:	0800d951 	.word	0x0800d951
 800d8f0:	0800d951 	.word	0x0800d951
 800d8f4:	0800d951 	.word	0x0800d951
 800d8f8:	0800d951 	.word	0x0800d951
 800d8fc:	0800d951 	.word	0x0800d951
 800d900:	0800d951 	.word	0x0800d951
 800d904:	0800d951 	.word	0x0800d951
 800d908:	0800d951 	.word	0x0800d951
 800d90c:	0800d919 	.word	0x0800d919
 800d910:	0800d951 	.word	0x0800d951
 800d914:	0800d951 	.word	0x0800d951
    case CDC_SET_LINE_CODING:

    break;

    case CDC_GET_LINE_CODING:
        pbuf[0] = 0x20; // bits/second 115200
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	2220      	movs	r2, #32
 800d91c:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0xc2;
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	3301      	adds	r3, #1
 800d922:	22c2      	movs	r2, #194	; 0xc2
 800d924:	701a      	strb	r2, [r3, #0]
        pbuf[2] = 0x01;
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	3302      	adds	r3, #2
 800d92a:	2201      	movs	r2, #1
 800d92c:	701a      	strb	r2, [r3, #0]
        pbuf[3] = 0x00;
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	3303      	adds	r3, #3
 800d932:	2200      	movs	r2, #0
 800d934:	701a      	strb	r2, [r3, #0]
        pbuf[4] = 0x00; // 1 stop bit
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	3304      	adds	r3, #4
 800d93a:	2200      	movs	r2, #0
 800d93c:	701a      	strb	r2, [r3, #0]
        pbuf[5] = 0x00; // parity none
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	3305      	adds	r3, #5
 800d942:	2200      	movs	r2, #0
 800d944:	701a      	strb	r2, [r3, #0]
        pbuf[6] = 0x08; // 8 data bits
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	3306      	adds	r3, #6
 800d94a:	2208      	movs	r2, #8
 800d94c:	701a      	strb	r2, [r3, #0]
    break;
 800d94e:	e000      	b.n	800d952 <CDC_Control_FS+0xe6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d950:	bf00      	nop
  }

  return (USBD_OK);
 800d952:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d954:	4618      	mov	r0, r3
 800d956:	370c      	adds	r7, #12
 800d958:	46bd      	mov	sp, r7
 800d95a:	bc80      	pop	{r7}
 800d95c:	4770      	bx	lr
 800d95e:	bf00      	nop

0800d960 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b084      	sub	sp, #16
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  uint32_t i=0;
 800d96a:	2300      	movs	r3, #0
 800d96c:	60fb      	str	r3, [r7, #12]

  while(i<*Len)
 800d96e:	e018      	b.n	800d9a2 <CDC_Receive_FS+0x42>
  {
	  if(Buf[i]=='\n' || Buf[i]=='\r') USB_CDC_End_Line_Received=1;
 800d970:	687a      	ldr	r2, [r7, #4]
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	4413      	add	r3, r2
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	2b0a      	cmp	r3, #10
 800d97a:	d005      	beq.n	800d988 <CDC_Receive_FS+0x28>
 800d97c:	687a      	ldr	r2, [r7, #4]
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	4413      	add	r3, r2
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	2b0d      	cmp	r3, #13
 800d986:	d102      	bne.n	800d98e <CDC_Receive_FS+0x2e>
 800d988:	4b12      	ldr	r3, [pc, #72]	; (800d9d4 <CDC_Receive_FS+0x74>)
 800d98a:	2201      	movs	r2, #1
 800d98c:	701a      	strb	r2, [r3, #0]
	  Write_to_circ_buffer(Buf[i]);
 800d98e:	687a      	ldr	r2, [r7, #4]
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	4413      	add	r3, r2
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	4618      	mov	r0, r3
 800d998:	f7f5 f9cc 	bl	8002d34 <Write_to_circ_buffer>
	  i++;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	3301      	adds	r3, #1
 800d9a0:	60fb      	str	r3, [r7, #12]
  while(i<*Len)
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	68fa      	ldr	r2, [r7, #12]
 800d9a8:	429a      	cmp	r2, r3
 800d9aa:	d3e1      	bcc.n	800d970 <CDC_Receive_FS+0x10>
  }

  CDC_Transmit_FS(Buf, *Len); // ADD THIS LINE to echo back all incoming data
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f000 f811 	bl	800d9dc <CDC_Transmit_FS>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d9ba:	6879      	ldr	r1, [r7, #4]
 800d9bc:	4806      	ldr	r0, [pc, #24]	; (800d9d8 <CDC_Receive_FS+0x78>)
 800d9be:	f7fe fe78 	bl	800c6b2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d9c2:	4805      	ldr	r0, [pc, #20]	; (800d9d8 <CDC_Receive_FS+0x78>)
 800d9c4:	f7fe feb7 	bl	800c736 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d9c8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	3710      	adds	r7, #16
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	bd80      	pop	{r7, pc}
 800d9d2:	bf00      	nop
 800d9d4:	20000b9a 	.word	0x20000b9a
 800d9d8:	20000d18 	.word	0x20000d18

0800d9dc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b084      	sub	sp, #16
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
 800d9e4:	460b      	mov	r3, r1
 800d9e6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d9ec:	4b0d      	ldr	r3, [pc, #52]	; (800da24 <CDC_Transmit_FS+0x48>)
 800d9ee:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d9f2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d001      	beq.n	800da02 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d9fe:	2301      	movs	r3, #1
 800da00:	e00b      	b.n	800da1a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800da02:	887b      	ldrh	r3, [r7, #2]
 800da04:	461a      	mov	r2, r3
 800da06:	6879      	ldr	r1, [r7, #4]
 800da08:	4806      	ldr	r0, [pc, #24]	; (800da24 <CDC_Transmit_FS+0x48>)
 800da0a:	f7fe fe39 	bl	800c680 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800da0e:	4805      	ldr	r0, [pc, #20]	; (800da24 <CDC_Transmit_FS+0x48>)
 800da10:	f7fe fe62 	bl	800c6d8 <USBD_CDC_TransmitPacket>
 800da14:	4603      	mov	r3, r0
 800da16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800da18:	7bfb      	ldrb	r3, [r7, #15]
}
 800da1a:	4618      	mov	r0, r3
 800da1c:	3710      	adds	r7, #16
 800da1e:	46bd      	mov	sp, r7
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	20000d18 	.word	0x20000d18

0800da28 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da28:	b480      	push	{r7}
 800da2a:	b083      	sub	sp, #12
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	4603      	mov	r3, r0
 800da30:	6039      	str	r1, [r7, #0]
 800da32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	2212      	movs	r2, #18
 800da38:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800da3a:	4b03      	ldr	r3, [pc, #12]	; (800da48 <USBD_FS_DeviceDescriptor+0x20>)
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	370c      	adds	r7, #12
 800da40:	46bd      	mov	sp, r7
 800da42:	bc80      	pop	{r7}
 800da44:	4770      	bx	lr
 800da46:	bf00      	nop
 800da48:	200007e0 	.word	0x200007e0

0800da4c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b083      	sub	sp, #12
 800da50:	af00      	add	r7, sp, #0
 800da52:	4603      	mov	r3, r0
 800da54:	6039      	str	r1, [r7, #0]
 800da56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	2204      	movs	r2, #4
 800da5c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800da5e:	4b03      	ldr	r3, [pc, #12]	; (800da6c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800da60:	4618      	mov	r0, r3
 800da62:	370c      	adds	r7, #12
 800da64:	46bd      	mov	sp, r7
 800da66:	bc80      	pop	{r7}
 800da68:	4770      	bx	lr
 800da6a:	bf00      	nop
 800da6c:	200007f4 	.word	0x200007f4

0800da70 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b082      	sub	sp, #8
 800da74:	af00      	add	r7, sp, #0
 800da76:	4603      	mov	r3, r0
 800da78:	6039      	str	r1, [r7, #0]
 800da7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800da7c:	79fb      	ldrb	r3, [r7, #7]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d105      	bne.n	800da8e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800da82:	683a      	ldr	r2, [r7, #0]
 800da84:	4907      	ldr	r1, [pc, #28]	; (800daa4 <USBD_FS_ProductStrDescriptor+0x34>)
 800da86:	4808      	ldr	r0, [pc, #32]	; (800daa8 <USBD_FS_ProductStrDescriptor+0x38>)
 800da88:	f7ff fdc6 	bl	800d618 <USBD_GetString>
 800da8c:	e004      	b.n	800da98 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800da8e:	683a      	ldr	r2, [r7, #0]
 800da90:	4904      	ldr	r1, [pc, #16]	; (800daa4 <USBD_FS_ProductStrDescriptor+0x34>)
 800da92:	4805      	ldr	r0, [pc, #20]	; (800daa8 <USBD_FS_ProductStrDescriptor+0x38>)
 800da94:	f7ff fdc0 	bl	800d618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800da98:	4b02      	ldr	r3, [pc, #8]	; (800daa4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3708      	adds	r7, #8
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
 800daa2:	bf00      	nop
 800daa4:	20001134 	.word	0x20001134
 800daa8:	08012750 	.word	0x08012750

0800daac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	4603      	mov	r3, r0
 800dab4:	6039      	str	r1, [r7, #0]
 800dab6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dab8:	683a      	ldr	r2, [r7, #0]
 800daba:	4904      	ldr	r1, [pc, #16]	; (800dacc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dabc:	4804      	ldr	r0, [pc, #16]	; (800dad0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dabe:	f7ff fdab 	bl	800d618 <USBD_GetString>
  return USBD_StrDesc;
 800dac2:	4b02      	ldr	r3, [pc, #8]	; (800dacc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3708      	adds	r7, #8
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}
 800dacc:	20001134 	.word	0x20001134
 800dad0:	0801275c 	.word	0x0801275c

0800dad4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b082      	sub	sp, #8
 800dad8:	af00      	add	r7, sp, #0
 800dada:	4603      	mov	r3, r0
 800dadc:	6039      	str	r1, [r7, #0]
 800dade:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	221a      	movs	r2, #26
 800dae4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dae6:	f000 f843 	bl	800db70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800daea:	4b02      	ldr	r3, [pc, #8]	; (800daf4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800daec:	4618      	mov	r0, r3
 800daee:	3708      	adds	r7, #8
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}
 800daf4:	200007f8 	.word	0x200007f8

0800daf8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b082      	sub	sp, #8
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	4603      	mov	r3, r0
 800db00:	6039      	str	r1, [r7, #0]
 800db02:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800db04:	79fb      	ldrb	r3, [r7, #7]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d105      	bne.n	800db16 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db0a:	683a      	ldr	r2, [r7, #0]
 800db0c:	4907      	ldr	r1, [pc, #28]	; (800db2c <USBD_FS_ConfigStrDescriptor+0x34>)
 800db0e:	4808      	ldr	r0, [pc, #32]	; (800db30 <USBD_FS_ConfigStrDescriptor+0x38>)
 800db10:	f7ff fd82 	bl	800d618 <USBD_GetString>
 800db14:	e004      	b.n	800db20 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db16:	683a      	ldr	r2, [r7, #0]
 800db18:	4904      	ldr	r1, [pc, #16]	; (800db2c <USBD_FS_ConfigStrDescriptor+0x34>)
 800db1a:	4805      	ldr	r0, [pc, #20]	; (800db30 <USBD_FS_ConfigStrDescriptor+0x38>)
 800db1c:	f7ff fd7c 	bl	800d618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db20:	4b02      	ldr	r3, [pc, #8]	; (800db2c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800db22:	4618      	mov	r0, r3
 800db24:	3708      	adds	r7, #8
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}
 800db2a:	bf00      	nop
 800db2c:	20001134 	.word	0x20001134
 800db30:	0801276c 	.word	0x0801276c

0800db34 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b082      	sub	sp, #8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	4603      	mov	r3, r0
 800db3c:	6039      	str	r1, [r7, #0]
 800db3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db40:	79fb      	ldrb	r3, [r7, #7]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d105      	bne.n	800db52 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db46:	683a      	ldr	r2, [r7, #0]
 800db48:	4907      	ldr	r1, [pc, #28]	; (800db68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db4a:	4808      	ldr	r0, [pc, #32]	; (800db6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db4c:	f7ff fd64 	bl	800d618 <USBD_GetString>
 800db50:	e004      	b.n	800db5c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db52:	683a      	ldr	r2, [r7, #0]
 800db54:	4904      	ldr	r1, [pc, #16]	; (800db68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db56:	4805      	ldr	r0, [pc, #20]	; (800db6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db58:	f7ff fd5e 	bl	800d618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db5c:	4b02      	ldr	r3, [pc, #8]	; (800db68 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3708      	adds	r7, #8
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
 800db66:	bf00      	nop
 800db68:	20001134 	.word	0x20001134
 800db6c:	08012778 	.word	0x08012778

0800db70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b084      	sub	sp, #16
 800db74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800db76:	4b0f      	ldr	r3, [pc, #60]	; (800dbb4 <Get_SerialNum+0x44>)
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800db7c:	4b0e      	ldr	r3, [pc, #56]	; (800dbb8 <Get_SerialNum+0x48>)
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800db82:	4b0e      	ldr	r3, [pc, #56]	; (800dbbc <Get_SerialNum+0x4c>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800db88:	68fa      	ldr	r2, [r7, #12]
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	4413      	add	r3, r2
 800db8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d009      	beq.n	800dbaa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800db96:	2208      	movs	r2, #8
 800db98:	4909      	ldr	r1, [pc, #36]	; (800dbc0 <Get_SerialNum+0x50>)
 800db9a:	68f8      	ldr	r0, [r7, #12]
 800db9c:	f000 f814 	bl	800dbc8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dba0:	2204      	movs	r2, #4
 800dba2:	4908      	ldr	r1, [pc, #32]	; (800dbc4 <Get_SerialNum+0x54>)
 800dba4:	68b8      	ldr	r0, [r7, #8]
 800dba6:	f000 f80f 	bl	800dbc8 <IntToUnicode>
  }
}
 800dbaa:	bf00      	nop
 800dbac:	3710      	adds	r7, #16
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	1ff80050 	.word	0x1ff80050
 800dbb8:	1ff80054 	.word	0x1ff80054
 800dbbc:	1ff80058 	.word	0x1ff80058
 800dbc0:	200007fa 	.word	0x200007fa
 800dbc4:	2000080a 	.word	0x2000080a

0800dbc8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b087      	sub	sp, #28
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	60f8      	str	r0, [r7, #12]
 800dbd0:	60b9      	str	r1, [r7, #8]
 800dbd2:	4613      	mov	r3, r2
 800dbd4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dbda:	2300      	movs	r3, #0
 800dbdc:	75fb      	strb	r3, [r7, #23]
 800dbde:	e027      	b.n	800dc30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	0f1b      	lsrs	r3, r3, #28
 800dbe4:	2b09      	cmp	r3, #9
 800dbe6:	d80b      	bhi.n	800dc00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	0f1b      	lsrs	r3, r3, #28
 800dbec:	b2da      	uxtb	r2, r3
 800dbee:	7dfb      	ldrb	r3, [r7, #23]
 800dbf0:	005b      	lsls	r3, r3, #1
 800dbf2:	4619      	mov	r1, r3
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	440b      	add	r3, r1
 800dbf8:	3230      	adds	r2, #48	; 0x30
 800dbfa:	b2d2      	uxtb	r2, r2
 800dbfc:	701a      	strb	r2, [r3, #0]
 800dbfe:	e00a      	b.n	800dc16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	0f1b      	lsrs	r3, r3, #28
 800dc04:	b2da      	uxtb	r2, r3
 800dc06:	7dfb      	ldrb	r3, [r7, #23]
 800dc08:	005b      	lsls	r3, r3, #1
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	440b      	add	r3, r1
 800dc10:	3237      	adds	r2, #55	; 0x37
 800dc12:	b2d2      	uxtb	r2, r2
 800dc14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	011b      	lsls	r3, r3, #4
 800dc1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dc1c:	7dfb      	ldrb	r3, [r7, #23]
 800dc1e:	005b      	lsls	r3, r3, #1
 800dc20:	3301      	adds	r3, #1
 800dc22:	68ba      	ldr	r2, [r7, #8]
 800dc24:	4413      	add	r3, r2
 800dc26:	2200      	movs	r2, #0
 800dc28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dc2a:	7dfb      	ldrb	r3, [r7, #23]
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	75fb      	strb	r3, [r7, #23]
 800dc30:	7dfa      	ldrb	r2, [r7, #23]
 800dc32:	79fb      	ldrb	r3, [r7, #7]
 800dc34:	429a      	cmp	r2, r3
 800dc36:	d3d3      	bcc.n	800dbe0 <IntToUnicode+0x18>
  }
}
 800dc38:	bf00      	nop
 800dc3a:	bf00      	nop
 800dc3c:	371c      	adds	r7, #28
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bc80      	pop	{r7}
 800dc42:	4770      	bx	lr

0800dc44 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc44:	b480      	push	{r7}
 800dc46:	b083      	sub	sp, #12
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 6 */
  if (state == 1)
 800dc50:	78fb      	ldrb	r3, [r7, #3]
 800dc52:	2b01      	cmp	r3, #1
 800dc54:	d106      	bne.n	800dc64 <HAL_PCDEx_SetConnectionState+0x20>
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_ENABLE();
 800dc56:	4b09      	ldr	r3, [pc, #36]	; (800dc7c <HAL_PCDEx_SetConnectionState+0x38>)
 800dc58:	685b      	ldr	r3, [r3, #4]
 800dc5a:	4a08      	ldr	r2, [pc, #32]	; (800dc7c <HAL_PCDEx_SetConnectionState+0x38>)
 800dc5c:	f043 0301 	orr.w	r3, r3, #1
 800dc60:	6053      	str	r3, [r2, #4]
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_DISABLE();
  }
  /* USER CODE END 6 */
}
 800dc62:	e005      	b.n	800dc70 <HAL_PCDEx_SetConnectionState+0x2c>
    __HAL_SYSCFG_USBPULLUP_DISABLE();
 800dc64:	4b05      	ldr	r3, [pc, #20]	; (800dc7c <HAL_PCDEx_SetConnectionState+0x38>)
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	4a04      	ldr	r2, [pc, #16]	; (800dc7c <HAL_PCDEx_SetConnectionState+0x38>)
 800dc6a:	f023 0301 	bic.w	r3, r3, #1
 800dc6e:	6053      	str	r3, [r2, #4]
}
 800dc70:	bf00      	nop
 800dc72:	370c      	adds	r7, #12
 800dc74:	46bd      	mov	sp, r7
 800dc76:	bc80      	pop	{r7}
 800dc78:	4770      	bx	lr
 800dc7a:	bf00      	nop
 800dc7c:	40010000 	.word	0x40010000

0800dc80 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b084      	sub	sp, #16
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	4a0d      	ldr	r2, [pc, #52]	; (800dcc4 <HAL_PCD_MspInit+0x44>)
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d113      	bne.n	800dcba <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800dc92:	4b0d      	ldr	r3, [pc, #52]	; (800dcc8 <HAL_PCD_MspInit+0x48>)
 800dc94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc96:	4a0c      	ldr	r2, [pc, #48]	; (800dcc8 <HAL_PCD_MspInit+0x48>)
 800dc98:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800dc9c:	6253      	str	r3, [r2, #36]	; 0x24
 800dc9e:	4b0a      	ldr	r3, [pc, #40]	; (800dcc8 <HAL_PCD_MspInit+0x48>)
 800dca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dca2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dca6:	60fb      	str	r3, [r7, #12]
 800dca8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 1, 0);
 800dcaa:	2200      	movs	r2, #0
 800dcac:	2101      	movs	r1, #1
 800dcae:	2014      	movs	r0, #20
 800dcb0:	f7f6 fad1 	bl	8004256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800dcb4:	2014      	movs	r0, #20
 800dcb6:	f7f6 faea 	bl	800428e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800dcba:	bf00      	nop
 800dcbc:	3710      	adds	r7, #16
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
 800dcc2:	bf00      	nop
 800dcc4:	40005c00 	.word	0x40005c00
 800dcc8:	40023800 	.word	0x40023800

0800dccc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b082      	sub	sp, #8
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800dce0:	4619      	mov	r1, r3
 800dce2:	4610      	mov	r0, r2
 800dce4:	f7fe fddd 	bl	800c8a2 <USBD_LL_SetupStage>
}
 800dce8:	bf00      	nop
 800dcea:	3708      	adds	r7, #8
 800dcec:	46bd      	mov	sp, r7
 800dcee:	bd80      	pop	{r7, pc}

0800dcf0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b082      	sub	sp, #8
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
 800dcf8:	460b      	mov	r3, r1
 800dcfa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800dd02:	78fa      	ldrb	r2, [r7, #3]
 800dd04:	6879      	ldr	r1, [r7, #4]
 800dd06:	4613      	mov	r3, r2
 800dd08:	009b      	lsls	r3, r3, #2
 800dd0a:	4413      	add	r3, r2
 800dd0c:	00db      	lsls	r3, r3, #3
 800dd0e:	440b      	add	r3, r1
 800dd10:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800dd14:	681a      	ldr	r2, [r3, #0]
 800dd16:	78fb      	ldrb	r3, [r7, #3]
 800dd18:	4619      	mov	r1, r3
 800dd1a:	f7fe fe0f 	bl	800c93c <USBD_LL_DataOutStage>
}
 800dd1e:	bf00      	nop
 800dd20:	3708      	adds	r7, #8
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bd80      	pop	{r7, pc}

0800dd26 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd26:	b580      	push	{r7, lr}
 800dd28:	b082      	sub	sp, #8
 800dd2a:	af00      	add	r7, sp, #0
 800dd2c:	6078      	str	r0, [r7, #4]
 800dd2e:	460b      	mov	r3, r1
 800dd30:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800dd38:	78fa      	ldrb	r2, [r7, #3]
 800dd3a:	6879      	ldr	r1, [r7, #4]
 800dd3c:	4613      	mov	r3, r2
 800dd3e:	009b      	lsls	r3, r3, #2
 800dd40:	4413      	add	r3, r2
 800dd42:	00db      	lsls	r3, r3, #3
 800dd44:	440b      	add	r3, r1
 800dd46:	333c      	adds	r3, #60	; 0x3c
 800dd48:	681a      	ldr	r2, [r3, #0]
 800dd4a:	78fb      	ldrb	r3, [r7, #3]
 800dd4c:	4619      	mov	r1, r3
 800dd4e:	f7fe fe66 	bl	800ca1e <USBD_LL_DataInStage>
}
 800dd52:	bf00      	nop
 800dd54:	3708      	adds	r7, #8
 800dd56:	46bd      	mov	sp, r7
 800dd58:	bd80      	pop	{r7, pc}

0800dd5a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd5a:	b580      	push	{r7, lr}
 800dd5c:	b082      	sub	sp, #8
 800dd5e:	af00      	add	r7, sp, #0
 800dd60:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f7fe ff71 	bl	800cc50 <USBD_LL_SOF>
}
 800dd6e:	bf00      	nop
 800dd70:	3708      	adds	r7, #8
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}

0800dd76 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd76:	b580      	push	{r7, lr}
 800dd78:	b084      	sub	sp, #16
 800dd7a:	af00      	add	r7, sp, #0
 800dd7c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dd7e:	2301      	movs	r3, #1
 800dd80:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	689b      	ldr	r3, [r3, #8]
 800dd86:	2b02      	cmp	r3, #2
 800dd88:	d001      	beq.n	800dd8e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800dd8a:	f7f5 fccf 	bl	800372c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800dd94:	7bfa      	ldrb	r2, [r7, #15]
 800dd96:	4611      	mov	r1, r2
 800dd98:	4618      	mov	r0, r3
 800dd9a:	f7fe ff26 	bl	800cbea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800dda4:	4618      	mov	r0, r3
 800dda6:	f7fe fedf 	bl	800cb68 <USBD_LL_Reset>
}
 800ddaa:	bf00      	nop
 800ddac:	3710      	adds	r7, #16
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}
	...

0800ddb4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b082      	sub	sp, #8
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f7fe ff20 	bl	800cc08 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	699b      	ldr	r3, [r3, #24]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d005      	beq.n	800dddc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ddd0:	4b04      	ldr	r3, [pc, #16]	; (800dde4 <HAL_PCD_SuspendCallback+0x30>)
 800ddd2:	691b      	ldr	r3, [r3, #16]
 800ddd4:	4a03      	ldr	r2, [pc, #12]	; (800dde4 <HAL_PCD_SuspendCallback+0x30>)
 800ddd6:	f043 0306 	orr.w	r3, r3, #6
 800ddda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dddc:	bf00      	nop
 800ddde:	3708      	adds	r7, #8
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}
 800dde4:	e000ed00 	.word	0xe000ed00

0800dde8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b082      	sub	sp, #8
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f7fe ff1a 	bl	800cc30 <USBD_LL_Resume>
}
 800ddfc:	bf00      	nop
 800ddfe:	3708      	adds	r7, #8
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}

0800de04 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b082      	sub	sp, #8
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800de0c:	4a28      	ldr	r2, [pc, #160]	; (800deb0 <USBD_LL_Init+0xac>)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	4a26      	ldr	r2, [pc, #152]	; (800deb0 <USBD_LL_Init+0xac>)
 800de18:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 800de1c:	4b24      	ldr	r3, [pc, #144]	; (800deb0 <USBD_LL_Init+0xac>)
 800de1e:	4a25      	ldr	r2, [pc, #148]	; (800deb4 <USBD_LL_Init+0xb0>)
 800de20:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800de22:	4b23      	ldr	r3, [pc, #140]	; (800deb0 <USBD_LL_Init+0xac>)
 800de24:	2208      	movs	r2, #8
 800de26:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800de28:	4b21      	ldr	r3, [pc, #132]	; (800deb0 <USBD_LL_Init+0xac>)
 800de2a:	2202      	movs	r2, #2
 800de2c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800de2e:	4b20      	ldr	r3, [pc, #128]	; (800deb0 <USBD_LL_Init+0xac>)
 800de30:	2202      	movs	r2, #2
 800de32:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800de34:	4b1e      	ldr	r3, [pc, #120]	; (800deb0 <USBD_LL_Init+0xac>)
 800de36:	2200      	movs	r2, #0
 800de38:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800de3a:	4b1d      	ldr	r3, [pc, #116]	; (800deb0 <USBD_LL_Init+0xac>)
 800de3c:	2200      	movs	r2, #0
 800de3e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800de40:	481b      	ldr	r0, [pc, #108]	; (800deb0 <USBD_LL_Init+0xac>)
 800de42:	f7f7 ff39 	bl	8005cb8 <HAL_PCD_Init>
 800de46:	4603      	mov	r3, r0
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d001      	beq.n	800de50 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800de4c:	f7f5 fc6e 	bl	800372c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800de56:	2318      	movs	r3, #24
 800de58:	2200      	movs	r2, #0
 800de5a:	2100      	movs	r1, #0
 800de5c:	f7f9 fb16 	bl	800748c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800de66:	2358      	movs	r3, #88	; 0x58
 800de68:	2200      	movs	r2, #0
 800de6a:	2180      	movs	r1, #128	; 0x80
 800de6c:	f7f9 fb0e 	bl	800748c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800de76:	23c0      	movs	r3, #192	; 0xc0
 800de78:	2200      	movs	r2, #0
 800de7a:	2181      	movs	r1, #129	; 0x81
 800de7c:	f7f9 fb06 	bl	800748c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800de86:	f44f 7388 	mov.w	r3, #272	; 0x110
 800de8a:	2200      	movs	r2, #0
 800de8c:	2101      	movs	r1, #1
 800de8e:	f7f9 fafd 	bl	800748c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800de98:	f44f 7380 	mov.w	r3, #256	; 0x100
 800de9c:	2200      	movs	r2, #0
 800de9e:	2182      	movs	r1, #130	; 0x82
 800dea0:	f7f9 faf4 	bl	800748c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800dea4:	2300      	movs	r3, #0
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3708      	adds	r7, #8
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	20001334 	.word	0x20001334
 800deb4:	40005c00 	.word	0x40005c00

0800deb8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b084      	sub	sp, #16
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dec0:	2300      	movs	r3, #0
 800dec2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dec4:	2300      	movs	r3, #0
 800dec6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dece:	4618      	mov	r0, r3
 800ded0:	f7f7 ffd0 	bl	8005e74 <HAL_PCD_Start>
 800ded4:	4603      	mov	r3, r0
 800ded6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ded8:	7bfb      	ldrb	r3, [r7, #15]
 800deda:	4618      	mov	r0, r3
 800dedc:	f000 f944 	bl	800e168 <USBD_Get_USB_Status>
 800dee0:	4603      	mov	r3, r0
 800dee2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dee4:	7bbb      	ldrb	r3, [r7, #14]
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3710      	adds	r7, #16
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}

0800deee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800deee:	b580      	push	{r7, lr}
 800def0:	b084      	sub	sp, #16
 800def2:	af00      	add	r7, sp, #0
 800def4:	6078      	str	r0, [r7, #4]
 800def6:	4608      	mov	r0, r1
 800def8:	4611      	mov	r1, r2
 800defa:	461a      	mov	r2, r3
 800defc:	4603      	mov	r3, r0
 800defe:	70fb      	strb	r3, [r7, #3]
 800df00:	460b      	mov	r3, r1
 800df02:	70bb      	strb	r3, [r7, #2]
 800df04:	4613      	mov	r3, r2
 800df06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df08:	2300      	movs	r3, #0
 800df0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df0c:	2300      	movs	r3, #0
 800df0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800df16:	78bb      	ldrb	r3, [r7, #2]
 800df18:	883a      	ldrh	r2, [r7, #0]
 800df1a:	78f9      	ldrb	r1, [r7, #3]
 800df1c:	f7f8 f8ec 	bl	80060f8 <HAL_PCD_EP_Open>
 800df20:	4603      	mov	r3, r0
 800df22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df24:	7bfb      	ldrb	r3, [r7, #15]
 800df26:	4618      	mov	r0, r3
 800df28:	f000 f91e 	bl	800e168 <USBD_Get_USB_Status>
 800df2c:	4603      	mov	r3, r0
 800df2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df30:	7bbb      	ldrb	r3, [r7, #14]
}
 800df32:	4618      	mov	r0, r3
 800df34:	3710      	adds	r7, #16
 800df36:	46bd      	mov	sp, r7
 800df38:	bd80      	pop	{r7, pc}

0800df3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df3a:	b580      	push	{r7, lr}
 800df3c:	b084      	sub	sp, #16
 800df3e:	af00      	add	r7, sp, #0
 800df40:	6078      	str	r0, [r7, #4]
 800df42:	460b      	mov	r3, r1
 800df44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df46:	2300      	movs	r3, #0
 800df48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df4a:	2300      	movs	r3, #0
 800df4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800df54:	78fa      	ldrb	r2, [r7, #3]
 800df56:	4611      	mov	r1, r2
 800df58:	4618      	mov	r0, r3
 800df5a:	f7f8 f933 	bl	80061c4 <HAL_PCD_EP_Close>
 800df5e:	4603      	mov	r3, r0
 800df60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df62:	7bfb      	ldrb	r3, [r7, #15]
 800df64:	4618      	mov	r0, r3
 800df66:	f000 f8ff 	bl	800e168 <USBD_Get_USB_Status>
 800df6a:	4603      	mov	r3, r0
 800df6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df6e:	7bbb      	ldrb	r3, [r7, #14]
}
 800df70:	4618      	mov	r0, r3
 800df72:	3710      	adds	r7, #16
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}

0800df78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b084      	sub	sp, #16
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
 800df80:	460b      	mov	r3, r1
 800df82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df84:	2300      	movs	r3, #0
 800df86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df88:	2300      	movs	r3, #0
 800df8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800df92:	78fa      	ldrb	r2, [r7, #3]
 800df94:	4611      	mov	r1, r2
 800df96:	4618      	mov	r0, r3
 800df98:	f7f8 f9f3 	bl	8006382 <HAL_PCD_EP_SetStall>
 800df9c:	4603      	mov	r3, r0
 800df9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfa0:	7bfb      	ldrb	r3, [r7, #15]
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	f000 f8e0 	bl	800e168 <USBD_Get_USB_Status>
 800dfa8:	4603      	mov	r3, r0
 800dfaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dfac:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfae:	4618      	mov	r0, r3
 800dfb0:	3710      	adds	r7, #16
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	bd80      	pop	{r7, pc}

0800dfb6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dfb6:	b580      	push	{r7, lr}
 800dfb8:	b084      	sub	sp, #16
 800dfba:	af00      	add	r7, sp, #0
 800dfbc:	6078      	str	r0, [r7, #4]
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dfd0:	78fa      	ldrb	r2, [r7, #3]
 800dfd2:	4611      	mov	r1, r2
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f7f8 fa26 	bl	8006426 <HAL_PCD_EP_ClrStall>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfde:	7bfb      	ldrb	r3, [r7, #15]
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f000 f8c1 	bl	800e168 <USBD_Get_USB_Status>
 800dfe6:	4603      	mov	r3, r0
 800dfe8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dfea:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3710      	adds	r7, #16
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}

0800dff4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dff4:	b480      	push	{r7}
 800dff6:	b085      	sub	sp, #20
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	460b      	mov	r3, r1
 800dffe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e006:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e008:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	da0c      	bge.n	800e02a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e010:	78fb      	ldrb	r3, [r7, #3]
 800e012:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e016:	68f9      	ldr	r1, [r7, #12]
 800e018:	1c5a      	adds	r2, r3, #1
 800e01a:	4613      	mov	r3, r2
 800e01c:	009b      	lsls	r3, r3, #2
 800e01e:	4413      	add	r3, r2
 800e020:	00db      	lsls	r3, r3, #3
 800e022:	440b      	add	r3, r1
 800e024:	3302      	adds	r3, #2
 800e026:	781b      	ldrb	r3, [r3, #0]
 800e028:	e00b      	b.n	800e042 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e02a:	78fb      	ldrb	r3, [r7, #3]
 800e02c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e030:	68f9      	ldr	r1, [r7, #12]
 800e032:	4613      	mov	r3, r2
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	4413      	add	r3, r2
 800e038:	00db      	lsls	r3, r3, #3
 800e03a:	440b      	add	r3, r1
 800e03c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800e040:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e042:	4618      	mov	r0, r3
 800e044:	3714      	adds	r7, #20
 800e046:	46bd      	mov	sp, r7
 800e048:	bc80      	pop	{r7}
 800e04a:	4770      	bx	lr

0800e04c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b084      	sub	sp, #16
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
 800e054:	460b      	mov	r3, r1
 800e056:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e058:	2300      	movs	r3, #0
 800e05a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e05c:	2300      	movs	r3, #0
 800e05e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e066:	78fa      	ldrb	r2, [r7, #3]
 800e068:	4611      	mov	r1, r2
 800e06a:	4618      	mov	r0, r3
 800e06c:	f7f8 f81f 	bl	80060ae <HAL_PCD_SetAddress>
 800e070:	4603      	mov	r3, r0
 800e072:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e074:	7bfb      	ldrb	r3, [r7, #15]
 800e076:	4618      	mov	r0, r3
 800e078:	f000 f876 	bl	800e168 <USBD_Get_USB_Status>
 800e07c:	4603      	mov	r3, r0
 800e07e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e080:	7bbb      	ldrb	r3, [r7, #14]
}
 800e082:	4618      	mov	r0, r3
 800e084:	3710      	adds	r7, #16
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}

0800e08a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e08a:	b580      	push	{r7, lr}
 800e08c:	b086      	sub	sp, #24
 800e08e:	af00      	add	r7, sp, #0
 800e090:	60f8      	str	r0, [r7, #12]
 800e092:	607a      	str	r2, [r7, #4]
 800e094:	461a      	mov	r2, r3
 800e096:	460b      	mov	r3, r1
 800e098:	72fb      	strb	r3, [r7, #11]
 800e09a:	4613      	mov	r3, r2
 800e09c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e0ac:	893b      	ldrh	r3, [r7, #8]
 800e0ae:	7af9      	ldrb	r1, [r7, #11]
 800e0b0:	687a      	ldr	r2, [r7, #4]
 800e0b2:	f7f8 f923 	bl	80062fc <HAL_PCD_EP_Transmit>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0ba:	7dfb      	ldrb	r3, [r7, #23]
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f000 f853 	bl	800e168 <USBD_Get_USB_Status>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e0c6:	7dbb      	ldrb	r3, [r7, #22]
}
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	3718      	adds	r7, #24
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	bd80      	pop	{r7, pc}

0800e0d0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b086      	sub	sp, #24
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	60f8      	str	r0, [r7, #12]
 800e0d8:	607a      	str	r2, [r7, #4]
 800e0da:	461a      	mov	r2, r3
 800e0dc:	460b      	mov	r3, r1
 800e0de:	72fb      	strb	r3, [r7, #11]
 800e0e0:	4613      	mov	r3, r2
 800e0e2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e0f2:	893b      	ldrh	r3, [r7, #8]
 800e0f4:	7af9      	ldrb	r1, [r7, #11]
 800e0f6:	687a      	ldr	r2, [r7, #4]
 800e0f8:	f7f8 f8ac 	bl	8006254 <HAL_PCD_EP_Receive>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e100:	7dfb      	ldrb	r3, [r7, #23]
 800e102:	4618      	mov	r0, r3
 800e104:	f000 f830 	bl	800e168 <USBD_Get_USB_Status>
 800e108:	4603      	mov	r3, r0
 800e10a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e10c:	7dbb      	ldrb	r3, [r7, #22]
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3718      	adds	r7, #24
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}

0800e116 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e116:	b580      	push	{r7, lr}
 800e118:	b082      	sub	sp, #8
 800e11a:	af00      	add	r7, sp, #0
 800e11c:	6078      	str	r0, [r7, #4]
 800e11e:	460b      	mov	r3, r1
 800e120:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e128:	78fa      	ldrb	r2, [r7, #3]
 800e12a:	4611      	mov	r1, r2
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7f8 f8ce 	bl	80062ce <HAL_PCD_EP_GetRxCount>
 800e132:	4603      	mov	r3, r0
}
 800e134:	4618      	mov	r0, r3
 800e136:	3708      	adds	r7, #8
 800e138:	46bd      	mov	sp, r7
 800e13a:	bd80      	pop	{r7, pc}

0800e13c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b083      	sub	sp, #12
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e144:	4b02      	ldr	r3, [pc, #8]	; (800e150 <USBD_static_malloc+0x14>)
}
 800e146:	4618      	mov	r0, r3
 800e148:	370c      	adds	r7, #12
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bc80      	pop	{r7}
 800e14e:	4770      	bx	lr
 800e150:	20001620 	.word	0x20001620

0800e154 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e154:	b480      	push	{r7}
 800e156:	b083      	sub	sp, #12
 800e158:	af00      	add	r7, sp, #0
 800e15a:	6078      	str	r0, [r7, #4]

}
 800e15c:	bf00      	nop
 800e15e:	370c      	adds	r7, #12
 800e160:	46bd      	mov	sp, r7
 800e162:	bc80      	pop	{r7}
 800e164:	4770      	bx	lr
	...

0800e168 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e168:	b480      	push	{r7}
 800e16a:	b085      	sub	sp, #20
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	4603      	mov	r3, r0
 800e170:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e172:	2300      	movs	r3, #0
 800e174:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e176:	79fb      	ldrb	r3, [r7, #7]
 800e178:	2b03      	cmp	r3, #3
 800e17a:	d817      	bhi.n	800e1ac <USBD_Get_USB_Status+0x44>
 800e17c:	a201      	add	r2, pc, #4	; (adr r2, 800e184 <USBD_Get_USB_Status+0x1c>)
 800e17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e182:	bf00      	nop
 800e184:	0800e195 	.word	0x0800e195
 800e188:	0800e19b 	.word	0x0800e19b
 800e18c:	0800e1a1 	.word	0x0800e1a1
 800e190:	0800e1a7 	.word	0x0800e1a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e194:	2300      	movs	r3, #0
 800e196:	73fb      	strb	r3, [r7, #15]
    break;
 800e198:	e00b      	b.n	800e1b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e19a:	2302      	movs	r3, #2
 800e19c:	73fb      	strb	r3, [r7, #15]
    break;
 800e19e:	e008      	b.n	800e1b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	73fb      	strb	r3, [r7, #15]
    break;
 800e1a4:	e005      	b.n	800e1b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e1a6:	2302      	movs	r3, #2
 800e1a8:	73fb      	strb	r3, [r7, #15]
    break;
 800e1aa:	e002      	b.n	800e1b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e1ac:	2302      	movs	r3, #2
 800e1ae:	73fb      	strb	r3, [r7, #15]
    break;
 800e1b0:	bf00      	nop
  }
  return usb_status;
 800e1b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	3714      	adds	r7, #20
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	bc80      	pop	{r7}
 800e1bc:	4770      	bx	lr
 800e1be:	bf00      	nop

0800e1c0 <atof>:
 800e1c0:	2100      	movs	r1, #0
 800e1c2:	f001 bad5 	b.w	800f770 <strtod>
	...

0800e1c8 <__errno>:
 800e1c8:	4b01      	ldr	r3, [pc, #4]	; (800e1d0 <__errno+0x8>)
 800e1ca:	6818      	ldr	r0, [r3, #0]
 800e1cc:	4770      	bx	lr
 800e1ce:	bf00      	nop
 800e1d0:	20000814 	.word	0x20000814

0800e1d4 <__libc_init_array>:
 800e1d4:	b570      	push	{r4, r5, r6, lr}
 800e1d6:	2600      	movs	r6, #0
 800e1d8:	4d0c      	ldr	r5, [pc, #48]	; (800e20c <__libc_init_array+0x38>)
 800e1da:	4c0d      	ldr	r4, [pc, #52]	; (800e210 <__libc_init_array+0x3c>)
 800e1dc:	1b64      	subs	r4, r4, r5
 800e1de:	10a4      	asrs	r4, r4, #2
 800e1e0:	42a6      	cmp	r6, r4
 800e1e2:	d109      	bne.n	800e1f8 <__libc_init_array+0x24>
 800e1e4:	f004 fa30 	bl	8012648 <_init>
 800e1e8:	2600      	movs	r6, #0
 800e1ea:	4d0a      	ldr	r5, [pc, #40]	; (800e214 <__libc_init_array+0x40>)
 800e1ec:	4c0a      	ldr	r4, [pc, #40]	; (800e218 <__libc_init_array+0x44>)
 800e1ee:	1b64      	subs	r4, r4, r5
 800e1f0:	10a4      	asrs	r4, r4, #2
 800e1f2:	42a6      	cmp	r6, r4
 800e1f4:	d105      	bne.n	800e202 <__libc_init_array+0x2e>
 800e1f6:	bd70      	pop	{r4, r5, r6, pc}
 800e1f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1fc:	4798      	blx	r3
 800e1fe:	3601      	adds	r6, #1
 800e200:	e7ee      	b.n	800e1e0 <__libc_init_array+0xc>
 800e202:	f855 3b04 	ldr.w	r3, [r5], #4
 800e206:	4798      	blx	r3
 800e208:	3601      	adds	r6, #1
 800e20a:	e7f2      	b.n	800e1f2 <__libc_init_array+0x1e>
 800e20c:	08012cb0 	.word	0x08012cb0
 800e210:	08012cb0 	.word	0x08012cb0
 800e214:	08012cb0 	.word	0x08012cb0
 800e218:	08012cb4 	.word	0x08012cb4

0800e21c <memcpy>:
 800e21c:	440a      	add	r2, r1
 800e21e:	4291      	cmp	r1, r2
 800e220:	f100 33ff 	add.w	r3, r0, #4294967295
 800e224:	d100      	bne.n	800e228 <memcpy+0xc>
 800e226:	4770      	bx	lr
 800e228:	b510      	push	{r4, lr}
 800e22a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e22e:	4291      	cmp	r1, r2
 800e230:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e234:	d1f9      	bne.n	800e22a <memcpy+0xe>
 800e236:	bd10      	pop	{r4, pc}

0800e238 <memset>:
 800e238:	4603      	mov	r3, r0
 800e23a:	4402      	add	r2, r0
 800e23c:	4293      	cmp	r3, r2
 800e23e:	d100      	bne.n	800e242 <memset+0xa>
 800e240:	4770      	bx	lr
 800e242:	f803 1b01 	strb.w	r1, [r3], #1
 800e246:	e7f9      	b.n	800e23c <memset+0x4>

0800e248 <__cvt>:
 800e248:	2b00      	cmp	r3, #0
 800e24a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e24e:	461f      	mov	r7, r3
 800e250:	bfbb      	ittet	lt
 800e252:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e256:	461f      	movlt	r7, r3
 800e258:	2300      	movge	r3, #0
 800e25a:	232d      	movlt	r3, #45	; 0x2d
 800e25c:	b088      	sub	sp, #32
 800e25e:	4614      	mov	r4, r2
 800e260:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e262:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e264:	7013      	strb	r3, [r2, #0]
 800e266:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e268:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800e26c:	f023 0820 	bic.w	r8, r3, #32
 800e270:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e274:	d005      	beq.n	800e282 <__cvt+0x3a>
 800e276:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e27a:	d100      	bne.n	800e27e <__cvt+0x36>
 800e27c:	3501      	adds	r5, #1
 800e27e:	2302      	movs	r3, #2
 800e280:	e000      	b.n	800e284 <__cvt+0x3c>
 800e282:	2303      	movs	r3, #3
 800e284:	aa07      	add	r2, sp, #28
 800e286:	9204      	str	r2, [sp, #16]
 800e288:	aa06      	add	r2, sp, #24
 800e28a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e28e:	e9cd 3500 	strd	r3, r5, [sp]
 800e292:	4622      	mov	r2, r4
 800e294:	463b      	mov	r3, r7
 800e296:	f001 fb7f 	bl	800f998 <_dtoa_r>
 800e29a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e29e:	4606      	mov	r6, r0
 800e2a0:	d102      	bne.n	800e2a8 <__cvt+0x60>
 800e2a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e2a4:	07db      	lsls	r3, r3, #31
 800e2a6:	d522      	bpl.n	800e2ee <__cvt+0xa6>
 800e2a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e2ac:	eb06 0905 	add.w	r9, r6, r5
 800e2b0:	d110      	bne.n	800e2d4 <__cvt+0x8c>
 800e2b2:	7833      	ldrb	r3, [r6, #0]
 800e2b4:	2b30      	cmp	r3, #48	; 0x30
 800e2b6:	d10a      	bne.n	800e2ce <__cvt+0x86>
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	4620      	mov	r0, r4
 800e2be:	4639      	mov	r1, r7
 800e2c0:	f7f2 fb94 	bl	80009ec <__aeabi_dcmpeq>
 800e2c4:	b918      	cbnz	r0, 800e2ce <__cvt+0x86>
 800e2c6:	f1c5 0501 	rsb	r5, r5, #1
 800e2ca:	f8ca 5000 	str.w	r5, [sl]
 800e2ce:	f8da 3000 	ldr.w	r3, [sl]
 800e2d2:	4499      	add	r9, r3
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	4620      	mov	r0, r4
 800e2da:	4639      	mov	r1, r7
 800e2dc:	f7f2 fb86 	bl	80009ec <__aeabi_dcmpeq>
 800e2e0:	b108      	cbz	r0, 800e2e6 <__cvt+0x9e>
 800e2e2:	f8cd 901c 	str.w	r9, [sp, #28]
 800e2e6:	2230      	movs	r2, #48	; 0x30
 800e2e8:	9b07      	ldr	r3, [sp, #28]
 800e2ea:	454b      	cmp	r3, r9
 800e2ec:	d307      	bcc.n	800e2fe <__cvt+0xb6>
 800e2ee:	4630      	mov	r0, r6
 800e2f0:	9b07      	ldr	r3, [sp, #28]
 800e2f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e2f4:	1b9b      	subs	r3, r3, r6
 800e2f6:	6013      	str	r3, [r2, #0]
 800e2f8:	b008      	add	sp, #32
 800e2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2fe:	1c59      	adds	r1, r3, #1
 800e300:	9107      	str	r1, [sp, #28]
 800e302:	701a      	strb	r2, [r3, #0]
 800e304:	e7f0      	b.n	800e2e8 <__cvt+0xa0>

0800e306 <__exponent>:
 800e306:	4603      	mov	r3, r0
 800e308:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e30a:	2900      	cmp	r1, #0
 800e30c:	f803 2b02 	strb.w	r2, [r3], #2
 800e310:	bfb6      	itet	lt
 800e312:	222d      	movlt	r2, #45	; 0x2d
 800e314:	222b      	movge	r2, #43	; 0x2b
 800e316:	4249      	neglt	r1, r1
 800e318:	2909      	cmp	r1, #9
 800e31a:	7042      	strb	r2, [r0, #1]
 800e31c:	dd2b      	ble.n	800e376 <__exponent+0x70>
 800e31e:	f10d 0407 	add.w	r4, sp, #7
 800e322:	46a4      	mov	ip, r4
 800e324:	270a      	movs	r7, #10
 800e326:	fb91 f6f7 	sdiv	r6, r1, r7
 800e32a:	460a      	mov	r2, r1
 800e32c:	46a6      	mov	lr, r4
 800e32e:	fb07 1516 	mls	r5, r7, r6, r1
 800e332:	2a63      	cmp	r2, #99	; 0x63
 800e334:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800e338:	4631      	mov	r1, r6
 800e33a:	f104 34ff 	add.w	r4, r4, #4294967295
 800e33e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e342:	dcf0      	bgt.n	800e326 <__exponent+0x20>
 800e344:	3130      	adds	r1, #48	; 0x30
 800e346:	f1ae 0502 	sub.w	r5, lr, #2
 800e34a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e34e:	4629      	mov	r1, r5
 800e350:	1c44      	adds	r4, r0, #1
 800e352:	4561      	cmp	r1, ip
 800e354:	d30a      	bcc.n	800e36c <__exponent+0x66>
 800e356:	f10d 0209 	add.w	r2, sp, #9
 800e35a:	eba2 020e 	sub.w	r2, r2, lr
 800e35e:	4565      	cmp	r5, ip
 800e360:	bf88      	it	hi
 800e362:	2200      	movhi	r2, #0
 800e364:	4413      	add	r3, r2
 800e366:	1a18      	subs	r0, r3, r0
 800e368:	b003      	add	sp, #12
 800e36a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e36c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e370:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e374:	e7ed      	b.n	800e352 <__exponent+0x4c>
 800e376:	2330      	movs	r3, #48	; 0x30
 800e378:	3130      	adds	r1, #48	; 0x30
 800e37a:	7083      	strb	r3, [r0, #2]
 800e37c:	70c1      	strb	r1, [r0, #3]
 800e37e:	1d03      	adds	r3, r0, #4
 800e380:	e7f1      	b.n	800e366 <__exponent+0x60>
	...

0800e384 <_printf_float>:
 800e384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e388:	b091      	sub	sp, #68	; 0x44
 800e38a:	460c      	mov	r4, r1
 800e38c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800e390:	4616      	mov	r6, r2
 800e392:	461f      	mov	r7, r3
 800e394:	4605      	mov	r5, r0
 800e396:	f002 fc65 	bl	8010c64 <_localeconv_r>
 800e39a:	6803      	ldr	r3, [r0, #0]
 800e39c:	4618      	mov	r0, r3
 800e39e:	9309      	str	r3, [sp, #36]	; 0x24
 800e3a0:	f7f1 fef8 	bl	8000194 <strlen>
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	930e      	str	r3, [sp, #56]	; 0x38
 800e3a8:	f8d8 3000 	ldr.w	r3, [r8]
 800e3ac:	900a      	str	r0, [sp, #40]	; 0x28
 800e3ae:	3307      	adds	r3, #7
 800e3b0:	f023 0307 	bic.w	r3, r3, #7
 800e3b4:	f103 0208 	add.w	r2, r3, #8
 800e3b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e3bc:	f8d4 b000 	ldr.w	fp, [r4]
 800e3c0:	f8c8 2000 	str.w	r2, [r8]
 800e3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3c8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e3cc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800e3d0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800e3d4:	930b      	str	r3, [sp, #44]	; 0x2c
 800e3d6:	f04f 32ff 	mov.w	r2, #4294967295
 800e3da:	4640      	mov	r0, r8
 800e3dc:	4b9c      	ldr	r3, [pc, #624]	; (800e650 <_printf_float+0x2cc>)
 800e3de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3e0:	f7f2 fb36 	bl	8000a50 <__aeabi_dcmpun>
 800e3e4:	bb70      	cbnz	r0, 800e444 <_printf_float+0xc0>
 800e3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800e3ea:	4640      	mov	r0, r8
 800e3ec:	4b98      	ldr	r3, [pc, #608]	; (800e650 <_printf_float+0x2cc>)
 800e3ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3f0:	f7f2 fb10 	bl	8000a14 <__aeabi_dcmple>
 800e3f4:	bb30      	cbnz	r0, 800e444 <_printf_float+0xc0>
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	4640      	mov	r0, r8
 800e3fc:	4651      	mov	r1, sl
 800e3fe:	f7f2 faff 	bl	8000a00 <__aeabi_dcmplt>
 800e402:	b110      	cbz	r0, 800e40a <_printf_float+0x86>
 800e404:	232d      	movs	r3, #45	; 0x2d
 800e406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e40a:	4b92      	ldr	r3, [pc, #584]	; (800e654 <_printf_float+0x2d0>)
 800e40c:	4892      	ldr	r0, [pc, #584]	; (800e658 <_printf_float+0x2d4>)
 800e40e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e412:	bf94      	ite	ls
 800e414:	4698      	movls	r8, r3
 800e416:	4680      	movhi	r8, r0
 800e418:	2303      	movs	r3, #3
 800e41a:	f04f 0a00 	mov.w	sl, #0
 800e41e:	6123      	str	r3, [r4, #16]
 800e420:	f02b 0304 	bic.w	r3, fp, #4
 800e424:	6023      	str	r3, [r4, #0]
 800e426:	4633      	mov	r3, r6
 800e428:	4621      	mov	r1, r4
 800e42a:	4628      	mov	r0, r5
 800e42c:	9700      	str	r7, [sp, #0]
 800e42e:	aa0f      	add	r2, sp, #60	; 0x3c
 800e430:	f000 f9d4 	bl	800e7dc <_printf_common>
 800e434:	3001      	adds	r0, #1
 800e436:	f040 8090 	bne.w	800e55a <_printf_float+0x1d6>
 800e43a:	f04f 30ff 	mov.w	r0, #4294967295
 800e43e:	b011      	add	sp, #68	; 0x44
 800e440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e444:	4642      	mov	r2, r8
 800e446:	4653      	mov	r3, sl
 800e448:	4640      	mov	r0, r8
 800e44a:	4651      	mov	r1, sl
 800e44c:	f7f2 fb00 	bl	8000a50 <__aeabi_dcmpun>
 800e450:	b148      	cbz	r0, 800e466 <_printf_float+0xe2>
 800e452:	f1ba 0f00 	cmp.w	sl, #0
 800e456:	bfb8      	it	lt
 800e458:	232d      	movlt	r3, #45	; 0x2d
 800e45a:	4880      	ldr	r0, [pc, #512]	; (800e65c <_printf_float+0x2d8>)
 800e45c:	bfb8      	it	lt
 800e45e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e462:	4b7f      	ldr	r3, [pc, #508]	; (800e660 <_printf_float+0x2dc>)
 800e464:	e7d3      	b.n	800e40e <_printf_float+0x8a>
 800e466:	6863      	ldr	r3, [r4, #4]
 800e468:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e46c:	1c5a      	adds	r2, r3, #1
 800e46e:	d142      	bne.n	800e4f6 <_printf_float+0x172>
 800e470:	2306      	movs	r3, #6
 800e472:	6063      	str	r3, [r4, #4]
 800e474:	2200      	movs	r2, #0
 800e476:	9206      	str	r2, [sp, #24]
 800e478:	aa0e      	add	r2, sp, #56	; 0x38
 800e47a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800e47e:	aa0d      	add	r2, sp, #52	; 0x34
 800e480:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800e484:	9203      	str	r2, [sp, #12]
 800e486:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e48a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e48e:	6023      	str	r3, [r4, #0]
 800e490:	6863      	ldr	r3, [r4, #4]
 800e492:	4642      	mov	r2, r8
 800e494:	9300      	str	r3, [sp, #0]
 800e496:	4628      	mov	r0, r5
 800e498:	4653      	mov	r3, sl
 800e49a:	910b      	str	r1, [sp, #44]	; 0x2c
 800e49c:	f7ff fed4 	bl	800e248 <__cvt>
 800e4a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e4a2:	4680      	mov	r8, r0
 800e4a4:	2947      	cmp	r1, #71	; 0x47
 800e4a6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e4a8:	d108      	bne.n	800e4bc <_printf_float+0x138>
 800e4aa:	1cc8      	adds	r0, r1, #3
 800e4ac:	db02      	blt.n	800e4b4 <_printf_float+0x130>
 800e4ae:	6863      	ldr	r3, [r4, #4]
 800e4b0:	4299      	cmp	r1, r3
 800e4b2:	dd40      	ble.n	800e536 <_printf_float+0x1b2>
 800e4b4:	f1a9 0902 	sub.w	r9, r9, #2
 800e4b8:	fa5f f989 	uxtb.w	r9, r9
 800e4bc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e4c0:	d81f      	bhi.n	800e502 <_printf_float+0x17e>
 800e4c2:	464a      	mov	r2, r9
 800e4c4:	3901      	subs	r1, #1
 800e4c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e4ca:	910d      	str	r1, [sp, #52]	; 0x34
 800e4cc:	f7ff ff1b 	bl	800e306 <__exponent>
 800e4d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e4d2:	4682      	mov	sl, r0
 800e4d4:	1813      	adds	r3, r2, r0
 800e4d6:	2a01      	cmp	r2, #1
 800e4d8:	6123      	str	r3, [r4, #16]
 800e4da:	dc02      	bgt.n	800e4e2 <_printf_float+0x15e>
 800e4dc:	6822      	ldr	r2, [r4, #0]
 800e4de:	07d2      	lsls	r2, r2, #31
 800e4e0:	d501      	bpl.n	800e4e6 <_printf_float+0x162>
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	6123      	str	r3, [r4, #16]
 800e4e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d09b      	beq.n	800e426 <_printf_float+0xa2>
 800e4ee:	232d      	movs	r3, #45	; 0x2d
 800e4f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e4f4:	e797      	b.n	800e426 <_printf_float+0xa2>
 800e4f6:	2947      	cmp	r1, #71	; 0x47
 800e4f8:	d1bc      	bne.n	800e474 <_printf_float+0xf0>
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d1ba      	bne.n	800e474 <_printf_float+0xf0>
 800e4fe:	2301      	movs	r3, #1
 800e500:	e7b7      	b.n	800e472 <_printf_float+0xee>
 800e502:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e506:	d118      	bne.n	800e53a <_printf_float+0x1b6>
 800e508:	2900      	cmp	r1, #0
 800e50a:	6863      	ldr	r3, [r4, #4]
 800e50c:	dd0b      	ble.n	800e526 <_printf_float+0x1a2>
 800e50e:	6121      	str	r1, [r4, #16]
 800e510:	b913      	cbnz	r3, 800e518 <_printf_float+0x194>
 800e512:	6822      	ldr	r2, [r4, #0]
 800e514:	07d0      	lsls	r0, r2, #31
 800e516:	d502      	bpl.n	800e51e <_printf_float+0x19a>
 800e518:	3301      	adds	r3, #1
 800e51a:	440b      	add	r3, r1
 800e51c:	6123      	str	r3, [r4, #16]
 800e51e:	f04f 0a00 	mov.w	sl, #0
 800e522:	65a1      	str	r1, [r4, #88]	; 0x58
 800e524:	e7df      	b.n	800e4e6 <_printf_float+0x162>
 800e526:	b913      	cbnz	r3, 800e52e <_printf_float+0x1aa>
 800e528:	6822      	ldr	r2, [r4, #0]
 800e52a:	07d2      	lsls	r2, r2, #31
 800e52c:	d501      	bpl.n	800e532 <_printf_float+0x1ae>
 800e52e:	3302      	adds	r3, #2
 800e530:	e7f4      	b.n	800e51c <_printf_float+0x198>
 800e532:	2301      	movs	r3, #1
 800e534:	e7f2      	b.n	800e51c <_printf_float+0x198>
 800e536:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e53a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e53c:	4299      	cmp	r1, r3
 800e53e:	db05      	blt.n	800e54c <_printf_float+0x1c8>
 800e540:	6823      	ldr	r3, [r4, #0]
 800e542:	6121      	str	r1, [r4, #16]
 800e544:	07d8      	lsls	r0, r3, #31
 800e546:	d5ea      	bpl.n	800e51e <_printf_float+0x19a>
 800e548:	1c4b      	adds	r3, r1, #1
 800e54a:	e7e7      	b.n	800e51c <_printf_float+0x198>
 800e54c:	2900      	cmp	r1, #0
 800e54e:	bfcc      	ite	gt
 800e550:	2201      	movgt	r2, #1
 800e552:	f1c1 0202 	rsble	r2, r1, #2
 800e556:	4413      	add	r3, r2
 800e558:	e7e0      	b.n	800e51c <_printf_float+0x198>
 800e55a:	6823      	ldr	r3, [r4, #0]
 800e55c:	055a      	lsls	r2, r3, #21
 800e55e:	d407      	bmi.n	800e570 <_printf_float+0x1ec>
 800e560:	6923      	ldr	r3, [r4, #16]
 800e562:	4642      	mov	r2, r8
 800e564:	4631      	mov	r1, r6
 800e566:	4628      	mov	r0, r5
 800e568:	47b8      	blx	r7
 800e56a:	3001      	adds	r0, #1
 800e56c:	d12b      	bne.n	800e5c6 <_printf_float+0x242>
 800e56e:	e764      	b.n	800e43a <_printf_float+0xb6>
 800e570:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e574:	f240 80dd 	bls.w	800e732 <_printf_float+0x3ae>
 800e578:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e57c:	2200      	movs	r2, #0
 800e57e:	2300      	movs	r3, #0
 800e580:	f7f2 fa34 	bl	80009ec <__aeabi_dcmpeq>
 800e584:	2800      	cmp	r0, #0
 800e586:	d033      	beq.n	800e5f0 <_printf_float+0x26c>
 800e588:	2301      	movs	r3, #1
 800e58a:	4631      	mov	r1, r6
 800e58c:	4628      	mov	r0, r5
 800e58e:	4a35      	ldr	r2, [pc, #212]	; (800e664 <_printf_float+0x2e0>)
 800e590:	47b8      	blx	r7
 800e592:	3001      	adds	r0, #1
 800e594:	f43f af51 	beq.w	800e43a <_printf_float+0xb6>
 800e598:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e59c:	429a      	cmp	r2, r3
 800e59e:	db02      	blt.n	800e5a6 <_printf_float+0x222>
 800e5a0:	6823      	ldr	r3, [r4, #0]
 800e5a2:	07d8      	lsls	r0, r3, #31
 800e5a4:	d50f      	bpl.n	800e5c6 <_printf_float+0x242>
 800e5a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e5aa:	4631      	mov	r1, r6
 800e5ac:	4628      	mov	r0, r5
 800e5ae:	47b8      	blx	r7
 800e5b0:	3001      	adds	r0, #1
 800e5b2:	f43f af42 	beq.w	800e43a <_printf_float+0xb6>
 800e5b6:	f04f 0800 	mov.w	r8, #0
 800e5ba:	f104 091a 	add.w	r9, r4, #26
 800e5be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5c0:	3b01      	subs	r3, #1
 800e5c2:	4543      	cmp	r3, r8
 800e5c4:	dc09      	bgt.n	800e5da <_printf_float+0x256>
 800e5c6:	6823      	ldr	r3, [r4, #0]
 800e5c8:	079b      	lsls	r3, r3, #30
 800e5ca:	f100 8102 	bmi.w	800e7d2 <_printf_float+0x44e>
 800e5ce:	68e0      	ldr	r0, [r4, #12]
 800e5d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e5d2:	4298      	cmp	r0, r3
 800e5d4:	bfb8      	it	lt
 800e5d6:	4618      	movlt	r0, r3
 800e5d8:	e731      	b.n	800e43e <_printf_float+0xba>
 800e5da:	2301      	movs	r3, #1
 800e5dc:	464a      	mov	r2, r9
 800e5de:	4631      	mov	r1, r6
 800e5e0:	4628      	mov	r0, r5
 800e5e2:	47b8      	blx	r7
 800e5e4:	3001      	adds	r0, #1
 800e5e6:	f43f af28 	beq.w	800e43a <_printf_float+0xb6>
 800e5ea:	f108 0801 	add.w	r8, r8, #1
 800e5ee:	e7e6      	b.n	800e5be <_printf_float+0x23a>
 800e5f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	dc38      	bgt.n	800e668 <_printf_float+0x2e4>
 800e5f6:	2301      	movs	r3, #1
 800e5f8:	4631      	mov	r1, r6
 800e5fa:	4628      	mov	r0, r5
 800e5fc:	4a19      	ldr	r2, [pc, #100]	; (800e664 <_printf_float+0x2e0>)
 800e5fe:	47b8      	blx	r7
 800e600:	3001      	adds	r0, #1
 800e602:	f43f af1a 	beq.w	800e43a <_printf_float+0xb6>
 800e606:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e60a:	4313      	orrs	r3, r2
 800e60c:	d102      	bne.n	800e614 <_printf_float+0x290>
 800e60e:	6823      	ldr	r3, [r4, #0]
 800e610:	07d9      	lsls	r1, r3, #31
 800e612:	d5d8      	bpl.n	800e5c6 <_printf_float+0x242>
 800e614:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e618:	4631      	mov	r1, r6
 800e61a:	4628      	mov	r0, r5
 800e61c:	47b8      	blx	r7
 800e61e:	3001      	adds	r0, #1
 800e620:	f43f af0b 	beq.w	800e43a <_printf_float+0xb6>
 800e624:	f04f 0900 	mov.w	r9, #0
 800e628:	f104 0a1a 	add.w	sl, r4, #26
 800e62c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e62e:	425b      	negs	r3, r3
 800e630:	454b      	cmp	r3, r9
 800e632:	dc01      	bgt.n	800e638 <_printf_float+0x2b4>
 800e634:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e636:	e794      	b.n	800e562 <_printf_float+0x1de>
 800e638:	2301      	movs	r3, #1
 800e63a:	4652      	mov	r2, sl
 800e63c:	4631      	mov	r1, r6
 800e63e:	4628      	mov	r0, r5
 800e640:	47b8      	blx	r7
 800e642:	3001      	adds	r0, #1
 800e644:	f43f aef9 	beq.w	800e43a <_printf_float+0xb6>
 800e648:	f109 0901 	add.w	r9, r9, #1
 800e64c:	e7ee      	b.n	800e62c <_printf_float+0x2a8>
 800e64e:	bf00      	nop
 800e650:	7fefffff 	.word	0x7fefffff
 800e654:	080127b0 	.word	0x080127b0
 800e658:	080127b4 	.word	0x080127b4
 800e65c:	080127bc 	.word	0x080127bc
 800e660:	080127b8 	.word	0x080127b8
 800e664:	080127c0 	.word	0x080127c0
 800e668:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e66a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e66c:	429a      	cmp	r2, r3
 800e66e:	bfa8      	it	ge
 800e670:	461a      	movge	r2, r3
 800e672:	2a00      	cmp	r2, #0
 800e674:	4691      	mov	r9, r2
 800e676:	dc37      	bgt.n	800e6e8 <_printf_float+0x364>
 800e678:	f04f 0b00 	mov.w	fp, #0
 800e67c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e680:	f104 021a 	add.w	r2, r4, #26
 800e684:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e688:	ebaa 0309 	sub.w	r3, sl, r9
 800e68c:	455b      	cmp	r3, fp
 800e68e:	dc33      	bgt.n	800e6f8 <_printf_float+0x374>
 800e690:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e694:	429a      	cmp	r2, r3
 800e696:	db3b      	blt.n	800e710 <_printf_float+0x38c>
 800e698:	6823      	ldr	r3, [r4, #0]
 800e69a:	07da      	lsls	r2, r3, #31
 800e69c:	d438      	bmi.n	800e710 <_printf_float+0x38c>
 800e69e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e6a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e6a2:	eba3 020a 	sub.w	r2, r3, sl
 800e6a6:	eba3 0901 	sub.w	r9, r3, r1
 800e6aa:	4591      	cmp	r9, r2
 800e6ac:	bfa8      	it	ge
 800e6ae:	4691      	movge	r9, r2
 800e6b0:	f1b9 0f00 	cmp.w	r9, #0
 800e6b4:	dc34      	bgt.n	800e720 <_printf_float+0x39c>
 800e6b6:	f04f 0800 	mov.w	r8, #0
 800e6ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6be:	f104 0a1a 	add.w	sl, r4, #26
 800e6c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e6c6:	1a9b      	subs	r3, r3, r2
 800e6c8:	eba3 0309 	sub.w	r3, r3, r9
 800e6cc:	4543      	cmp	r3, r8
 800e6ce:	f77f af7a 	ble.w	800e5c6 <_printf_float+0x242>
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	4652      	mov	r2, sl
 800e6d6:	4631      	mov	r1, r6
 800e6d8:	4628      	mov	r0, r5
 800e6da:	47b8      	blx	r7
 800e6dc:	3001      	adds	r0, #1
 800e6de:	f43f aeac 	beq.w	800e43a <_printf_float+0xb6>
 800e6e2:	f108 0801 	add.w	r8, r8, #1
 800e6e6:	e7ec      	b.n	800e6c2 <_printf_float+0x33e>
 800e6e8:	4613      	mov	r3, r2
 800e6ea:	4631      	mov	r1, r6
 800e6ec:	4642      	mov	r2, r8
 800e6ee:	4628      	mov	r0, r5
 800e6f0:	47b8      	blx	r7
 800e6f2:	3001      	adds	r0, #1
 800e6f4:	d1c0      	bne.n	800e678 <_printf_float+0x2f4>
 800e6f6:	e6a0      	b.n	800e43a <_printf_float+0xb6>
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	4631      	mov	r1, r6
 800e6fc:	4628      	mov	r0, r5
 800e6fe:	920b      	str	r2, [sp, #44]	; 0x2c
 800e700:	47b8      	blx	r7
 800e702:	3001      	adds	r0, #1
 800e704:	f43f ae99 	beq.w	800e43a <_printf_float+0xb6>
 800e708:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e70a:	f10b 0b01 	add.w	fp, fp, #1
 800e70e:	e7b9      	b.n	800e684 <_printf_float+0x300>
 800e710:	4631      	mov	r1, r6
 800e712:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e716:	4628      	mov	r0, r5
 800e718:	47b8      	blx	r7
 800e71a:	3001      	adds	r0, #1
 800e71c:	d1bf      	bne.n	800e69e <_printf_float+0x31a>
 800e71e:	e68c      	b.n	800e43a <_printf_float+0xb6>
 800e720:	464b      	mov	r3, r9
 800e722:	4631      	mov	r1, r6
 800e724:	4628      	mov	r0, r5
 800e726:	eb08 020a 	add.w	r2, r8, sl
 800e72a:	47b8      	blx	r7
 800e72c:	3001      	adds	r0, #1
 800e72e:	d1c2      	bne.n	800e6b6 <_printf_float+0x332>
 800e730:	e683      	b.n	800e43a <_printf_float+0xb6>
 800e732:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e734:	2a01      	cmp	r2, #1
 800e736:	dc01      	bgt.n	800e73c <_printf_float+0x3b8>
 800e738:	07db      	lsls	r3, r3, #31
 800e73a:	d537      	bpl.n	800e7ac <_printf_float+0x428>
 800e73c:	2301      	movs	r3, #1
 800e73e:	4642      	mov	r2, r8
 800e740:	4631      	mov	r1, r6
 800e742:	4628      	mov	r0, r5
 800e744:	47b8      	blx	r7
 800e746:	3001      	adds	r0, #1
 800e748:	f43f ae77 	beq.w	800e43a <_printf_float+0xb6>
 800e74c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e750:	4631      	mov	r1, r6
 800e752:	4628      	mov	r0, r5
 800e754:	47b8      	blx	r7
 800e756:	3001      	adds	r0, #1
 800e758:	f43f ae6f 	beq.w	800e43a <_printf_float+0xb6>
 800e75c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e760:	2200      	movs	r2, #0
 800e762:	2300      	movs	r3, #0
 800e764:	f7f2 f942 	bl	80009ec <__aeabi_dcmpeq>
 800e768:	b9d8      	cbnz	r0, 800e7a2 <_printf_float+0x41e>
 800e76a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e76c:	f108 0201 	add.w	r2, r8, #1
 800e770:	3b01      	subs	r3, #1
 800e772:	4631      	mov	r1, r6
 800e774:	4628      	mov	r0, r5
 800e776:	47b8      	blx	r7
 800e778:	3001      	adds	r0, #1
 800e77a:	d10e      	bne.n	800e79a <_printf_float+0x416>
 800e77c:	e65d      	b.n	800e43a <_printf_float+0xb6>
 800e77e:	2301      	movs	r3, #1
 800e780:	464a      	mov	r2, r9
 800e782:	4631      	mov	r1, r6
 800e784:	4628      	mov	r0, r5
 800e786:	47b8      	blx	r7
 800e788:	3001      	adds	r0, #1
 800e78a:	f43f ae56 	beq.w	800e43a <_printf_float+0xb6>
 800e78e:	f108 0801 	add.w	r8, r8, #1
 800e792:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e794:	3b01      	subs	r3, #1
 800e796:	4543      	cmp	r3, r8
 800e798:	dcf1      	bgt.n	800e77e <_printf_float+0x3fa>
 800e79a:	4653      	mov	r3, sl
 800e79c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e7a0:	e6e0      	b.n	800e564 <_printf_float+0x1e0>
 800e7a2:	f04f 0800 	mov.w	r8, #0
 800e7a6:	f104 091a 	add.w	r9, r4, #26
 800e7aa:	e7f2      	b.n	800e792 <_printf_float+0x40e>
 800e7ac:	2301      	movs	r3, #1
 800e7ae:	4642      	mov	r2, r8
 800e7b0:	e7df      	b.n	800e772 <_printf_float+0x3ee>
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	464a      	mov	r2, r9
 800e7b6:	4631      	mov	r1, r6
 800e7b8:	4628      	mov	r0, r5
 800e7ba:	47b8      	blx	r7
 800e7bc:	3001      	adds	r0, #1
 800e7be:	f43f ae3c 	beq.w	800e43a <_printf_float+0xb6>
 800e7c2:	f108 0801 	add.w	r8, r8, #1
 800e7c6:	68e3      	ldr	r3, [r4, #12]
 800e7c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e7ca:	1a5b      	subs	r3, r3, r1
 800e7cc:	4543      	cmp	r3, r8
 800e7ce:	dcf0      	bgt.n	800e7b2 <_printf_float+0x42e>
 800e7d0:	e6fd      	b.n	800e5ce <_printf_float+0x24a>
 800e7d2:	f04f 0800 	mov.w	r8, #0
 800e7d6:	f104 0919 	add.w	r9, r4, #25
 800e7da:	e7f4      	b.n	800e7c6 <_printf_float+0x442>

0800e7dc <_printf_common>:
 800e7dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7e0:	4616      	mov	r6, r2
 800e7e2:	4699      	mov	r9, r3
 800e7e4:	688a      	ldr	r2, [r1, #8]
 800e7e6:	690b      	ldr	r3, [r1, #16]
 800e7e8:	4607      	mov	r7, r0
 800e7ea:	4293      	cmp	r3, r2
 800e7ec:	bfb8      	it	lt
 800e7ee:	4613      	movlt	r3, r2
 800e7f0:	6033      	str	r3, [r6, #0]
 800e7f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e7f6:	460c      	mov	r4, r1
 800e7f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e7fc:	b10a      	cbz	r2, 800e802 <_printf_common+0x26>
 800e7fe:	3301      	adds	r3, #1
 800e800:	6033      	str	r3, [r6, #0]
 800e802:	6823      	ldr	r3, [r4, #0]
 800e804:	0699      	lsls	r1, r3, #26
 800e806:	bf42      	ittt	mi
 800e808:	6833      	ldrmi	r3, [r6, #0]
 800e80a:	3302      	addmi	r3, #2
 800e80c:	6033      	strmi	r3, [r6, #0]
 800e80e:	6825      	ldr	r5, [r4, #0]
 800e810:	f015 0506 	ands.w	r5, r5, #6
 800e814:	d106      	bne.n	800e824 <_printf_common+0x48>
 800e816:	f104 0a19 	add.w	sl, r4, #25
 800e81a:	68e3      	ldr	r3, [r4, #12]
 800e81c:	6832      	ldr	r2, [r6, #0]
 800e81e:	1a9b      	subs	r3, r3, r2
 800e820:	42ab      	cmp	r3, r5
 800e822:	dc28      	bgt.n	800e876 <_printf_common+0x9a>
 800e824:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e828:	1e13      	subs	r3, r2, #0
 800e82a:	6822      	ldr	r2, [r4, #0]
 800e82c:	bf18      	it	ne
 800e82e:	2301      	movne	r3, #1
 800e830:	0692      	lsls	r2, r2, #26
 800e832:	d42d      	bmi.n	800e890 <_printf_common+0xb4>
 800e834:	4649      	mov	r1, r9
 800e836:	4638      	mov	r0, r7
 800e838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e83c:	47c0      	blx	r8
 800e83e:	3001      	adds	r0, #1
 800e840:	d020      	beq.n	800e884 <_printf_common+0xa8>
 800e842:	6823      	ldr	r3, [r4, #0]
 800e844:	68e5      	ldr	r5, [r4, #12]
 800e846:	f003 0306 	and.w	r3, r3, #6
 800e84a:	2b04      	cmp	r3, #4
 800e84c:	bf18      	it	ne
 800e84e:	2500      	movne	r5, #0
 800e850:	6832      	ldr	r2, [r6, #0]
 800e852:	f04f 0600 	mov.w	r6, #0
 800e856:	68a3      	ldr	r3, [r4, #8]
 800e858:	bf08      	it	eq
 800e85a:	1aad      	subeq	r5, r5, r2
 800e85c:	6922      	ldr	r2, [r4, #16]
 800e85e:	bf08      	it	eq
 800e860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e864:	4293      	cmp	r3, r2
 800e866:	bfc4      	itt	gt
 800e868:	1a9b      	subgt	r3, r3, r2
 800e86a:	18ed      	addgt	r5, r5, r3
 800e86c:	341a      	adds	r4, #26
 800e86e:	42b5      	cmp	r5, r6
 800e870:	d11a      	bne.n	800e8a8 <_printf_common+0xcc>
 800e872:	2000      	movs	r0, #0
 800e874:	e008      	b.n	800e888 <_printf_common+0xac>
 800e876:	2301      	movs	r3, #1
 800e878:	4652      	mov	r2, sl
 800e87a:	4649      	mov	r1, r9
 800e87c:	4638      	mov	r0, r7
 800e87e:	47c0      	blx	r8
 800e880:	3001      	adds	r0, #1
 800e882:	d103      	bne.n	800e88c <_printf_common+0xb0>
 800e884:	f04f 30ff 	mov.w	r0, #4294967295
 800e888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e88c:	3501      	adds	r5, #1
 800e88e:	e7c4      	b.n	800e81a <_printf_common+0x3e>
 800e890:	2030      	movs	r0, #48	; 0x30
 800e892:	18e1      	adds	r1, r4, r3
 800e894:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e898:	1c5a      	adds	r2, r3, #1
 800e89a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e89e:	4422      	add	r2, r4
 800e8a0:	3302      	adds	r3, #2
 800e8a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e8a6:	e7c5      	b.n	800e834 <_printf_common+0x58>
 800e8a8:	2301      	movs	r3, #1
 800e8aa:	4622      	mov	r2, r4
 800e8ac:	4649      	mov	r1, r9
 800e8ae:	4638      	mov	r0, r7
 800e8b0:	47c0      	blx	r8
 800e8b2:	3001      	adds	r0, #1
 800e8b4:	d0e6      	beq.n	800e884 <_printf_common+0xa8>
 800e8b6:	3601      	adds	r6, #1
 800e8b8:	e7d9      	b.n	800e86e <_printf_common+0x92>
	...

0800e8bc <_printf_i>:
 800e8bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8c0:	7e0f      	ldrb	r7, [r1, #24]
 800e8c2:	4691      	mov	r9, r2
 800e8c4:	2f78      	cmp	r7, #120	; 0x78
 800e8c6:	4680      	mov	r8, r0
 800e8c8:	460c      	mov	r4, r1
 800e8ca:	469a      	mov	sl, r3
 800e8cc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e8ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e8d2:	d807      	bhi.n	800e8e4 <_printf_i+0x28>
 800e8d4:	2f62      	cmp	r7, #98	; 0x62
 800e8d6:	d80a      	bhi.n	800e8ee <_printf_i+0x32>
 800e8d8:	2f00      	cmp	r7, #0
 800e8da:	f000 80d9 	beq.w	800ea90 <_printf_i+0x1d4>
 800e8de:	2f58      	cmp	r7, #88	; 0x58
 800e8e0:	f000 80a4 	beq.w	800ea2c <_printf_i+0x170>
 800e8e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e8e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e8ec:	e03a      	b.n	800e964 <_printf_i+0xa8>
 800e8ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e8f2:	2b15      	cmp	r3, #21
 800e8f4:	d8f6      	bhi.n	800e8e4 <_printf_i+0x28>
 800e8f6:	a101      	add	r1, pc, #4	; (adr r1, 800e8fc <_printf_i+0x40>)
 800e8f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e8fc:	0800e955 	.word	0x0800e955
 800e900:	0800e969 	.word	0x0800e969
 800e904:	0800e8e5 	.word	0x0800e8e5
 800e908:	0800e8e5 	.word	0x0800e8e5
 800e90c:	0800e8e5 	.word	0x0800e8e5
 800e910:	0800e8e5 	.word	0x0800e8e5
 800e914:	0800e969 	.word	0x0800e969
 800e918:	0800e8e5 	.word	0x0800e8e5
 800e91c:	0800e8e5 	.word	0x0800e8e5
 800e920:	0800e8e5 	.word	0x0800e8e5
 800e924:	0800e8e5 	.word	0x0800e8e5
 800e928:	0800ea77 	.word	0x0800ea77
 800e92c:	0800e999 	.word	0x0800e999
 800e930:	0800ea59 	.word	0x0800ea59
 800e934:	0800e8e5 	.word	0x0800e8e5
 800e938:	0800e8e5 	.word	0x0800e8e5
 800e93c:	0800ea99 	.word	0x0800ea99
 800e940:	0800e8e5 	.word	0x0800e8e5
 800e944:	0800e999 	.word	0x0800e999
 800e948:	0800e8e5 	.word	0x0800e8e5
 800e94c:	0800e8e5 	.word	0x0800e8e5
 800e950:	0800ea61 	.word	0x0800ea61
 800e954:	682b      	ldr	r3, [r5, #0]
 800e956:	1d1a      	adds	r2, r3, #4
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	602a      	str	r2, [r5, #0]
 800e95c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e964:	2301      	movs	r3, #1
 800e966:	e0a4      	b.n	800eab2 <_printf_i+0x1f6>
 800e968:	6820      	ldr	r0, [r4, #0]
 800e96a:	6829      	ldr	r1, [r5, #0]
 800e96c:	0606      	lsls	r6, r0, #24
 800e96e:	f101 0304 	add.w	r3, r1, #4
 800e972:	d50a      	bpl.n	800e98a <_printf_i+0xce>
 800e974:	680e      	ldr	r6, [r1, #0]
 800e976:	602b      	str	r3, [r5, #0]
 800e978:	2e00      	cmp	r6, #0
 800e97a:	da03      	bge.n	800e984 <_printf_i+0xc8>
 800e97c:	232d      	movs	r3, #45	; 0x2d
 800e97e:	4276      	negs	r6, r6
 800e980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e984:	230a      	movs	r3, #10
 800e986:	485e      	ldr	r0, [pc, #376]	; (800eb00 <_printf_i+0x244>)
 800e988:	e019      	b.n	800e9be <_printf_i+0x102>
 800e98a:	680e      	ldr	r6, [r1, #0]
 800e98c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e990:	602b      	str	r3, [r5, #0]
 800e992:	bf18      	it	ne
 800e994:	b236      	sxthne	r6, r6
 800e996:	e7ef      	b.n	800e978 <_printf_i+0xbc>
 800e998:	682b      	ldr	r3, [r5, #0]
 800e99a:	6820      	ldr	r0, [r4, #0]
 800e99c:	1d19      	adds	r1, r3, #4
 800e99e:	6029      	str	r1, [r5, #0]
 800e9a0:	0601      	lsls	r1, r0, #24
 800e9a2:	d501      	bpl.n	800e9a8 <_printf_i+0xec>
 800e9a4:	681e      	ldr	r6, [r3, #0]
 800e9a6:	e002      	b.n	800e9ae <_printf_i+0xf2>
 800e9a8:	0646      	lsls	r6, r0, #25
 800e9aa:	d5fb      	bpl.n	800e9a4 <_printf_i+0xe8>
 800e9ac:	881e      	ldrh	r6, [r3, #0]
 800e9ae:	2f6f      	cmp	r7, #111	; 0x6f
 800e9b0:	bf0c      	ite	eq
 800e9b2:	2308      	moveq	r3, #8
 800e9b4:	230a      	movne	r3, #10
 800e9b6:	4852      	ldr	r0, [pc, #328]	; (800eb00 <_printf_i+0x244>)
 800e9b8:	2100      	movs	r1, #0
 800e9ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e9be:	6865      	ldr	r5, [r4, #4]
 800e9c0:	2d00      	cmp	r5, #0
 800e9c2:	bfa8      	it	ge
 800e9c4:	6821      	ldrge	r1, [r4, #0]
 800e9c6:	60a5      	str	r5, [r4, #8]
 800e9c8:	bfa4      	itt	ge
 800e9ca:	f021 0104 	bicge.w	r1, r1, #4
 800e9ce:	6021      	strge	r1, [r4, #0]
 800e9d0:	b90e      	cbnz	r6, 800e9d6 <_printf_i+0x11a>
 800e9d2:	2d00      	cmp	r5, #0
 800e9d4:	d04d      	beq.n	800ea72 <_printf_i+0x1b6>
 800e9d6:	4615      	mov	r5, r2
 800e9d8:	fbb6 f1f3 	udiv	r1, r6, r3
 800e9dc:	fb03 6711 	mls	r7, r3, r1, r6
 800e9e0:	5dc7      	ldrb	r7, [r0, r7]
 800e9e2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e9e6:	4637      	mov	r7, r6
 800e9e8:	42bb      	cmp	r3, r7
 800e9ea:	460e      	mov	r6, r1
 800e9ec:	d9f4      	bls.n	800e9d8 <_printf_i+0x11c>
 800e9ee:	2b08      	cmp	r3, #8
 800e9f0:	d10b      	bne.n	800ea0a <_printf_i+0x14e>
 800e9f2:	6823      	ldr	r3, [r4, #0]
 800e9f4:	07de      	lsls	r6, r3, #31
 800e9f6:	d508      	bpl.n	800ea0a <_printf_i+0x14e>
 800e9f8:	6923      	ldr	r3, [r4, #16]
 800e9fa:	6861      	ldr	r1, [r4, #4]
 800e9fc:	4299      	cmp	r1, r3
 800e9fe:	bfde      	ittt	le
 800ea00:	2330      	movle	r3, #48	; 0x30
 800ea02:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ea06:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ea0a:	1b52      	subs	r2, r2, r5
 800ea0c:	6122      	str	r2, [r4, #16]
 800ea0e:	464b      	mov	r3, r9
 800ea10:	4621      	mov	r1, r4
 800ea12:	4640      	mov	r0, r8
 800ea14:	f8cd a000 	str.w	sl, [sp]
 800ea18:	aa03      	add	r2, sp, #12
 800ea1a:	f7ff fedf 	bl	800e7dc <_printf_common>
 800ea1e:	3001      	adds	r0, #1
 800ea20:	d14c      	bne.n	800eabc <_printf_i+0x200>
 800ea22:	f04f 30ff 	mov.w	r0, #4294967295
 800ea26:	b004      	add	sp, #16
 800ea28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea2c:	4834      	ldr	r0, [pc, #208]	; (800eb00 <_printf_i+0x244>)
 800ea2e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ea32:	6829      	ldr	r1, [r5, #0]
 800ea34:	6823      	ldr	r3, [r4, #0]
 800ea36:	f851 6b04 	ldr.w	r6, [r1], #4
 800ea3a:	6029      	str	r1, [r5, #0]
 800ea3c:	061d      	lsls	r5, r3, #24
 800ea3e:	d514      	bpl.n	800ea6a <_printf_i+0x1ae>
 800ea40:	07df      	lsls	r7, r3, #31
 800ea42:	bf44      	itt	mi
 800ea44:	f043 0320 	orrmi.w	r3, r3, #32
 800ea48:	6023      	strmi	r3, [r4, #0]
 800ea4a:	b91e      	cbnz	r6, 800ea54 <_printf_i+0x198>
 800ea4c:	6823      	ldr	r3, [r4, #0]
 800ea4e:	f023 0320 	bic.w	r3, r3, #32
 800ea52:	6023      	str	r3, [r4, #0]
 800ea54:	2310      	movs	r3, #16
 800ea56:	e7af      	b.n	800e9b8 <_printf_i+0xfc>
 800ea58:	6823      	ldr	r3, [r4, #0]
 800ea5a:	f043 0320 	orr.w	r3, r3, #32
 800ea5e:	6023      	str	r3, [r4, #0]
 800ea60:	2378      	movs	r3, #120	; 0x78
 800ea62:	4828      	ldr	r0, [pc, #160]	; (800eb04 <_printf_i+0x248>)
 800ea64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ea68:	e7e3      	b.n	800ea32 <_printf_i+0x176>
 800ea6a:	0659      	lsls	r1, r3, #25
 800ea6c:	bf48      	it	mi
 800ea6e:	b2b6      	uxthmi	r6, r6
 800ea70:	e7e6      	b.n	800ea40 <_printf_i+0x184>
 800ea72:	4615      	mov	r5, r2
 800ea74:	e7bb      	b.n	800e9ee <_printf_i+0x132>
 800ea76:	682b      	ldr	r3, [r5, #0]
 800ea78:	6826      	ldr	r6, [r4, #0]
 800ea7a:	1d18      	adds	r0, r3, #4
 800ea7c:	6961      	ldr	r1, [r4, #20]
 800ea7e:	6028      	str	r0, [r5, #0]
 800ea80:	0635      	lsls	r5, r6, #24
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	d501      	bpl.n	800ea8a <_printf_i+0x1ce>
 800ea86:	6019      	str	r1, [r3, #0]
 800ea88:	e002      	b.n	800ea90 <_printf_i+0x1d4>
 800ea8a:	0670      	lsls	r0, r6, #25
 800ea8c:	d5fb      	bpl.n	800ea86 <_printf_i+0x1ca>
 800ea8e:	8019      	strh	r1, [r3, #0]
 800ea90:	2300      	movs	r3, #0
 800ea92:	4615      	mov	r5, r2
 800ea94:	6123      	str	r3, [r4, #16]
 800ea96:	e7ba      	b.n	800ea0e <_printf_i+0x152>
 800ea98:	682b      	ldr	r3, [r5, #0]
 800ea9a:	2100      	movs	r1, #0
 800ea9c:	1d1a      	adds	r2, r3, #4
 800ea9e:	602a      	str	r2, [r5, #0]
 800eaa0:	681d      	ldr	r5, [r3, #0]
 800eaa2:	6862      	ldr	r2, [r4, #4]
 800eaa4:	4628      	mov	r0, r5
 800eaa6:	f002 f8fb 	bl	8010ca0 <memchr>
 800eaaa:	b108      	cbz	r0, 800eab0 <_printf_i+0x1f4>
 800eaac:	1b40      	subs	r0, r0, r5
 800eaae:	6060      	str	r0, [r4, #4]
 800eab0:	6863      	ldr	r3, [r4, #4]
 800eab2:	6123      	str	r3, [r4, #16]
 800eab4:	2300      	movs	r3, #0
 800eab6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eaba:	e7a8      	b.n	800ea0e <_printf_i+0x152>
 800eabc:	462a      	mov	r2, r5
 800eabe:	4649      	mov	r1, r9
 800eac0:	4640      	mov	r0, r8
 800eac2:	6923      	ldr	r3, [r4, #16]
 800eac4:	47d0      	blx	sl
 800eac6:	3001      	adds	r0, #1
 800eac8:	d0ab      	beq.n	800ea22 <_printf_i+0x166>
 800eaca:	6823      	ldr	r3, [r4, #0]
 800eacc:	079b      	lsls	r3, r3, #30
 800eace:	d413      	bmi.n	800eaf8 <_printf_i+0x23c>
 800ead0:	68e0      	ldr	r0, [r4, #12]
 800ead2:	9b03      	ldr	r3, [sp, #12]
 800ead4:	4298      	cmp	r0, r3
 800ead6:	bfb8      	it	lt
 800ead8:	4618      	movlt	r0, r3
 800eada:	e7a4      	b.n	800ea26 <_printf_i+0x16a>
 800eadc:	2301      	movs	r3, #1
 800eade:	4632      	mov	r2, r6
 800eae0:	4649      	mov	r1, r9
 800eae2:	4640      	mov	r0, r8
 800eae4:	47d0      	blx	sl
 800eae6:	3001      	adds	r0, #1
 800eae8:	d09b      	beq.n	800ea22 <_printf_i+0x166>
 800eaea:	3501      	adds	r5, #1
 800eaec:	68e3      	ldr	r3, [r4, #12]
 800eaee:	9903      	ldr	r1, [sp, #12]
 800eaf0:	1a5b      	subs	r3, r3, r1
 800eaf2:	42ab      	cmp	r3, r5
 800eaf4:	dcf2      	bgt.n	800eadc <_printf_i+0x220>
 800eaf6:	e7eb      	b.n	800ead0 <_printf_i+0x214>
 800eaf8:	2500      	movs	r5, #0
 800eafa:	f104 0619 	add.w	r6, r4, #25
 800eafe:	e7f5      	b.n	800eaec <_printf_i+0x230>
 800eb00:	080127c2 	.word	0x080127c2
 800eb04:	080127d3 	.word	0x080127d3

0800eb08 <siprintf>:
 800eb08:	b40e      	push	{r1, r2, r3}
 800eb0a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eb0e:	b500      	push	{lr}
 800eb10:	b09c      	sub	sp, #112	; 0x70
 800eb12:	ab1d      	add	r3, sp, #116	; 0x74
 800eb14:	9002      	str	r0, [sp, #8]
 800eb16:	9006      	str	r0, [sp, #24]
 800eb18:	9107      	str	r1, [sp, #28]
 800eb1a:	9104      	str	r1, [sp, #16]
 800eb1c:	4808      	ldr	r0, [pc, #32]	; (800eb40 <siprintf+0x38>)
 800eb1e:	4909      	ldr	r1, [pc, #36]	; (800eb44 <siprintf+0x3c>)
 800eb20:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb24:	9105      	str	r1, [sp, #20]
 800eb26:	6800      	ldr	r0, [r0, #0]
 800eb28:	a902      	add	r1, sp, #8
 800eb2a:	9301      	str	r3, [sp, #4]
 800eb2c:	f002 feca 	bl	80118c4 <_svfiprintf_r>
 800eb30:	2200      	movs	r2, #0
 800eb32:	9b02      	ldr	r3, [sp, #8]
 800eb34:	701a      	strb	r2, [r3, #0]
 800eb36:	b01c      	add	sp, #112	; 0x70
 800eb38:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb3c:	b003      	add	sp, #12
 800eb3e:	4770      	bx	lr
 800eb40:	20000814 	.word	0x20000814
 800eb44:	ffff0208 	.word	0xffff0208

0800eb48 <strcpy>:
 800eb48:	4603      	mov	r3, r0
 800eb4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb4e:	f803 2b01 	strb.w	r2, [r3], #1
 800eb52:	2a00      	cmp	r2, #0
 800eb54:	d1f9      	bne.n	800eb4a <strcpy+0x2>
 800eb56:	4770      	bx	lr

0800eb58 <sulp>:
 800eb58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb5c:	460f      	mov	r7, r1
 800eb5e:	4690      	mov	r8, r2
 800eb60:	f002 fc1c 	bl	801139c <__ulp>
 800eb64:	4604      	mov	r4, r0
 800eb66:	460d      	mov	r5, r1
 800eb68:	f1b8 0f00 	cmp.w	r8, #0
 800eb6c:	d011      	beq.n	800eb92 <sulp+0x3a>
 800eb6e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800eb72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	dd0b      	ble.n	800eb92 <sulp+0x3a>
 800eb7a:	2400      	movs	r4, #0
 800eb7c:	051b      	lsls	r3, r3, #20
 800eb7e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800eb82:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800eb86:	4622      	mov	r2, r4
 800eb88:	462b      	mov	r3, r5
 800eb8a:	f7f1 fcc7 	bl	800051c <__aeabi_dmul>
 800eb8e:	4604      	mov	r4, r0
 800eb90:	460d      	mov	r5, r1
 800eb92:	4620      	mov	r0, r4
 800eb94:	4629      	mov	r1, r5
 800eb96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb9a:	0000      	movs	r0, r0
 800eb9c:	0000      	movs	r0, r0
	...

0800eba0 <_strtod_l>:
 800eba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba4:	469b      	mov	fp, r3
 800eba6:	2300      	movs	r3, #0
 800eba8:	b09f      	sub	sp, #124	; 0x7c
 800ebaa:	931a      	str	r3, [sp, #104]	; 0x68
 800ebac:	4b9e      	ldr	r3, [pc, #632]	; (800ee28 <_strtod_l+0x288>)
 800ebae:	4682      	mov	sl, r0
 800ebb0:	681f      	ldr	r7, [r3, #0]
 800ebb2:	460e      	mov	r6, r1
 800ebb4:	4638      	mov	r0, r7
 800ebb6:	9215      	str	r2, [sp, #84]	; 0x54
 800ebb8:	f7f1 faec 	bl	8000194 <strlen>
 800ebbc:	f04f 0800 	mov.w	r8, #0
 800ebc0:	4604      	mov	r4, r0
 800ebc2:	f04f 0900 	mov.w	r9, #0
 800ebc6:	9619      	str	r6, [sp, #100]	; 0x64
 800ebc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ebca:	781a      	ldrb	r2, [r3, #0]
 800ebcc:	2a2b      	cmp	r2, #43	; 0x2b
 800ebce:	d04c      	beq.n	800ec6a <_strtod_l+0xca>
 800ebd0:	d83a      	bhi.n	800ec48 <_strtod_l+0xa8>
 800ebd2:	2a0d      	cmp	r2, #13
 800ebd4:	d833      	bhi.n	800ec3e <_strtod_l+0x9e>
 800ebd6:	2a08      	cmp	r2, #8
 800ebd8:	d833      	bhi.n	800ec42 <_strtod_l+0xa2>
 800ebda:	2a00      	cmp	r2, #0
 800ebdc:	d03d      	beq.n	800ec5a <_strtod_l+0xba>
 800ebde:	2300      	movs	r3, #0
 800ebe0:	930a      	str	r3, [sp, #40]	; 0x28
 800ebe2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800ebe4:	782b      	ldrb	r3, [r5, #0]
 800ebe6:	2b30      	cmp	r3, #48	; 0x30
 800ebe8:	f040 80aa 	bne.w	800ed40 <_strtod_l+0x1a0>
 800ebec:	786b      	ldrb	r3, [r5, #1]
 800ebee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ebf2:	2b58      	cmp	r3, #88	; 0x58
 800ebf4:	d166      	bne.n	800ecc4 <_strtod_l+0x124>
 800ebf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebf8:	4650      	mov	r0, sl
 800ebfa:	9301      	str	r3, [sp, #4]
 800ebfc:	ab1a      	add	r3, sp, #104	; 0x68
 800ebfe:	9300      	str	r3, [sp, #0]
 800ec00:	4a8a      	ldr	r2, [pc, #552]	; (800ee2c <_strtod_l+0x28c>)
 800ec02:	f8cd b008 	str.w	fp, [sp, #8]
 800ec06:	ab1b      	add	r3, sp, #108	; 0x6c
 800ec08:	a919      	add	r1, sp, #100	; 0x64
 800ec0a:	f001 fd2d 	bl	8010668 <__gethex>
 800ec0e:	f010 0607 	ands.w	r6, r0, #7
 800ec12:	4604      	mov	r4, r0
 800ec14:	d005      	beq.n	800ec22 <_strtod_l+0x82>
 800ec16:	2e06      	cmp	r6, #6
 800ec18:	d129      	bne.n	800ec6e <_strtod_l+0xce>
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	3501      	adds	r5, #1
 800ec1e:	9519      	str	r5, [sp, #100]	; 0x64
 800ec20:	930a      	str	r3, [sp, #40]	; 0x28
 800ec22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	f040 858a 	bne.w	800f73e <_strtod_l+0xb9e>
 800ec2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec2c:	b1d3      	cbz	r3, 800ec64 <_strtod_l+0xc4>
 800ec2e:	4642      	mov	r2, r8
 800ec30:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ec34:	4610      	mov	r0, r2
 800ec36:	4619      	mov	r1, r3
 800ec38:	b01f      	add	sp, #124	; 0x7c
 800ec3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec3e:	2a20      	cmp	r2, #32
 800ec40:	d1cd      	bne.n	800ebde <_strtod_l+0x3e>
 800ec42:	3301      	adds	r3, #1
 800ec44:	9319      	str	r3, [sp, #100]	; 0x64
 800ec46:	e7bf      	b.n	800ebc8 <_strtod_l+0x28>
 800ec48:	2a2d      	cmp	r2, #45	; 0x2d
 800ec4a:	d1c8      	bne.n	800ebde <_strtod_l+0x3e>
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	920a      	str	r2, [sp, #40]	; 0x28
 800ec50:	1c5a      	adds	r2, r3, #1
 800ec52:	9219      	str	r2, [sp, #100]	; 0x64
 800ec54:	785b      	ldrb	r3, [r3, #1]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d1c3      	bne.n	800ebe2 <_strtod_l+0x42>
 800ec5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec5c:	9619      	str	r6, [sp, #100]	; 0x64
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	f040 856b 	bne.w	800f73a <_strtod_l+0xb9a>
 800ec64:	4642      	mov	r2, r8
 800ec66:	464b      	mov	r3, r9
 800ec68:	e7e4      	b.n	800ec34 <_strtod_l+0x94>
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	e7ef      	b.n	800ec4e <_strtod_l+0xae>
 800ec6e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ec70:	b13a      	cbz	r2, 800ec82 <_strtod_l+0xe2>
 800ec72:	2135      	movs	r1, #53	; 0x35
 800ec74:	a81c      	add	r0, sp, #112	; 0x70
 800ec76:	f002 fc95 	bl	80115a4 <__copybits>
 800ec7a:	4650      	mov	r0, sl
 800ec7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ec7e:	f002 f85d 	bl	8010d3c <_Bfree>
 800ec82:	3e01      	subs	r6, #1
 800ec84:	2e04      	cmp	r6, #4
 800ec86:	d806      	bhi.n	800ec96 <_strtod_l+0xf6>
 800ec88:	e8df f006 	tbb	[pc, r6]
 800ec8c:	1714030a 	.word	0x1714030a
 800ec90:	0a          	.byte	0x0a
 800ec91:	00          	.byte	0x00
 800ec92:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800ec96:	0721      	lsls	r1, r4, #28
 800ec98:	d5c3      	bpl.n	800ec22 <_strtod_l+0x82>
 800ec9a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800ec9e:	e7c0      	b.n	800ec22 <_strtod_l+0x82>
 800eca0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800eca2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800eca6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ecaa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ecae:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ecb2:	e7f0      	b.n	800ec96 <_strtod_l+0xf6>
 800ecb4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ee30 <_strtod_l+0x290>
 800ecb8:	e7ed      	b.n	800ec96 <_strtod_l+0xf6>
 800ecba:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ecbe:	f04f 38ff 	mov.w	r8, #4294967295
 800ecc2:	e7e8      	b.n	800ec96 <_strtod_l+0xf6>
 800ecc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ecc6:	1c5a      	adds	r2, r3, #1
 800ecc8:	9219      	str	r2, [sp, #100]	; 0x64
 800ecca:	785b      	ldrb	r3, [r3, #1]
 800eccc:	2b30      	cmp	r3, #48	; 0x30
 800ecce:	d0f9      	beq.n	800ecc4 <_strtod_l+0x124>
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d0a6      	beq.n	800ec22 <_strtod_l+0x82>
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	9307      	str	r3, [sp, #28]
 800ecd8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ecda:	220a      	movs	r2, #10
 800ecdc:	9308      	str	r3, [sp, #32]
 800ecde:	2300      	movs	r3, #0
 800ece0:	469b      	mov	fp, r3
 800ece2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ece6:	9819      	ldr	r0, [sp, #100]	; 0x64
 800ece8:	7805      	ldrb	r5, [r0, #0]
 800ecea:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800ecee:	b2d9      	uxtb	r1, r3
 800ecf0:	2909      	cmp	r1, #9
 800ecf2:	d927      	bls.n	800ed44 <_strtod_l+0x1a4>
 800ecf4:	4622      	mov	r2, r4
 800ecf6:	4639      	mov	r1, r7
 800ecf8:	f003 f852 	bl	8011da0 <strncmp>
 800ecfc:	2800      	cmp	r0, #0
 800ecfe:	d033      	beq.n	800ed68 <_strtod_l+0x1c8>
 800ed00:	2000      	movs	r0, #0
 800ed02:	462a      	mov	r2, r5
 800ed04:	465c      	mov	r4, fp
 800ed06:	4603      	mov	r3, r0
 800ed08:	9004      	str	r0, [sp, #16]
 800ed0a:	2a65      	cmp	r2, #101	; 0x65
 800ed0c:	d001      	beq.n	800ed12 <_strtod_l+0x172>
 800ed0e:	2a45      	cmp	r2, #69	; 0x45
 800ed10:	d114      	bne.n	800ed3c <_strtod_l+0x19c>
 800ed12:	b91c      	cbnz	r4, 800ed1c <_strtod_l+0x17c>
 800ed14:	9a07      	ldr	r2, [sp, #28]
 800ed16:	4302      	orrs	r2, r0
 800ed18:	d09f      	beq.n	800ec5a <_strtod_l+0xba>
 800ed1a:	2400      	movs	r4, #0
 800ed1c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800ed1e:	1c72      	adds	r2, r6, #1
 800ed20:	9219      	str	r2, [sp, #100]	; 0x64
 800ed22:	7872      	ldrb	r2, [r6, #1]
 800ed24:	2a2b      	cmp	r2, #43	; 0x2b
 800ed26:	d079      	beq.n	800ee1c <_strtod_l+0x27c>
 800ed28:	2a2d      	cmp	r2, #45	; 0x2d
 800ed2a:	f000 8083 	beq.w	800ee34 <_strtod_l+0x294>
 800ed2e:	2700      	movs	r7, #0
 800ed30:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ed34:	2909      	cmp	r1, #9
 800ed36:	f240 8083 	bls.w	800ee40 <_strtod_l+0x2a0>
 800ed3a:	9619      	str	r6, [sp, #100]	; 0x64
 800ed3c:	2500      	movs	r5, #0
 800ed3e:	e09f      	b.n	800ee80 <_strtod_l+0x2e0>
 800ed40:	2300      	movs	r3, #0
 800ed42:	e7c8      	b.n	800ecd6 <_strtod_l+0x136>
 800ed44:	f1bb 0f08 	cmp.w	fp, #8
 800ed48:	bfd5      	itete	le
 800ed4a:	9906      	ldrle	r1, [sp, #24]
 800ed4c:	9905      	ldrgt	r1, [sp, #20]
 800ed4e:	fb02 3301 	mlale	r3, r2, r1, r3
 800ed52:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ed56:	f100 0001 	add.w	r0, r0, #1
 800ed5a:	bfd4      	ite	le
 800ed5c:	9306      	strle	r3, [sp, #24]
 800ed5e:	9305      	strgt	r3, [sp, #20]
 800ed60:	f10b 0b01 	add.w	fp, fp, #1
 800ed64:	9019      	str	r0, [sp, #100]	; 0x64
 800ed66:	e7be      	b.n	800ece6 <_strtod_l+0x146>
 800ed68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ed6a:	191a      	adds	r2, r3, r4
 800ed6c:	9219      	str	r2, [sp, #100]	; 0x64
 800ed6e:	5d1a      	ldrb	r2, [r3, r4]
 800ed70:	f1bb 0f00 	cmp.w	fp, #0
 800ed74:	d036      	beq.n	800ede4 <_strtod_l+0x244>
 800ed76:	465c      	mov	r4, fp
 800ed78:	9004      	str	r0, [sp, #16]
 800ed7a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ed7e:	2b09      	cmp	r3, #9
 800ed80:	d912      	bls.n	800eda8 <_strtod_l+0x208>
 800ed82:	2301      	movs	r3, #1
 800ed84:	e7c1      	b.n	800ed0a <_strtod_l+0x16a>
 800ed86:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ed88:	3001      	adds	r0, #1
 800ed8a:	1c5a      	adds	r2, r3, #1
 800ed8c:	9219      	str	r2, [sp, #100]	; 0x64
 800ed8e:	785a      	ldrb	r2, [r3, #1]
 800ed90:	2a30      	cmp	r2, #48	; 0x30
 800ed92:	d0f8      	beq.n	800ed86 <_strtod_l+0x1e6>
 800ed94:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ed98:	2b08      	cmp	r3, #8
 800ed9a:	f200 84d5 	bhi.w	800f748 <_strtod_l+0xba8>
 800ed9e:	9004      	str	r0, [sp, #16]
 800eda0:	2000      	movs	r0, #0
 800eda2:	4604      	mov	r4, r0
 800eda4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eda6:	9308      	str	r3, [sp, #32]
 800eda8:	3a30      	subs	r2, #48	; 0x30
 800edaa:	f100 0301 	add.w	r3, r0, #1
 800edae:	d013      	beq.n	800edd8 <_strtod_l+0x238>
 800edb0:	9904      	ldr	r1, [sp, #16]
 800edb2:	1905      	adds	r5, r0, r4
 800edb4:	4419      	add	r1, r3
 800edb6:	9104      	str	r1, [sp, #16]
 800edb8:	4623      	mov	r3, r4
 800edba:	210a      	movs	r1, #10
 800edbc:	42ab      	cmp	r3, r5
 800edbe:	d113      	bne.n	800ede8 <_strtod_l+0x248>
 800edc0:	1823      	adds	r3, r4, r0
 800edc2:	2b08      	cmp	r3, #8
 800edc4:	f104 0401 	add.w	r4, r4, #1
 800edc8:	4404      	add	r4, r0
 800edca:	dc1b      	bgt.n	800ee04 <_strtod_l+0x264>
 800edcc:	230a      	movs	r3, #10
 800edce:	9906      	ldr	r1, [sp, #24]
 800edd0:	fb03 2301 	mla	r3, r3, r1, r2
 800edd4:	9306      	str	r3, [sp, #24]
 800edd6:	2300      	movs	r3, #0
 800edd8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800edda:	4618      	mov	r0, r3
 800eddc:	1c51      	adds	r1, r2, #1
 800edde:	9119      	str	r1, [sp, #100]	; 0x64
 800ede0:	7852      	ldrb	r2, [r2, #1]
 800ede2:	e7ca      	b.n	800ed7a <_strtod_l+0x1da>
 800ede4:	4658      	mov	r0, fp
 800ede6:	e7d3      	b.n	800ed90 <_strtod_l+0x1f0>
 800ede8:	2b08      	cmp	r3, #8
 800edea:	dc04      	bgt.n	800edf6 <_strtod_l+0x256>
 800edec:	9f06      	ldr	r7, [sp, #24]
 800edee:	434f      	muls	r7, r1
 800edf0:	9706      	str	r7, [sp, #24]
 800edf2:	3301      	adds	r3, #1
 800edf4:	e7e2      	b.n	800edbc <_strtod_l+0x21c>
 800edf6:	1c5f      	adds	r7, r3, #1
 800edf8:	2f10      	cmp	r7, #16
 800edfa:	bfde      	ittt	le
 800edfc:	9f05      	ldrle	r7, [sp, #20]
 800edfe:	434f      	mulle	r7, r1
 800ee00:	9705      	strle	r7, [sp, #20]
 800ee02:	e7f6      	b.n	800edf2 <_strtod_l+0x252>
 800ee04:	2c10      	cmp	r4, #16
 800ee06:	bfdf      	itttt	le
 800ee08:	230a      	movle	r3, #10
 800ee0a:	9905      	ldrle	r1, [sp, #20]
 800ee0c:	fb03 2301 	mlale	r3, r3, r1, r2
 800ee10:	9305      	strle	r3, [sp, #20]
 800ee12:	e7e0      	b.n	800edd6 <_strtod_l+0x236>
 800ee14:	2300      	movs	r3, #0
 800ee16:	9304      	str	r3, [sp, #16]
 800ee18:	2301      	movs	r3, #1
 800ee1a:	e77b      	b.n	800ed14 <_strtod_l+0x174>
 800ee1c:	2700      	movs	r7, #0
 800ee1e:	1cb2      	adds	r2, r6, #2
 800ee20:	9219      	str	r2, [sp, #100]	; 0x64
 800ee22:	78b2      	ldrb	r2, [r6, #2]
 800ee24:	e784      	b.n	800ed30 <_strtod_l+0x190>
 800ee26:	bf00      	nop
 800ee28:	080129c8 	.word	0x080129c8
 800ee2c:	080127e4 	.word	0x080127e4
 800ee30:	7ff00000 	.word	0x7ff00000
 800ee34:	2701      	movs	r7, #1
 800ee36:	e7f2      	b.n	800ee1e <_strtod_l+0x27e>
 800ee38:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ee3a:	1c51      	adds	r1, r2, #1
 800ee3c:	9119      	str	r1, [sp, #100]	; 0x64
 800ee3e:	7852      	ldrb	r2, [r2, #1]
 800ee40:	2a30      	cmp	r2, #48	; 0x30
 800ee42:	d0f9      	beq.n	800ee38 <_strtod_l+0x298>
 800ee44:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ee48:	2908      	cmp	r1, #8
 800ee4a:	f63f af77 	bhi.w	800ed3c <_strtod_l+0x19c>
 800ee4e:	f04f 0e0a 	mov.w	lr, #10
 800ee52:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800ee56:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ee58:	9209      	str	r2, [sp, #36]	; 0x24
 800ee5a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ee5c:	1c51      	adds	r1, r2, #1
 800ee5e:	9119      	str	r1, [sp, #100]	; 0x64
 800ee60:	7852      	ldrb	r2, [r2, #1]
 800ee62:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800ee66:	2d09      	cmp	r5, #9
 800ee68:	d935      	bls.n	800eed6 <_strtod_l+0x336>
 800ee6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ee6c:	1b49      	subs	r1, r1, r5
 800ee6e:	2908      	cmp	r1, #8
 800ee70:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800ee74:	dc02      	bgt.n	800ee7c <_strtod_l+0x2dc>
 800ee76:	4565      	cmp	r5, ip
 800ee78:	bfa8      	it	ge
 800ee7a:	4665      	movge	r5, ip
 800ee7c:	b107      	cbz	r7, 800ee80 <_strtod_l+0x2e0>
 800ee7e:	426d      	negs	r5, r5
 800ee80:	2c00      	cmp	r4, #0
 800ee82:	d14c      	bne.n	800ef1e <_strtod_l+0x37e>
 800ee84:	9907      	ldr	r1, [sp, #28]
 800ee86:	4301      	orrs	r1, r0
 800ee88:	f47f aecb 	bne.w	800ec22 <_strtod_l+0x82>
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	f47f aee4 	bne.w	800ec5a <_strtod_l+0xba>
 800ee92:	2a69      	cmp	r2, #105	; 0x69
 800ee94:	d026      	beq.n	800eee4 <_strtod_l+0x344>
 800ee96:	dc23      	bgt.n	800eee0 <_strtod_l+0x340>
 800ee98:	2a49      	cmp	r2, #73	; 0x49
 800ee9a:	d023      	beq.n	800eee4 <_strtod_l+0x344>
 800ee9c:	2a4e      	cmp	r2, #78	; 0x4e
 800ee9e:	f47f aedc 	bne.w	800ec5a <_strtod_l+0xba>
 800eea2:	499d      	ldr	r1, [pc, #628]	; (800f118 <_strtod_l+0x578>)
 800eea4:	a819      	add	r0, sp, #100	; 0x64
 800eea6:	f001 fe2d 	bl	8010b04 <__match>
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	f43f aed5 	beq.w	800ec5a <_strtod_l+0xba>
 800eeb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eeb2:	781b      	ldrb	r3, [r3, #0]
 800eeb4:	2b28      	cmp	r3, #40	; 0x28
 800eeb6:	d12c      	bne.n	800ef12 <_strtod_l+0x372>
 800eeb8:	4998      	ldr	r1, [pc, #608]	; (800f11c <_strtod_l+0x57c>)
 800eeba:	aa1c      	add	r2, sp, #112	; 0x70
 800eebc:	a819      	add	r0, sp, #100	; 0x64
 800eebe:	f001 fe35 	bl	8010b2c <__hexnan>
 800eec2:	2805      	cmp	r0, #5
 800eec4:	d125      	bne.n	800ef12 <_strtod_l+0x372>
 800eec6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eec8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800eecc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800eed0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800eed4:	e6a5      	b.n	800ec22 <_strtod_l+0x82>
 800eed6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800eeda:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800eede:	e7bc      	b.n	800ee5a <_strtod_l+0x2ba>
 800eee0:	2a6e      	cmp	r2, #110	; 0x6e
 800eee2:	e7dc      	b.n	800ee9e <_strtod_l+0x2fe>
 800eee4:	498e      	ldr	r1, [pc, #568]	; (800f120 <_strtod_l+0x580>)
 800eee6:	a819      	add	r0, sp, #100	; 0x64
 800eee8:	f001 fe0c 	bl	8010b04 <__match>
 800eeec:	2800      	cmp	r0, #0
 800eeee:	f43f aeb4 	beq.w	800ec5a <_strtod_l+0xba>
 800eef2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eef4:	498b      	ldr	r1, [pc, #556]	; (800f124 <_strtod_l+0x584>)
 800eef6:	3b01      	subs	r3, #1
 800eef8:	a819      	add	r0, sp, #100	; 0x64
 800eefa:	9319      	str	r3, [sp, #100]	; 0x64
 800eefc:	f001 fe02 	bl	8010b04 <__match>
 800ef00:	b910      	cbnz	r0, 800ef08 <_strtod_l+0x368>
 800ef02:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ef04:	3301      	adds	r3, #1
 800ef06:	9319      	str	r3, [sp, #100]	; 0x64
 800ef08:	f04f 0800 	mov.w	r8, #0
 800ef0c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800f128 <_strtod_l+0x588>
 800ef10:	e687      	b.n	800ec22 <_strtod_l+0x82>
 800ef12:	4886      	ldr	r0, [pc, #536]	; (800f12c <_strtod_l+0x58c>)
 800ef14:	f002 ff2e 	bl	8011d74 <nan>
 800ef18:	4680      	mov	r8, r0
 800ef1a:	4689      	mov	r9, r1
 800ef1c:	e681      	b.n	800ec22 <_strtod_l+0x82>
 800ef1e:	9b04      	ldr	r3, [sp, #16]
 800ef20:	f1bb 0f00 	cmp.w	fp, #0
 800ef24:	bf08      	it	eq
 800ef26:	46a3      	moveq	fp, r4
 800ef28:	1aeb      	subs	r3, r5, r3
 800ef2a:	2c10      	cmp	r4, #16
 800ef2c:	9806      	ldr	r0, [sp, #24]
 800ef2e:	4626      	mov	r6, r4
 800ef30:	9307      	str	r3, [sp, #28]
 800ef32:	bfa8      	it	ge
 800ef34:	2610      	movge	r6, #16
 800ef36:	f7f1 fa77 	bl	8000428 <__aeabi_ui2d>
 800ef3a:	2c09      	cmp	r4, #9
 800ef3c:	4680      	mov	r8, r0
 800ef3e:	4689      	mov	r9, r1
 800ef40:	dd13      	ble.n	800ef6a <_strtod_l+0x3ca>
 800ef42:	4b7b      	ldr	r3, [pc, #492]	; (800f130 <_strtod_l+0x590>)
 800ef44:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ef48:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ef4c:	f7f1 fae6 	bl	800051c <__aeabi_dmul>
 800ef50:	4680      	mov	r8, r0
 800ef52:	9805      	ldr	r0, [sp, #20]
 800ef54:	4689      	mov	r9, r1
 800ef56:	f7f1 fa67 	bl	8000428 <__aeabi_ui2d>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	4640      	mov	r0, r8
 800ef60:	4649      	mov	r1, r9
 800ef62:	f7f1 f925 	bl	80001b0 <__adddf3>
 800ef66:	4680      	mov	r8, r0
 800ef68:	4689      	mov	r9, r1
 800ef6a:	2c0f      	cmp	r4, #15
 800ef6c:	dc36      	bgt.n	800efdc <_strtod_l+0x43c>
 800ef6e:	9b07      	ldr	r3, [sp, #28]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	f43f ae56 	beq.w	800ec22 <_strtod_l+0x82>
 800ef76:	dd22      	ble.n	800efbe <_strtod_l+0x41e>
 800ef78:	2b16      	cmp	r3, #22
 800ef7a:	dc09      	bgt.n	800ef90 <_strtod_l+0x3f0>
 800ef7c:	496c      	ldr	r1, [pc, #432]	; (800f130 <_strtod_l+0x590>)
 800ef7e:	4642      	mov	r2, r8
 800ef80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ef84:	464b      	mov	r3, r9
 800ef86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef8a:	f7f1 fac7 	bl	800051c <__aeabi_dmul>
 800ef8e:	e7c3      	b.n	800ef18 <_strtod_l+0x378>
 800ef90:	9a07      	ldr	r2, [sp, #28]
 800ef92:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ef96:	4293      	cmp	r3, r2
 800ef98:	db20      	blt.n	800efdc <_strtod_l+0x43c>
 800ef9a:	4d65      	ldr	r5, [pc, #404]	; (800f130 <_strtod_l+0x590>)
 800ef9c:	f1c4 040f 	rsb	r4, r4, #15
 800efa0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800efa4:	4642      	mov	r2, r8
 800efa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800efaa:	464b      	mov	r3, r9
 800efac:	f7f1 fab6 	bl	800051c <__aeabi_dmul>
 800efb0:	9b07      	ldr	r3, [sp, #28]
 800efb2:	1b1c      	subs	r4, r3, r4
 800efb4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800efb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800efbc:	e7e5      	b.n	800ef8a <_strtod_l+0x3ea>
 800efbe:	9b07      	ldr	r3, [sp, #28]
 800efc0:	3316      	adds	r3, #22
 800efc2:	db0b      	blt.n	800efdc <_strtod_l+0x43c>
 800efc4:	9b04      	ldr	r3, [sp, #16]
 800efc6:	4640      	mov	r0, r8
 800efc8:	1b5d      	subs	r5, r3, r5
 800efca:	4b59      	ldr	r3, [pc, #356]	; (800f130 <_strtod_l+0x590>)
 800efcc:	4649      	mov	r1, r9
 800efce:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800efd2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800efd6:	f7f1 fbcb 	bl	8000770 <__aeabi_ddiv>
 800efda:	e79d      	b.n	800ef18 <_strtod_l+0x378>
 800efdc:	9b07      	ldr	r3, [sp, #28]
 800efde:	1ba6      	subs	r6, r4, r6
 800efe0:	441e      	add	r6, r3
 800efe2:	2e00      	cmp	r6, #0
 800efe4:	dd74      	ble.n	800f0d0 <_strtod_l+0x530>
 800efe6:	f016 030f 	ands.w	r3, r6, #15
 800efea:	d00a      	beq.n	800f002 <_strtod_l+0x462>
 800efec:	4950      	ldr	r1, [pc, #320]	; (800f130 <_strtod_l+0x590>)
 800efee:	4642      	mov	r2, r8
 800eff0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800eff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eff8:	464b      	mov	r3, r9
 800effa:	f7f1 fa8f 	bl	800051c <__aeabi_dmul>
 800effe:	4680      	mov	r8, r0
 800f000:	4689      	mov	r9, r1
 800f002:	f036 060f 	bics.w	r6, r6, #15
 800f006:	d052      	beq.n	800f0ae <_strtod_l+0x50e>
 800f008:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800f00c:	dd27      	ble.n	800f05e <_strtod_l+0x4be>
 800f00e:	f04f 0b00 	mov.w	fp, #0
 800f012:	f8cd b010 	str.w	fp, [sp, #16]
 800f016:	f8cd b020 	str.w	fp, [sp, #32]
 800f01a:	f8cd b018 	str.w	fp, [sp, #24]
 800f01e:	2322      	movs	r3, #34	; 0x22
 800f020:	f04f 0800 	mov.w	r8, #0
 800f024:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800f128 <_strtod_l+0x588>
 800f028:	f8ca 3000 	str.w	r3, [sl]
 800f02c:	9b08      	ldr	r3, [sp, #32]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	f43f adf7 	beq.w	800ec22 <_strtod_l+0x82>
 800f034:	4650      	mov	r0, sl
 800f036:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f038:	f001 fe80 	bl	8010d3c <_Bfree>
 800f03c:	4650      	mov	r0, sl
 800f03e:	9906      	ldr	r1, [sp, #24]
 800f040:	f001 fe7c 	bl	8010d3c <_Bfree>
 800f044:	4650      	mov	r0, sl
 800f046:	9904      	ldr	r1, [sp, #16]
 800f048:	f001 fe78 	bl	8010d3c <_Bfree>
 800f04c:	4650      	mov	r0, sl
 800f04e:	9908      	ldr	r1, [sp, #32]
 800f050:	f001 fe74 	bl	8010d3c <_Bfree>
 800f054:	4659      	mov	r1, fp
 800f056:	4650      	mov	r0, sl
 800f058:	f001 fe70 	bl	8010d3c <_Bfree>
 800f05c:	e5e1      	b.n	800ec22 <_strtod_l+0x82>
 800f05e:	4b35      	ldr	r3, [pc, #212]	; (800f134 <_strtod_l+0x594>)
 800f060:	4640      	mov	r0, r8
 800f062:	9305      	str	r3, [sp, #20]
 800f064:	2300      	movs	r3, #0
 800f066:	4649      	mov	r1, r9
 800f068:	461f      	mov	r7, r3
 800f06a:	1136      	asrs	r6, r6, #4
 800f06c:	2e01      	cmp	r6, #1
 800f06e:	dc21      	bgt.n	800f0b4 <_strtod_l+0x514>
 800f070:	b10b      	cbz	r3, 800f076 <_strtod_l+0x4d6>
 800f072:	4680      	mov	r8, r0
 800f074:	4689      	mov	r9, r1
 800f076:	4b2f      	ldr	r3, [pc, #188]	; (800f134 <_strtod_l+0x594>)
 800f078:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800f07c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f080:	4642      	mov	r2, r8
 800f082:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f086:	464b      	mov	r3, r9
 800f088:	f7f1 fa48 	bl	800051c <__aeabi_dmul>
 800f08c:	4b26      	ldr	r3, [pc, #152]	; (800f128 <_strtod_l+0x588>)
 800f08e:	460a      	mov	r2, r1
 800f090:	400b      	ands	r3, r1
 800f092:	4929      	ldr	r1, [pc, #164]	; (800f138 <_strtod_l+0x598>)
 800f094:	4680      	mov	r8, r0
 800f096:	428b      	cmp	r3, r1
 800f098:	d8b9      	bhi.n	800f00e <_strtod_l+0x46e>
 800f09a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f09e:	428b      	cmp	r3, r1
 800f0a0:	bf86      	itte	hi
 800f0a2:	f04f 38ff 	movhi.w	r8, #4294967295
 800f0a6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800f13c <_strtod_l+0x59c>
 800f0aa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	9305      	str	r3, [sp, #20]
 800f0b2:	e07f      	b.n	800f1b4 <_strtod_l+0x614>
 800f0b4:	07f2      	lsls	r2, r6, #31
 800f0b6:	d505      	bpl.n	800f0c4 <_strtod_l+0x524>
 800f0b8:	9b05      	ldr	r3, [sp, #20]
 800f0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0be:	f7f1 fa2d 	bl	800051c <__aeabi_dmul>
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	9a05      	ldr	r2, [sp, #20]
 800f0c6:	3701      	adds	r7, #1
 800f0c8:	3208      	adds	r2, #8
 800f0ca:	1076      	asrs	r6, r6, #1
 800f0cc:	9205      	str	r2, [sp, #20]
 800f0ce:	e7cd      	b.n	800f06c <_strtod_l+0x4cc>
 800f0d0:	d0ed      	beq.n	800f0ae <_strtod_l+0x50e>
 800f0d2:	4276      	negs	r6, r6
 800f0d4:	f016 020f 	ands.w	r2, r6, #15
 800f0d8:	d00a      	beq.n	800f0f0 <_strtod_l+0x550>
 800f0da:	4b15      	ldr	r3, [pc, #84]	; (800f130 <_strtod_l+0x590>)
 800f0dc:	4640      	mov	r0, r8
 800f0de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f0e2:	4649      	mov	r1, r9
 800f0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e8:	f7f1 fb42 	bl	8000770 <__aeabi_ddiv>
 800f0ec:	4680      	mov	r8, r0
 800f0ee:	4689      	mov	r9, r1
 800f0f0:	1136      	asrs	r6, r6, #4
 800f0f2:	d0dc      	beq.n	800f0ae <_strtod_l+0x50e>
 800f0f4:	2e1f      	cmp	r6, #31
 800f0f6:	dd23      	ble.n	800f140 <_strtod_l+0x5a0>
 800f0f8:	f04f 0b00 	mov.w	fp, #0
 800f0fc:	f8cd b010 	str.w	fp, [sp, #16]
 800f100:	f8cd b020 	str.w	fp, [sp, #32]
 800f104:	f8cd b018 	str.w	fp, [sp, #24]
 800f108:	2322      	movs	r3, #34	; 0x22
 800f10a:	f04f 0800 	mov.w	r8, #0
 800f10e:	f04f 0900 	mov.w	r9, #0
 800f112:	f8ca 3000 	str.w	r3, [sl]
 800f116:	e789      	b.n	800f02c <_strtod_l+0x48c>
 800f118:	080127bd 	.word	0x080127bd
 800f11c:	080127f8 	.word	0x080127f8
 800f120:	080127b5 	.word	0x080127b5
 800f124:	080128eb 	.word	0x080128eb
 800f128:	7ff00000 	.word	0x7ff00000
 800f12c:	080128e7 	.word	0x080128e7
 800f130:	08012a60 	.word	0x08012a60
 800f134:	08012a38 	.word	0x08012a38
 800f138:	7ca00000 	.word	0x7ca00000
 800f13c:	7fefffff 	.word	0x7fefffff
 800f140:	f016 0310 	ands.w	r3, r6, #16
 800f144:	bf18      	it	ne
 800f146:	236a      	movne	r3, #106	; 0x6a
 800f148:	4640      	mov	r0, r8
 800f14a:	9305      	str	r3, [sp, #20]
 800f14c:	4649      	mov	r1, r9
 800f14e:	2300      	movs	r3, #0
 800f150:	4fb0      	ldr	r7, [pc, #704]	; (800f414 <_strtod_l+0x874>)
 800f152:	07f2      	lsls	r2, r6, #31
 800f154:	d504      	bpl.n	800f160 <_strtod_l+0x5c0>
 800f156:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f15a:	f7f1 f9df 	bl	800051c <__aeabi_dmul>
 800f15e:	2301      	movs	r3, #1
 800f160:	1076      	asrs	r6, r6, #1
 800f162:	f107 0708 	add.w	r7, r7, #8
 800f166:	d1f4      	bne.n	800f152 <_strtod_l+0x5b2>
 800f168:	b10b      	cbz	r3, 800f16e <_strtod_l+0x5ce>
 800f16a:	4680      	mov	r8, r0
 800f16c:	4689      	mov	r9, r1
 800f16e:	9b05      	ldr	r3, [sp, #20]
 800f170:	b1c3      	cbz	r3, 800f1a4 <_strtod_l+0x604>
 800f172:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800f176:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	4649      	mov	r1, r9
 800f17e:	dd11      	ble.n	800f1a4 <_strtod_l+0x604>
 800f180:	2b1f      	cmp	r3, #31
 800f182:	f340 8127 	ble.w	800f3d4 <_strtod_l+0x834>
 800f186:	2b34      	cmp	r3, #52	; 0x34
 800f188:	bfd8      	it	le
 800f18a:	f04f 33ff 	movle.w	r3, #4294967295
 800f18e:	f04f 0800 	mov.w	r8, #0
 800f192:	bfcf      	iteee	gt
 800f194:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800f198:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800f19c:	fa03 f202 	lslle.w	r2, r3, r2
 800f1a0:	ea02 0901 	andle.w	r9, r2, r1
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	4640      	mov	r0, r8
 800f1aa:	4649      	mov	r1, r9
 800f1ac:	f7f1 fc1e 	bl	80009ec <__aeabi_dcmpeq>
 800f1b0:	2800      	cmp	r0, #0
 800f1b2:	d1a1      	bne.n	800f0f8 <_strtod_l+0x558>
 800f1b4:	9b06      	ldr	r3, [sp, #24]
 800f1b6:	465a      	mov	r2, fp
 800f1b8:	9300      	str	r3, [sp, #0]
 800f1ba:	4650      	mov	r0, sl
 800f1bc:	4623      	mov	r3, r4
 800f1be:	9908      	ldr	r1, [sp, #32]
 800f1c0:	f001 fe24 	bl	8010e0c <__s2b>
 800f1c4:	9008      	str	r0, [sp, #32]
 800f1c6:	2800      	cmp	r0, #0
 800f1c8:	f43f af21 	beq.w	800f00e <_strtod_l+0x46e>
 800f1cc:	9b04      	ldr	r3, [sp, #16]
 800f1ce:	f04f 0b00 	mov.w	fp, #0
 800f1d2:	1b5d      	subs	r5, r3, r5
 800f1d4:	9b07      	ldr	r3, [sp, #28]
 800f1d6:	f8cd b010 	str.w	fp, [sp, #16]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	bfb4      	ite	lt
 800f1de:	462b      	movlt	r3, r5
 800f1e0:	2300      	movge	r3, #0
 800f1e2:	930e      	str	r3, [sp, #56]	; 0x38
 800f1e4:	9b07      	ldr	r3, [sp, #28]
 800f1e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f1ea:	9314      	str	r3, [sp, #80]	; 0x50
 800f1ec:	9b08      	ldr	r3, [sp, #32]
 800f1ee:	4650      	mov	r0, sl
 800f1f0:	6859      	ldr	r1, [r3, #4]
 800f1f2:	f001 fd63 	bl	8010cbc <_Balloc>
 800f1f6:	9006      	str	r0, [sp, #24]
 800f1f8:	2800      	cmp	r0, #0
 800f1fa:	f43f af10 	beq.w	800f01e <_strtod_l+0x47e>
 800f1fe:	9b08      	ldr	r3, [sp, #32]
 800f200:	300c      	adds	r0, #12
 800f202:	691a      	ldr	r2, [r3, #16]
 800f204:	f103 010c 	add.w	r1, r3, #12
 800f208:	3202      	adds	r2, #2
 800f20a:	0092      	lsls	r2, r2, #2
 800f20c:	f7ff f806 	bl	800e21c <memcpy>
 800f210:	ab1c      	add	r3, sp, #112	; 0x70
 800f212:	9301      	str	r3, [sp, #4]
 800f214:	ab1b      	add	r3, sp, #108	; 0x6c
 800f216:	9300      	str	r3, [sp, #0]
 800f218:	4642      	mov	r2, r8
 800f21a:	464b      	mov	r3, r9
 800f21c:	4650      	mov	r0, sl
 800f21e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800f222:	f002 f935 	bl	8011490 <__d2b>
 800f226:	901a      	str	r0, [sp, #104]	; 0x68
 800f228:	2800      	cmp	r0, #0
 800f22a:	f43f aef8 	beq.w	800f01e <_strtod_l+0x47e>
 800f22e:	2101      	movs	r1, #1
 800f230:	4650      	mov	r0, sl
 800f232:	f001 fe83 	bl	8010f3c <__i2b>
 800f236:	4603      	mov	r3, r0
 800f238:	9004      	str	r0, [sp, #16]
 800f23a:	2800      	cmp	r0, #0
 800f23c:	f43f aeef 	beq.w	800f01e <_strtod_l+0x47e>
 800f240:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800f242:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f244:	2d00      	cmp	r5, #0
 800f246:	bfab      	itete	ge
 800f248:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f24a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800f24c:	18ee      	addge	r6, r5, r3
 800f24e:	1b5c      	sublt	r4, r3, r5
 800f250:	9b05      	ldr	r3, [sp, #20]
 800f252:	bfa8      	it	ge
 800f254:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800f256:	eba5 0503 	sub.w	r5, r5, r3
 800f25a:	4415      	add	r5, r2
 800f25c:	4b6e      	ldr	r3, [pc, #440]	; (800f418 <_strtod_l+0x878>)
 800f25e:	f105 35ff 	add.w	r5, r5, #4294967295
 800f262:	bfb8      	it	lt
 800f264:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800f266:	429d      	cmp	r5, r3
 800f268:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f26c:	f280 80c4 	bge.w	800f3f8 <_strtod_l+0x858>
 800f270:	1b5b      	subs	r3, r3, r5
 800f272:	2b1f      	cmp	r3, #31
 800f274:	f04f 0701 	mov.w	r7, #1
 800f278:	eba2 0203 	sub.w	r2, r2, r3
 800f27c:	f300 80b1 	bgt.w	800f3e2 <_strtod_l+0x842>
 800f280:	2500      	movs	r5, #0
 800f282:	fa07 f303 	lsl.w	r3, r7, r3
 800f286:	930f      	str	r3, [sp, #60]	; 0x3c
 800f288:	18b7      	adds	r7, r6, r2
 800f28a:	9b05      	ldr	r3, [sp, #20]
 800f28c:	42be      	cmp	r6, r7
 800f28e:	4414      	add	r4, r2
 800f290:	441c      	add	r4, r3
 800f292:	4633      	mov	r3, r6
 800f294:	bfa8      	it	ge
 800f296:	463b      	movge	r3, r7
 800f298:	42a3      	cmp	r3, r4
 800f29a:	bfa8      	it	ge
 800f29c:	4623      	movge	r3, r4
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	bfc2      	ittt	gt
 800f2a2:	1aff      	subgt	r7, r7, r3
 800f2a4:	1ae4      	subgt	r4, r4, r3
 800f2a6:	1af6      	subgt	r6, r6, r3
 800f2a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	dd17      	ble.n	800f2de <_strtod_l+0x73e>
 800f2ae:	461a      	mov	r2, r3
 800f2b0:	4650      	mov	r0, sl
 800f2b2:	9904      	ldr	r1, [sp, #16]
 800f2b4:	f001 ff00 	bl	80110b8 <__pow5mult>
 800f2b8:	9004      	str	r0, [sp, #16]
 800f2ba:	2800      	cmp	r0, #0
 800f2bc:	f43f aeaf 	beq.w	800f01e <_strtod_l+0x47e>
 800f2c0:	4601      	mov	r1, r0
 800f2c2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f2c4:	4650      	mov	r0, sl
 800f2c6:	f001 fe4f 	bl	8010f68 <__multiply>
 800f2ca:	9009      	str	r0, [sp, #36]	; 0x24
 800f2cc:	2800      	cmp	r0, #0
 800f2ce:	f43f aea6 	beq.w	800f01e <_strtod_l+0x47e>
 800f2d2:	4650      	mov	r0, sl
 800f2d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f2d6:	f001 fd31 	bl	8010d3c <_Bfree>
 800f2da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2dc:	931a      	str	r3, [sp, #104]	; 0x68
 800f2de:	2f00      	cmp	r7, #0
 800f2e0:	f300 808e 	bgt.w	800f400 <_strtod_l+0x860>
 800f2e4:	9b07      	ldr	r3, [sp, #28]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	dd08      	ble.n	800f2fc <_strtod_l+0x75c>
 800f2ea:	4650      	mov	r0, sl
 800f2ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f2ee:	9906      	ldr	r1, [sp, #24]
 800f2f0:	f001 fee2 	bl	80110b8 <__pow5mult>
 800f2f4:	9006      	str	r0, [sp, #24]
 800f2f6:	2800      	cmp	r0, #0
 800f2f8:	f43f ae91 	beq.w	800f01e <_strtod_l+0x47e>
 800f2fc:	2c00      	cmp	r4, #0
 800f2fe:	dd08      	ble.n	800f312 <_strtod_l+0x772>
 800f300:	4622      	mov	r2, r4
 800f302:	4650      	mov	r0, sl
 800f304:	9906      	ldr	r1, [sp, #24]
 800f306:	f001 ff31 	bl	801116c <__lshift>
 800f30a:	9006      	str	r0, [sp, #24]
 800f30c:	2800      	cmp	r0, #0
 800f30e:	f43f ae86 	beq.w	800f01e <_strtod_l+0x47e>
 800f312:	2e00      	cmp	r6, #0
 800f314:	dd08      	ble.n	800f328 <_strtod_l+0x788>
 800f316:	4632      	mov	r2, r6
 800f318:	4650      	mov	r0, sl
 800f31a:	9904      	ldr	r1, [sp, #16]
 800f31c:	f001 ff26 	bl	801116c <__lshift>
 800f320:	9004      	str	r0, [sp, #16]
 800f322:	2800      	cmp	r0, #0
 800f324:	f43f ae7b 	beq.w	800f01e <_strtod_l+0x47e>
 800f328:	4650      	mov	r0, sl
 800f32a:	9a06      	ldr	r2, [sp, #24]
 800f32c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f32e:	f001 ffa9 	bl	8011284 <__mdiff>
 800f332:	4683      	mov	fp, r0
 800f334:	2800      	cmp	r0, #0
 800f336:	f43f ae72 	beq.w	800f01e <_strtod_l+0x47e>
 800f33a:	2400      	movs	r4, #0
 800f33c:	68c3      	ldr	r3, [r0, #12]
 800f33e:	9904      	ldr	r1, [sp, #16]
 800f340:	60c4      	str	r4, [r0, #12]
 800f342:	930b      	str	r3, [sp, #44]	; 0x2c
 800f344:	f001 ff82 	bl	801124c <__mcmp>
 800f348:	42a0      	cmp	r0, r4
 800f34a:	da6b      	bge.n	800f424 <_strtod_l+0x884>
 800f34c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f34e:	ea53 0308 	orrs.w	r3, r3, r8
 800f352:	f040 8091 	bne.w	800f478 <_strtod_l+0x8d8>
 800f356:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	f040 808c 	bne.w	800f478 <_strtod_l+0x8d8>
 800f360:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f364:	0d1b      	lsrs	r3, r3, #20
 800f366:	051b      	lsls	r3, r3, #20
 800f368:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f36c:	f240 8084 	bls.w	800f478 <_strtod_l+0x8d8>
 800f370:	f8db 3014 	ldr.w	r3, [fp, #20]
 800f374:	b91b      	cbnz	r3, 800f37e <_strtod_l+0x7de>
 800f376:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f37a:	2b01      	cmp	r3, #1
 800f37c:	dd7c      	ble.n	800f478 <_strtod_l+0x8d8>
 800f37e:	4659      	mov	r1, fp
 800f380:	2201      	movs	r2, #1
 800f382:	4650      	mov	r0, sl
 800f384:	f001 fef2 	bl	801116c <__lshift>
 800f388:	9904      	ldr	r1, [sp, #16]
 800f38a:	4683      	mov	fp, r0
 800f38c:	f001 ff5e 	bl	801124c <__mcmp>
 800f390:	2800      	cmp	r0, #0
 800f392:	dd71      	ble.n	800f478 <_strtod_l+0x8d8>
 800f394:	9905      	ldr	r1, [sp, #20]
 800f396:	464b      	mov	r3, r9
 800f398:	4a20      	ldr	r2, [pc, #128]	; (800f41c <_strtod_l+0x87c>)
 800f39a:	2900      	cmp	r1, #0
 800f39c:	f000 808c 	beq.w	800f4b8 <_strtod_l+0x918>
 800f3a0:	ea02 0109 	and.w	r1, r2, r9
 800f3a4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f3a8:	f300 8086 	bgt.w	800f4b8 <_strtod_l+0x918>
 800f3ac:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f3b0:	f77f aeaa 	ble.w	800f108 <_strtod_l+0x568>
 800f3b4:	4640      	mov	r0, r8
 800f3b6:	4649      	mov	r1, r9
 800f3b8:	4b19      	ldr	r3, [pc, #100]	; (800f420 <_strtod_l+0x880>)
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	f7f1 f8ae 	bl	800051c <__aeabi_dmul>
 800f3c0:	460b      	mov	r3, r1
 800f3c2:	4303      	orrs	r3, r0
 800f3c4:	bf08      	it	eq
 800f3c6:	2322      	moveq	r3, #34	; 0x22
 800f3c8:	4680      	mov	r8, r0
 800f3ca:	4689      	mov	r9, r1
 800f3cc:	bf08      	it	eq
 800f3ce:	f8ca 3000 	streq.w	r3, [sl]
 800f3d2:	e62f      	b.n	800f034 <_strtod_l+0x494>
 800f3d4:	f04f 32ff 	mov.w	r2, #4294967295
 800f3d8:	fa02 f303 	lsl.w	r3, r2, r3
 800f3dc:	ea03 0808 	and.w	r8, r3, r8
 800f3e0:	e6e0      	b.n	800f1a4 <_strtod_l+0x604>
 800f3e2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800f3e6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800f3ea:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800f3ee:	35e2      	adds	r5, #226	; 0xe2
 800f3f0:	fa07 f505 	lsl.w	r5, r7, r5
 800f3f4:	970f      	str	r7, [sp, #60]	; 0x3c
 800f3f6:	e747      	b.n	800f288 <_strtod_l+0x6e8>
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	2500      	movs	r5, #0
 800f3fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3fe:	e743      	b.n	800f288 <_strtod_l+0x6e8>
 800f400:	463a      	mov	r2, r7
 800f402:	4650      	mov	r0, sl
 800f404:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f406:	f001 feb1 	bl	801116c <__lshift>
 800f40a:	901a      	str	r0, [sp, #104]	; 0x68
 800f40c:	2800      	cmp	r0, #0
 800f40e:	f47f af69 	bne.w	800f2e4 <_strtod_l+0x744>
 800f412:	e604      	b.n	800f01e <_strtod_l+0x47e>
 800f414:	08012810 	.word	0x08012810
 800f418:	fffffc02 	.word	0xfffffc02
 800f41c:	7ff00000 	.word	0x7ff00000
 800f420:	39500000 	.word	0x39500000
 800f424:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f428:	d165      	bne.n	800f4f6 <_strtod_l+0x956>
 800f42a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f42c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f430:	b35a      	cbz	r2, 800f48a <_strtod_l+0x8ea>
 800f432:	4a99      	ldr	r2, [pc, #612]	; (800f698 <_strtod_l+0xaf8>)
 800f434:	4293      	cmp	r3, r2
 800f436:	d12b      	bne.n	800f490 <_strtod_l+0x8f0>
 800f438:	9b05      	ldr	r3, [sp, #20]
 800f43a:	4641      	mov	r1, r8
 800f43c:	b303      	cbz	r3, 800f480 <_strtod_l+0x8e0>
 800f43e:	464a      	mov	r2, r9
 800f440:	4b96      	ldr	r3, [pc, #600]	; (800f69c <_strtod_l+0xafc>)
 800f442:	4013      	ands	r3, r2
 800f444:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f448:	f04f 32ff 	mov.w	r2, #4294967295
 800f44c:	d81b      	bhi.n	800f486 <_strtod_l+0x8e6>
 800f44e:	0d1b      	lsrs	r3, r3, #20
 800f450:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f454:	fa02 f303 	lsl.w	r3, r2, r3
 800f458:	4299      	cmp	r1, r3
 800f45a:	d119      	bne.n	800f490 <_strtod_l+0x8f0>
 800f45c:	4b90      	ldr	r3, [pc, #576]	; (800f6a0 <_strtod_l+0xb00>)
 800f45e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f460:	429a      	cmp	r2, r3
 800f462:	d102      	bne.n	800f46a <_strtod_l+0x8ca>
 800f464:	3101      	adds	r1, #1
 800f466:	f43f adda 	beq.w	800f01e <_strtod_l+0x47e>
 800f46a:	f04f 0800 	mov.w	r8, #0
 800f46e:	4b8b      	ldr	r3, [pc, #556]	; (800f69c <_strtod_l+0xafc>)
 800f470:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f472:	401a      	ands	r2, r3
 800f474:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800f478:	9b05      	ldr	r3, [sp, #20]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d19a      	bne.n	800f3b4 <_strtod_l+0x814>
 800f47e:	e5d9      	b.n	800f034 <_strtod_l+0x494>
 800f480:	f04f 33ff 	mov.w	r3, #4294967295
 800f484:	e7e8      	b.n	800f458 <_strtod_l+0x8b8>
 800f486:	4613      	mov	r3, r2
 800f488:	e7e6      	b.n	800f458 <_strtod_l+0x8b8>
 800f48a:	ea53 0308 	orrs.w	r3, r3, r8
 800f48e:	d081      	beq.n	800f394 <_strtod_l+0x7f4>
 800f490:	b1e5      	cbz	r5, 800f4cc <_strtod_l+0x92c>
 800f492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f494:	421d      	tst	r5, r3
 800f496:	d0ef      	beq.n	800f478 <_strtod_l+0x8d8>
 800f498:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f49a:	4640      	mov	r0, r8
 800f49c:	4649      	mov	r1, r9
 800f49e:	9a05      	ldr	r2, [sp, #20]
 800f4a0:	b1c3      	cbz	r3, 800f4d4 <_strtod_l+0x934>
 800f4a2:	f7ff fb59 	bl	800eb58 <sulp>
 800f4a6:	4602      	mov	r2, r0
 800f4a8:	460b      	mov	r3, r1
 800f4aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f4ae:	f7f0 fe7f 	bl	80001b0 <__adddf3>
 800f4b2:	4680      	mov	r8, r0
 800f4b4:	4689      	mov	r9, r1
 800f4b6:	e7df      	b.n	800f478 <_strtod_l+0x8d8>
 800f4b8:	4013      	ands	r3, r2
 800f4ba:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f4be:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800f4c2:	f04f 38ff 	mov.w	r8, #4294967295
 800f4c6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800f4ca:	e7d5      	b.n	800f478 <_strtod_l+0x8d8>
 800f4cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f4ce:	ea13 0f08 	tst.w	r3, r8
 800f4d2:	e7e0      	b.n	800f496 <_strtod_l+0x8f6>
 800f4d4:	f7ff fb40 	bl	800eb58 <sulp>
 800f4d8:	4602      	mov	r2, r0
 800f4da:	460b      	mov	r3, r1
 800f4dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f4e0:	f7f0 fe64 	bl	80001ac <__aeabi_dsub>
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	4680      	mov	r8, r0
 800f4ea:	4689      	mov	r9, r1
 800f4ec:	f7f1 fa7e 	bl	80009ec <__aeabi_dcmpeq>
 800f4f0:	2800      	cmp	r0, #0
 800f4f2:	d0c1      	beq.n	800f478 <_strtod_l+0x8d8>
 800f4f4:	e608      	b.n	800f108 <_strtod_l+0x568>
 800f4f6:	4658      	mov	r0, fp
 800f4f8:	9904      	ldr	r1, [sp, #16]
 800f4fa:	f002 f825 	bl	8011548 <__ratio>
 800f4fe:	2200      	movs	r2, #0
 800f500:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f504:	4606      	mov	r6, r0
 800f506:	460f      	mov	r7, r1
 800f508:	f7f1 fa84 	bl	8000a14 <__aeabi_dcmple>
 800f50c:	2800      	cmp	r0, #0
 800f50e:	d070      	beq.n	800f5f2 <_strtod_l+0xa52>
 800f510:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f512:	2b00      	cmp	r3, #0
 800f514:	d042      	beq.n	800f59c <_strtod_l+0x9fc>
 800f516:	2600      	movs	r6, #0
 800f518:	4f62      	ldr	r7, [pc, #392]	; (800f6a4 <_strtod_l+0xb04>)
 800f51a:	4d62      	ldr	r5, [pc, #392]	; (800f6a4 <_strtod_l+0xb04>)
 800f51c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f51e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f522:	0d1b      	lsrs	r3, r3, #20
 800f524:	051b      	lsls	r3, r3, #20
 800f526:	930f      	str	r3, [sp, #60]	; 0x3c
 800f528:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f52a:	4b5f      	ldr	r3, [pc, #380]	; (800f6a8 <_strtod_l+0xb08>)
 800f52c:	429a      	cmp	r2, r3
 800f52e:	f040 80c3 	bne.w	800f6b8 <_strtod_l+0xb18>
 800f532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f534:	4640      	mov	r0, r8
 800f536:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800f53a:	4649      	mov	r1, r9
 800f53c:	f001 ff2e 	bl	801139c <__ulp>
 800f540:	4602      	mov	r2, r0
 800f542:	460b      	mov	r3, r1
 800f544:	4630      	mov	r0, r6
 800f546:	4639      	mov	r1, r7
 800f548:	f7f0 ffe8 	bl	800051c <__aeabi_dmul>
 800f54c:	4642      	mov	r2, r8
 800f54e:	464b      	mov	r3, r9
 800f550:	f7f0 fe2e 	bl	80001b0 <__adddf3>
 800f554:	460b      	mov	r3, r1
 800f556:	4951      	ldr	r1, [pc, #324]	; (800f69c <_strtod_l+0xafc>)
 800f558:	4a54      	ldr	r2, [pc, #336]	; (800f6ac <_strtod_l+0xb0c>)
 800f55a:	4019      	ands	r1, r3
 800f55c:	4291      	cmp	r1, r2
 800f55e:	4680      	mov	r8, r0
 800f560:	d95d      	bls.n	800f61e <_strtod_l+0xa7e>
 800f562:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f564:	4b4e      	ldr	r3, [pc, #312]	; (800f6a0 <_strtod_l+0xb00>)
 800f566:	429a      	cmp	r2, r3
 800f568:	d103      	bne.n	800f572 <_strtod_l+0x9d2>
 800f56a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f56c:	3301      	adds	r3, #1
 800f56e:	f43f ad56 	beq.w	800f01e <_strtod_l+0x47e>
 800f572:	f04f 38ff 	mov.w	r8, #4294967295
 800f576:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800f6a0 <_strtod_l+0xb00>
 800f57a:	4650      	mov	r0, sl
 800f57c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f57e:	f001 fbdd 	bl	8010d3c <_Bfree>
 800f582:	4650      	mov	r0, sl
 800f584:	9906      	ldr	r1, [sp, #24]
 800f586:	f001 fbd9 	bl	8010d3c <_Bfree>
 800f58a:	4650      	mov	r0, sl
 800f58c:	9904      	ldr	r1, [sp, #16]
 800f58e:	f001 fbd5 	bl	8010d3c <_Bfree>
 800f592:	4659      	mov	r1, fp
 800f594:	4650      	mov	r0, sl
 800f596:	f001 fbd1 	bl	8010d3c <_Bfree>
 800f59a:	e627      	b.n	800f1ec <_strtod_l+0x64c>
 800f59c:	f1b8 0f00 	cmp.w	r8, #0
 800f5a0:	d119      	bne.n	800f5d6 <_strtod_l+0xa36>
 800f5a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f5a8:	b9e3      	cbnz	r3, 800f5e4 <_strtod_l+0xa44>
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	4630      	mov	r0, r6
 800f5ae:	4639      	mov	r1, r7
 800f5b0:	4b3c      	ldr	r3, [pc, #240]	; (800f6a4 <_strtod_l+0xb04>)
 800f5b2:	f7f1 fa25 	bl	8000a00 <__aeabi_dcmplt>
 800f5b6:	b9c8      	cbnz	r0, 800f5ec <_strtod_l+0xa4c>
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	4630      	mov	r0, r6
 800f5bc:	4639      	mov	r1, r7
 800f5be:	4b3c      	ldr	r3, [pc, #240]	; (800f6b0 <_strtod_l+0xb10>)
 800f5c0:	f7f0 ffac 	bl	800051c <__aeabi_dmul>
 800f5c4:	4604      	mov	r4, r0
 800f5c6:	460d      	mov	r5, r1
 800f5c8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f5cc:	9416      	str	r4, [sp, #88]	; 0x58
 800f5ce:	9317      	str	r3, [sp, #92]	; 0x5c
 800f5d0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800f5d4:	e7a2      	b.n	800f51c <_strtod_l+0x97c>
 800f5d6:	f1b8 0f01 	cmp.w	r8, #1
 800f5da:	d103      	bne.n	800f5e4 <_strtod_l+0xa44>
 800f5dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	f43f ad92 	beq.w	800f108 <_strtod_l+0x568>
 800f5e4:	2600      	movs	r6, #0
 800f5e6:	2400      	movs	r4, #0
 800f5e8:	4f32      	ldr	r7, [pc, #200]	; (800f6b4 <_strtod_l+0xb14>)
 800f5ea:	e796      	b.n	800f51a <_strtod_l+0x97a>
 800f5ec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f5ee:	4d30      	ldr	r5, [pc, #192]	; (800f6b0 <_strtod_l+0xb10>)
 800f5f0:	e7ea      	b.n	800f5c8 <_strtod_l+0xa28>
 800f5f2:	4b2f      	ldr	r3, [pc, #188]	; (800f6b0 <_strtod_l+0xb10>)
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	4630      	mov	r0, r6
 800f5f8:	4639      	mov	r1, r7
 800f5fa:	f7f0 ff8f 	bl	800051c <__aeabi_dmul>
 800f5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f600:	4604      	mov	r4, r0
 800f602:	460d      	mov	r5, r1
 800f604:	b933      	cbnz	r3, 800f614 <_strtod_l+0xa74>
 800f606:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f60a:	9010      	str	r0, [sp, #64]	; 0x40
 800f60c:	9311      	str	r3, [sp, #68]	; 0x44
 800f60e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800f612:	e783      	b.n	800f51c <_strtod_l+0x97c>
 800f614:	4602      	mov	r2, r0
 800f616:	460b      	mov	r3, r1
 800f618:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800f61c:	e7f7      	b.n	800f60e <_strtod_l+0xa6e>
 800f61e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800f622:	9b05      	ldr	r3, [sp, #20]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d1a8      	bne.n	800f57a <_strtod_l+0x9da>
 800f628:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f62c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f62e:	0d1b      	lsrs	r3, r3, #20
 800f630:	051b      	lsls	r3, r3, #20
 800f632:	429a      	cmp	r2, r3
 800f634:	d1a1      	bne.n	800f57a <_strtod_l+0x9da>
 800f636:	4620      	mov	r0, r4
 800f638:	4629      	mov	r1, r5
 800f63a:	f7f1 fdc3 	bl	80011c4 <__aeabi_d2lz>
 800f63e:	f7f0 ff3f 	bl	80004c0 <__aeabi_l2d>
 800f642:	4602      	mov	r2, r0
 800f644:	460b      	mov	r3, r1
 800f646:	4620      	mov	r0, r4
 800f648:	4629      	mov	r1, r5
 800f64a:	f7f0 fdaf 	bl	80001ac <__aeabi_dsub>
 800f64e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f650:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f654:	ea43 0308 	orr.w	r3, r3, r8
 800f658:	4313      	orrs	r3, r2
 800f65a:	4604      	mov	r4, r0
 800f65c:	460d      	mov	r5, r1
 800f65e:	d066      	beq.n	800f72e <_strtod_l+0xb8e>
 800f660:	a309      	add	r3, pc, #36	; (adr r3, 800f688 <_strtod_l+0xae8>)
 800f662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f666:	f7f1 f9cb 	bl	8000a00 <__aeabi_dcmplt>
 800f66a:	2800      	cmp	r0, #0
 800f66c:	f47f ace2 	bne.w	800f034 <_strtod_l+0x494>
 800f670:	a307      	add	r3, pc, #28	; (adr r3, 800f690 <_strtod_l+0xaf0>)
 800f672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f676:	4620      	mov	r0, r4
 800f678:	4629      	mov	r1, r5
 800f67a:	f7f1 f9df 	bl	8000a3c <__aeabi_dcmpgt>
 800f67e:	2800      	cmp	r0, #0
 800f680:	f43f af7b 	beq.w	800f57a <_strtod_l+0x9da>
 800f684:	e4d6      	b.n	800f034 <_strtod_l+0x494>
 800f686:	bf00      	nop
 800f688:	94a03595 	.word	0x94a03595
 800f68c:	3fdfffff 	.word	0x3fdfffff
 800f690:	35afe535 	.word	0x35afe535
 800f694:	3fe00000 	.word	0x3fe00000
 800f698:	000fffff 	.word	0x000fffff
 800f69c:	7ff00000 	.word	0x7ff00000
 800f6a0:	7fefffff 	.word	0x7fefffff
 800f6a4:	3ff00000 	.word	0x3ff00000
 800f6a8:	7fe00000 	.word	0x7fe00000
 800f6ac:	7c9fffff 	.word	0x7c9fffff
 800f6b0:	3fe00000 	.word	0x3fe00000
 800f6b4:	bff00000 	.word	0xbff00000
 800f6b8:	9b05      	ldr	r3, [sp, #20]
 800f6ba:	b313      	cbz	r3, 800f702 <_strtod_l+0xb62>
 800f6bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f6be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f6c2:	d81e      	bhi.n	800f702 <_strtod_l+0xb62>
 800f6c4:	a326      	add	r3, pc, #152	; (adr r3, 800f760 <_strtod_l+0xbc0>)
 800f6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ca:	4620      	mov	r0, r4
 800f6cc:	4629      	mov	r1, r5
 800f6ce:	f7f1 f9a1 	bl	8000a14 <__aeabi_dcmple>
 800f6d2:	b190      	cbz	r0, 800f6fa <_strtod_l+0xb5a>
 800f6d4:	4629      	mov	r1, r5
 800f6d6:	4620      	mov	r0, r4
 800f6d8:	f7f1 f9f8 	bl	8000acc <__aeabi_d2uiz>
 800f6dc:	2801      	cmp	r0, #1
 800f6de:	bf38      	it	cc
 800f6e0:	2001      	movcc	r0, #1
 800f6e2:	f7f0 fea1 	bl	8000428 <__aeabi_ui2d>
 800f6e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6e8:	4604      	mov	r4, r0
 800f6ea:	460d      	mov	r5, r1
 800f6ec:	b9d3      	cbnz	r3, 800f724 <_strtod_l+0xb84>
 800f6ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6f2:	9012      	str	r0, [sp, #72]	; 0x48
 800f6f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800f6f6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800f6fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f6fc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800f700:	1a9f      	subs	r7, r3, r2
 800f702:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f706:	f001 fe49 	bl	801139c <__ulp>
 800f70a:	4602      	mov	r2, r0
 800f70c:	460b      	mov	r3, r1
 800f70e:	4630      	mov	r0, r6
 800f710:	4639      	mov	r1, r7
 800f712:	f7f0 ff03 	bl	800051c <__aeabi_dmul>
 800f716:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f71a:	f7f0 fd49 	bl	80001b0 <__adddf3>
 800f71e:	4680      	mov	r8, r0
 800f720:	4689      	mov	r9, r1
 800f722:	e77e      	b.n	800f622 <_strtod_l+0xa82>
 800f724:	4602      	mov	r2, r0
 800f726:	460b      	mov	r3, r1
 800f728:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800f72c:	e7e3      	b.n	800f6f6 <_strtod_l+0xb56>
 800f72e:	a30e      	add	r3, pc, #56	; (adr r3, 800f768 <_strtod_l+0xbc8>)
 800f730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f734:	f7f1 f964 	bl	8000a00 <__aeabi_dcmplt>
 800f738:	e7a1      	b.n	800f67e <_strtod_l+0xade>
 800f73a:	2300      	movs	r3, #0
 800f73c:	930a      	str	r3, [sp, #40]	; 0x28
 800f73e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f740:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f742:	6013      	str	r3, [r2, #0]
 800f744:	f7ff ba71 	b.w	800ec2a <_strtod_l+0x8a>
 800f748:	2a65      	cmp	r2, #101	; 0x65
 800f74a:	f43f ab63 	beq.w	800ee14 <_strtod_l+0x274>
 800f74e:	2a45      	cmp	r2, #69	; 0x45
 800f750:	f43f ab60 	beq.w	800ee14 <_strtod_l+0x274>
 800f754:	2301      	movs	r3, #1
 800f756:	f7ff bb95 	b.w	800ee84 <_strtod_l+0x2e4>
 800f75a:	bf00      	nop
 800f75c:	f3af 8000 	nop.w
 800f760:	ffc00000 	.word	0xffc00000
 800f764:	41dfffff 	.word	0x41dfffff
 800f768:	94a03595 	.word	0x94a03595
 800f76c:	3fcfffff 	.word	0x3fcfffff

0800f770 <strtod>:
 800f770:	460a      	mov	r2, r1
 800f772:	4601      	mov	r1, r0
 800f774:	4802      	ldr	r0, [pc, #8]	; (800f780 <strtod+0x10>)
 800f776:	4b03      	ldr	r3, [pc, #12]	; (800f784 <strtod+0x14>)
 800f778:	6800      	ldr	r0, [r0, #0]
 800f77a:	f7ff ba11 	b.w	800eba0 <_strtod_l>
 800f77e:	bf00      	nop
 800f780:	20000814 	.word	0x20000814
 800f784:	2000087c 	.word	0x2000087c

0800f788 <strtok>:
 800f788:	4b16      	ldr	r3, [pc, #88]	; (800f7e4 <strtok+0x5c>)
 800f78a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f78e:	681f      	ldr	r7, [r3, #0]
 800f790:	4605      	mov	r5, r0
 800f792:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800f794:	460e      	mov	r6, r1
 800f796:	b9ec      	cbnz	r4, 800f7d4 <strtok+0x4c>
 800f798:	2050      	movs	r0, #80	; 0x50
 800f79a:	f001 fa67 	bl	8010c6c <malloc>
 800f79e:	4602      	mov	r2, r0
 800f7a0:	65b8      	str	r0, [r7, #88]	; 0x58
 800f7a2:	b920      	cbnz	r0, 800f7ae <strtok+0x26>
 800f7a4:	2157      	movs	r1, #87	; 0x57
 800f7a6:	4b10      	ldr	r3, [pc, #64]	; (800f7e8 <strtok+0x60>)
 800f7a8:	4810      	ldr	r0, [pc, #64]	; (800f7ec <strtok+0x64>)
 800f7aa:	f000 f849 	bl	800f840 <__assert_func>
 800f7ae:	e9c0 4400 	strd	r4, r4, [r0]
 800f7b2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800f7b6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800f7ba:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800f7be:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800f7c2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800f7c6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800f7ca:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800f7ce:	6184      	str	r4, [r0, #24]
 800f7d0:	7704      	strb	r4, [r0, #28]
 800f7d2:	6244      	str	r4, [r0, #36]	; 0x24
 800f7d4:	4631      	mov	r1, r6
 800f7d6:	4628      	mov	r0, r5
 800f7d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f7da:	2301      	movs	r3, #1
 800f7dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e0:	f000 b806 	b.w	800f7f0 <__strtok_r>
 800f7e4:	20000814 	.word	0x20000814
 800f7e8:	08012838 	.word	0x08012838
 800f7ec:	0801284f 	.word	0x0801284f

0800f7f0 <__strtok_r>:
 800f7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f7f2:	b908      	cbnz	r0, 800f7f8 <__strtok_r+0x8>
 800f7f4:	6810      	ldr	r0, [r2, #0]
 800f7f6:	b188      	cbz	r0, 800f81c <__strtok_r+0x2c>
 800f7f8:	4604      	mov	r4, r0
 800f7fa:	460f      	mov	r7, r1
 800f7fc:	4620      	mov	r0, r4
 800f7fe:	f814 5b01 	ldrb.w	r5, [r4], #1
 800f802:	f817 6b01 	ldrb.w	r6, [r7], #1
 800f806:	b91e      	cbnz	r6, 800f810 <__strtok_r+0x20>
 800f808:	b965      	cbnz	r5, 800f824 <__strtok_r+0x34>
 800f80a:	4628      	mov	r0, r5
 800f80c:	6015      	str	r5, [r2, #0]
 800f80e:	e005      	b.n	800f81c <__strtok_r+0x2c>
 800f810:	42b5      	cmp	r5, r6
 800f812:	d1f6      	bne.n	800f802 <__strtok_r+0x12>
 800f814:	2b00      	cmp	r3, #0
 800f816:	d1f0      	bne.n	800f7fa <__strtok_r+0xa>
 800f818:	6014      	str	r4, [r2, #0]
 800f81a:	7003      	strb	r3, [r0, #0]
 800f81c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f81e:	461c      	mov	r4, r3
 800f820:	e00c      	b.n	800f83c <__strtok_r+0x4c>
 800f822:	b915      	cbnz	r5, 800f82a <__strtok_r+0x3a>
 800f824:	460e      	mov	r6, r1
 800f826:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f82a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800f82e:	42ab      	cmp	r3, r5
 800f830:	d1f7      	bne.n	800f822 <__strtok_r+0x32>
 800f832:	2b00      	cmp	r3, #0
 800f834:	d0f3      	beq.n	800f81e <__strtok_r+0x2e>
 800f836:	2300      	movs	r3, #0
 800f838:	f804 3c01 	strb.w	r3, [r4, #-1]
 800f83c:	6014      	str	r4, [r2, #0]
 800f83e:	e7ed      	b.n	800f81c <__strtok_r+0x2c>

0800f840 <__assert_func>:
 800f840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f842:	4614      	mov	r4, r2
 800f844:	461a      	mov	r2, r3
 800f846:	4b09      	ldr	r3, [pc, #36]	; (800f86c <__assert_func+0x2c>)
 800f848:	4605      	mov	r5, r0
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	68d8      	ldr	r0, [r3, #12]
 800f84e:	b14c      	cbz	r4, 800f864 <__assert_func+0x24>
 800f850:	4b07      	ldr	r3, [pc, #28]	; (800f870 <__assert_func+0x30>)
 800f852:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f856:	9100      	str	r1, [sp, #0]
 800f858:	462b      	mov	r3, r5
 800f85a:	4906      	ldr	r1, [pc, #24]	; (800f874 <__assert_func+0x34>)
 800f85c:	f000 fe8a 	bl	8010574 <fiprintf>
 800f860:	f002 fb80 	bl	8011f64 <abort>
 800f864:	4b04      	ldr	r3, [pc, #16]	; (800f878 <__assert_func+0x38>)
 800f866:	461c      	mov	r4, r3
 800f868:	e7f3      	b.n	800f852 <__assert_func+0x12>
 800f86a:	bf00      	nop
 800f86c:	20000814 	.word	0x20000814
 800f870:	080128ac 	.word	0x080128ac
 800f874:	080128b9 	.word	0x080128b9
 800f878:	080128e7 	.word	0x080128e7

0800f87c <quorem>:
 800f87c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f880:	6903      	ldr	r3, [r0, #16]
 800f882:	690c      	ldr	r4, [r1, #16]
 800f884:	4607      	mov	r7, r0
 800f886:	42a3      	cmp	r3, r4
 800f888:	f2c0 8082 	blt.w	800f990 <quorem+0x114>
 800f88c:	3c01      	subs	r4, #1
 800f88e:	f100 0514 	add.w	r5, r0, #20
 800f892:	f101 0814 	add.w	r8, r1, #20
 800f896:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f89a:	9301      	str	r3, [sp, #4]
 800f89c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f8a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f8a4:	3301      	adds	r3, #1
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	fbb2 f6f3 	udiv	r6, r2, r3
 800f8ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f8b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f8b4:	d331      	bcc.n	800f91a <quorem+0x9e>
 800f8b6:	f04f 0e00 	mov.w	lr, #0
 800f8ba:	4640      	mov	r0, r8
 800f8bc:	46ac      	mov	ip, r5
 800f8be:	46f2      	mov	sl, lr
 800f8c0:	f850 2b04 	ldr.w	r2, [r0], #4
 800f8c4:	b293      	uxth	r3, r2
 800f8c6:	fb06 e303 	mla	r3, r6, r3, lr
 800f8ca:	0c12      	lsrs	r2, r2, #16
 800f8cc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f8d0:	b29b      	uxth	r3, r3
 800f8d2:	fb06 e202 	mla	r2, r6, r2, lr
 800f8d6:	ebaa 0303 	sub.w	r3, sl, r3
 800f8da:	f8dc a000 	ldr.w	sl, [ip]
 800f8de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f8e2:	fa1f fa8a 	uxth.w	sl, sl
 800f8e6:	4453      	add	r3, sl
 800f8e8:	f8dc a000 	ldr.w	sl, [ip]
 800f8ec:	b292      	uxth	r2, r2
 800f8ee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f8f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f8f6:	b29b      	uxth	r3, r3
 800f8f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8fc:	4581      	cmp	r9, r0
 800f8fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f902:	f84c 3b04 	str.w	r3, [ip], #4
 800f906:	d2db      	bcs.n	800f8c0 <quorem+0x44>
 800f908:	f855 300b 	ldr.w	r3, [r5, fp]
 800f90c:	b92b      	cbnz	r3, 800f91a <quorem+0x9e>
 800f90e:	9b01      	ldr	r3, [sp, #4]
 800f910:	3b04      	subs	r3, #4
 800f912:	429d      	cmp	r5, r3
 800f914:	461a      	mov	r2, r3
 800f916:	d32f      	bcc.n	800f978 <quorem+0xfc>
 800f918:	613c      	str	r4, [r7, #16]
 800f91a:	4638      	mov	r0, r7
 800f91c:	f001 fc96 	bl	801124c <__mcmp>
 800f920:	2800      	cmp	r0, #0
 800f922:	db25      	blt.n	800f970 <quorem+0xf4>
 800f924:	4628      	mov	r0, r5
 800f926:	f04f 0c00 	mov.w	ip, #0
 800f92a:	3601      	adds	r6, #1
 800f92c:	f858 1b04 	ldr.w	r1, [r8], #4
 800f930:	f8d0 e000 	ldr.w	lr, [r0]
 800f934:	b28b      	uxth	r3, r1
 800f936:	ebac 0303 	sub.w	r3, ip, r3
 800f93a:	fa1f f28e 	uxth.w	r2, lr
 800f93e:	4413      	add	r3, r2
 800f940:	0c0a      	lsrs	r2, r1, #16
 800f942:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f946:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f94a:	b29b      	uxth	r3, r3
 800f94c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f950:	45c1      	cmp	r9, r8
 800f952:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f956:	f840 3b04 	str.w	r3, [r0], #4
 800f95a:	d2e7      	bcs.n	800f92c <quorem+0xb0>
 800f95c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f960:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f964:	b922      	cbnz	r2, 800f970 <quorem+0xf4>
 800f966:	3b04      	subs	r3, #4
 800f968:	429d      	cmp	r5, r3
 800f96a:	461a      	mov	r2, r3
 800f96c:	d30a      	bcc.n	800f984 <quorem+0x108>
 800f96e:	613c      	str	r4, [r7, #16]
 800f970:	4630      	mov	r0, r6
 800f972:	b003      	add	sp, #12
 800f974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f978:	6812      	ldr	r2, [r2, #0]
 800f97a:	3b04      	subs	r3, #4
 800f97c:	2a00      	cmp	r2, #0
 800f97e:	d1cb      	bne.n	800f918 <quorem+0x9c>
 800f980:	3c01      	subs	r4, #1
 800f982:	e7c6      	b.n	800f912 <quorem+0x96>
 800f984:	6812      	ldr	r2, [r2, #0]
 800f986:	3b04      	subs	r3, #4
 800f988:	2a00      	cmp	r2, #0
 800f98a:	d1f0      	bne.n	800f96e <quorem+0xf2>
 800f98c:	3c01      	subs	r4, #1
 800f98e:	e7eb      	b.n	800f968 <quorem+0xec>
 800f990:	2000      	movs	r0, #0
 800f992:	e7ee      	b.n	800f972 <quorem+0xf6>
 800f994:	0000      	movs	r0, r0
	...

0800f998 <_dtoa_r>:
 800f998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f99c:	4616      	mov	r6, r2
 800f99e:	461f      	mov	r7, r3
 800f9a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f9a2:	b099      	sub	sp, #100	; 0x64
 800f9a4:	4605      	mov	r5, r0
 800f9a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f9aa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800f9ae:	b974      	cbnz	r4, 800f9ce <_dtoa_r+0x36>
 800f9b0:	2010      	movs	r0, #16
 800f9b2:	f001 f95b 	bl	8010c6c <malloc>
 800f9b6:	4602      	mov	r2, r0
 800f9b8:	6268      	str	r0, [r5, #36]	; 0x24
 800f9ba:	b920      	cbnz	r0, 800f9c6 <_dtoa_r+0x2e>
 800f9bc:	21ea      	movs	r1, #234	; 0xea
 800f9be:	4ba8      	ldr	r3, [pc, #672]	; (800fc60 <_dtoa_r+0x2c8>)
 800f9c0:	48a8      	ldr	r0, [pc, #672]	; (800fc64 <_dtoa_r+0x2cc>)
 800f9c2:	f7ff ff3d 	bl	800f840 <__assert_func>
 800f9c6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f9ca:	6004      	str	r4, [r0, #0]
 800f9cc:	60c4      	str	r4, [r0, #12]
 800f9ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f9d0:	6819      	ldr	r1, [r3, #0]
 800f9d2:	b151      	cbz	r1, 800f9ea <_dtoa_r+0x52>
 800f9d4:	685a      	ldr	r2, [r3, #4]
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	4093      	lsls	r3, r2
 800f9da:	604a      	str	r2, [r1, #4]
 800f9dc:	608b      	str	r3, [r1, #8]
 800f9de:	4628      	mov	r0, r5
 800f9e0:	f001 f9ac 	bl	8010d3c <_Bfree>
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f9e8:	601a      	str	r2, [r3, #0]
 800f9ea:	1e3b      	subs	r3, r7, #0
 800f9ec:	bfaf      	iteee	ge
 800f9ee:	2300      	movge	r3, #0
 800f9f0:	2201      	movlt	r2, #1
 800f9f2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f9f6:	9305      	strlt	r3, [sp, #20]
 800f9f8:	bfa8      	it	ge
 800f9fa:	f8c8 3000 	strge.w	r3, [r8]
 800f9fe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800fa02:	4b99      	ldr	r3, [pc, #612]	; (800fc68 <_dtoa_r+0x2d0>)
 800fa04:	bfb8      	it	lt
 800fa06:	f8c8 2000 	strlt.w	r2, [r8]
 800fa0a:	ea33 0309 	bics.w	r3, r3, r9
 800fa0e:	d119      	bne.n	800fa44 <_dtoa_r+0xac>
 800fa10:	f242 730f 	movw	r3, #9999	; 0x270f
 800fa14:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fa16:	6013      	str	r3, [r2, #0]
 800fa18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fa1c:	4333      	orrs	r3, r6
 800fa1e:	f000 857f 	beq.w	8010520 <_dtoa_r+0xb88>
 800fa22:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fa24:	b953      	cbnz	r3, 800fa3c <_dtoa_r+0xa4>
 800fa26:	4b91      	ldr	r3, [pc, #580]	; (800fc6c <_dtoa_r+0x2d4>)
 800fa28:	e022      	b.n	800fa70 <_dtoa_r+0xd8>
 800fa2a:	4b91      	ldr	r3, [pc, #580]	; (800fc70 <_dtoa_r+0x2d8>)
 800fa2c:	9303      	str	r3, [sp, #12]
 800fa2e:	3308      	adds	r3, #8
 800fa30:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fa32:	6013      	str	r3, [r2, #0]
 800fa34:	9803      	ldr	r0, [sp, #12]
 800fa36:	b019      	add	sp, #100	; 0x64
 800fa38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa3c:	4b8b      	ldr	r3, [pc, #556]	; (800fc6c <_dtoa_r+0x2d4>)
 800fa3e:	9303      	str	r3, [sp, #12]
 800fa40:	3303      	adds	r3, #3
 800fa42:	e7f5      	b.n	800fa30 <_dtoa_r+0x98>
 800fa44:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fa48:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800fa4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fa50:	2200      	movs	r2, #0
 800fa52:	2300      	movs	r3, #0
 800fa54:	f7f0 ffca 	bl	80009ec <__aeabi_dcmpeq>
 800fa58:	4680      	mov	r8, r0
 800fa5a:	b158      	cbz	r0, 800fa74 <_dtoa_r+0xdc>
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fa60:	6013      	str	r3, [r2, #0]
 800fa62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	f000 8558 	beq.w	801051a <_dtoa_r+0xb82>
 800fa6a:	4882      	ldr	r0, [pc, #520]	; (800fc74 <_dtoa_r+0x2dc>)
 800fa6c:	6018      	str	r0, [r3, #0]
 800fa6e:	1e43      	subs	r3, r0, #1
 800fa70:	9303      	str	r3, [sp, #12]
 800fa72:	e7df      	b.n	800fa34 <_dtoa_r+0x9c>
 800fa74:	ab16      	add	r3, sp, #88	; 0x58
 800fa76:	9301      	str	r3, [sp, #4]
 800fa78:	ab17      	add	r3, sp, #92	; 0x5c
 800fa7a:	9300      	str	r3, [sp, #0]
 800fa7c:	4628      	mov	r0, r5
 800fa7e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fa82:	f001 fd05 	bl	8011490 <__d2b>
 800fa86:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fa8a:	4683      	mov	fp, r0
 800fa8c:	2c00      	cmp	r4, #0
 800fa8e:	d07f      	beq.n	800fb90 <_dtoa_r+0x1f8>
 800fa90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fa94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fa96:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800fa9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa9e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800faa2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800faa6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800faaa:	2200      	movs	r2, #0
 800faac:	4b72      	ldr	r3, [pc, #456]	; (800fc78 <_dtoa_r+0x2e0>)
 800faae:	f7f0 fb7d 	bl	80001ac <__aeabi_dsub>
 800fab2:	a365      	add	r3, pc, #404	; (adr r3, 800fc48 <_dtoa_r+0x2b0>)
 800fab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab8:	f7f0 fd30 	bl	800051c <__aeabi_dmul>
 800fabc:	a364      	add	r3, pc, #400	; (adr r3, 800fc50 <_dtoa_r+0x2b8>)
 800fabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac2:	f7f0 fb75 	bl	80001b0 <__adddf3>
 800fac6:	4606      	mov	r6, r0
 800fac8:	4620      	mov	r0, r4
 800faca:	460f      	mov	r7, r1
 800facc:	f7f0 fcbc 	bl	8000448 <__aeabi_i2d>
 800fad0:	a361      	add	r3, pc, #388	; (adr r3, 800fc58 <_dtoa_r+0x2c0>)
 800fad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fad6:	f7f0 fd21 	bl	800051c <__aeabi_dmul>
 800fada:	4602      	mov	r2, r0
 800fadc:	460b      	mov	r3, r1
 800fade:	4630      	mov	r0, r6
 800fae0:	4639      	mov	r1, r7
 800fae2:	f7f0 fb65 	bl	80001b0 <__adddf3>
 800fae6:	4606      	mov	r6, r0
 800fae8:	460f      	mov	r7, r1
 800faea:	f7f0 ffc7 	bl	8000a7c <__aeabi_d2iz>
 800faee:	2200      	movs	r2, #0
 800faf0:	4682      	mov	sl, r0
 800faf2:	2300      	movs	r3, #0
 800faf4:	4630      	mov	r0, r6
 800faf6:	4639      	mov	r1, r7
 800faf8:	f7f0 ff82 	bl	8000a00 <__aeabi_dcmplt>
 800fafc:	b148      	cbz	r0, 800fb12 <_dtoa_r+0x17a>
 800fafe:	4650      	mov	r0, sl
 800fb00:	f7f0 fca2 	bl	8000448 <__aeabi_i2d>
 800fb04:	4632      	mov	r2, r6
 800fb06:	463b      	mov	r3, r7
 800fb08:	f7f0 ff70 	bl	80009ec <__aeabi_dcmpeq>
 800fb0c:	b908      	cbnz	r0, 800fb12 <_dtoa_r+0x17a>
 800fb0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb12:	f1ba 0f16 	cmp.w	sl, #22
 800fb16:	d858      	bhi.n	800fbca <_dtoa_r+0x232>
 800fb18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fb1c:	4b57      	ldr	r3, [pc, #348]	; (800fc7c <_dtoa_r+0x2e4>)
 800fb1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb26:	f7f0 ff6b 	bl	8000a00 <__aeabi_dcmplt>
 800fb2a:	2800      	cmp	r0, #0
 800fb2c:	d04f      	beq.n	800fbce <_dtoa_r+0x236>
 800fb2e:	2300      	movs	r3, #0
 800fb30:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb34:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb36:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fb38:	1b1c      	subs	r4, r3, r4
 800fb3a:	1e63      	subs	r3, r4, #1
 800fb3c:	9309      	str	r3, [sp, #36]	; 0x24
 800fb3e:	bf49      	itett	mi
 800fb40:	f1c4 0301 	rsbmi	r3, r4, #1
 800fb44:	2300      	movpl	r3, #0
 800fb46:	9306      	strmi	r3, [sp, #24]
 800fb48:	2300      	movmi	r3, #0
 800fb4a:	bf54      	ite	pl
 800fb4c:	9306      	strpl	r3, [sp, #24]
 800fb4e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800fb50:	f1ba 0f00 	cmp.w	sl, #0
 800fb54:	db3d      	blt.n	800fbd2 <_dtoa_r+0x23a>
 800fb56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb58:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fb5c:	4453      	add	r3, sl
 800fb5e:	9309      	str	r3, [sp, #36]	; 0x24
 800fb60:	2300      	movs	r3, #0
 800fb62:	930a      	str	r3, [sp, #40]	; 0x28
 800fb64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb66:	2b09      	cmp	r3, #9
 800fb68:	f200 808c 	bhi.w	800fc84 <_dtoa_r+0x2ec>
 800fb6c:	2b05      	cmp	r3, #5
 800fb6e:	bfc4      	itt	gt
 800fb70:	3b04      	subgt	r3, #4
 800fb72:	9322      	strgt	r3, [sp, #136]	; 0x88
 800fb74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb76:	bfc8      	it	gt
 800fb78:	2400      	movgt	r4, #0
 800fb7a:	f1a3 0302 	sub.w	r3, r3, #2
 800fb7e:	bfd8      	it	le
 800fb80:	2401      	movle	r4, #1
 800fb82:	2b03      	cmp	r3, #3
 800fb84:	f200 808a 	bhi.w	800fc9c <_dtoa_r+0x304>
 800fb88:	e8df f003 	tbb	[pc, r3]
 800fb8c:	5b4d4f2d 	.word	0x5b4d4f2d
 800fb90:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800fb94:	441c      	add	r4, r3
 800fb96:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800fb9a:	2b20      	cmp	r3, #32
 800fb9c:	bfc3      	ittte	gt
 800fb9e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fba2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800fba6:	fa09 f303 	lslgt.w	r3, r9, r3
 800fbaa:	f1c3 0320 	rsble	r3, r3, #32
 800fbae:	bfc6      	itte	gt
 800fbb0:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fbb4:	4318      	orrgt	r0, r3
 800fbb6:	fa06 f003 	lslle.w	r0, r6, r3
 800fbba:	f7f0 fc35 	bl	8000428 <__aeabi_ui2d>
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800fbc4:	3c01      	subs	r4, #1
 800fbc6:	9313      	str	r3, [sp, #76]	; 0x4c
 800fbc8:	e76f      	b.n	800faaa <_dtoa_r+0x112>
 800fbca:	2301      	movs	r3, #1
 800fbcc:	e7b2      	b.n	800fb34 <_dtoa_r+0x19c>
 800fbce:	900f      	str	r0, [sp, #60]	; 0x3c
 800fbd0:	e7b1      	b.n	800fb36 <_dtoa_r+0x19e>
 800fbd2:	9b06      	ldr	r3, [sp, #24]
 800fbd4:	eba3 030a 	sub.w	r3, r3, sl
 800fbd8:	9306      	str	r3, [sp, #24]
 800fbda:	f1ca 0300 	rsb	r3, sl, #0
 800fbde:	930a      	str	r3, [sp, #40]	; 0x28
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	930e      	str	r3, [sp, #56]	; 0x38
 800fbe4:	e7be      	b.n	800fb64 <_dtoa_r+0x1cc>
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	930b      	str	r3, [sp, #44]	; 0x2c
 800fbea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	dc58      	bgt.n	800fca2 <_dtoa_r+0x30a>
 800fbf0:	f04f 0901 	mov.w	r9, #1
 800fbf4:	464b      	mov	r3, r9
 800fbf6:	f8cd 9020 	str.w	r9, [sp, #32]
 800fbfa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800fbfe:	2200      	movs	r2, #0
 800fc00:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800fc02:	6042      	str	r2, [r0, #4]
 800fc04:	2204      	movs	r2, #4
 800fc06:	f102 0614 	add.w	r6, r2, #20
 800fc0a:	429e      	cmp	r6, r3
 800fc0c:	6841      	ldr	r1, [r0, #4]
 800fc0e:	d94e      	bls.n	800fcae <_dtoa_r+0x316>
 800fc10:	4628      	mov	r0, r5
 800fc12:	f001 f853 	bl	8010cbc <_Balloc>
 800fc16:	9003      	str	r0, [sp, #12]
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	d14c      	bne.n	800fcb6 <_dtoa_r+0x31e>
 800fc1c:	4602      	mov	r2, r0
 800fc1e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fc22:	4b17      	ldr	r3, [pc, #92]	; (800fc80 <_dtoa_r+0x2e8>)
 800fc24:	e6cc      	b.n	800f9c0 <_dtoa_r+0x28>
 800fc26:	2301      	movs	r3, #1
 800fc28:	e7de      	b.n	800fbe8 <_dtoa_r+0x250>
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	930b      	str	r3, [sp, #44]	; 0x2c
 800fc2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fc30:	eb0a 0903 	add.w	r9, sl, r3
 800fc34:	f109 0301 	add.w	r3, r9, #1
 800fc38:	2b01      	cmp	r3, #1
 800fc3a:	9308      	str	r3, [sp, #32]
 800fc3c:	bfb8      	it	lt
 800fc3e:	2301      	movlt	r3, #1
 800fc40:	e7dd      	b.n	800fbfe <_dtoa_r+0x266>
 800fc42:	2301      	movs	r3, #1
 800fc44:	e7f2      	b.n	800fc2c <_dtoa_r+0x294>
 800fc46:	bf00      	nop
 800fc48:	636f4361 	.word	0x636f4361
 800fc4c:	3fd287a7 	.word	0x3fd287a7
 800fc50:	8b60c8b3 	.word	0x8b60c8b3
 800fc54:	3fc68a28 	.word	0x3fc68a28
 800fc58:	509f79fb 	.word	0x509f79fb
 800fc5c:	3fd34413 	.word	0x3fd34413
 800fc60:	08012838 	.word	0x08012838
 800fc64:	080128f5 	.word	0x080128f5
 800fc68:	7ff00000 	.word	0x7ff00000
 800fc6c:	080128f1 	.word	0x080128f1
 800fc70:	080128e8 	.word	0x080128e8
 800fc74:	080127c1 	.word	0x080127c1
 800fc78:	3ff80000 	.word	0x3ff80000
 800fc7c:	08012a60 	.word	0x08012a60
 800fc80:	08012950 	.word	0x08012950
 800fc84:	2401      	movs	r4, #1
 800fc86:	2300      	movs	r3, #0
 800fc88:	940b      	str	r4, [sp, #44]	; 0x2c
 800fc8a:	9322      	str	r3, [sp, #136]	; 0x88
 800fc8c:	f04f 39ff 	mov.w	r9, #4294967295
 800fc90:	2200      	movs	r2, #0
 800fc92:	2312      	movs	r3, #18
 800fc94:	f8cd 9020 	str.w	r9, [sp, #32]
 800fc98:	9223      	str	r2, [sp, #140]	; 0x8c
 800fc9a:	e7b0      	b.n	800fbfe <_dtoa_r+0x266>
 800fc9c:	2301      	movs	r3, #1
 800fc9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800fca0:	e7f4      	b.n	800fc8c <_dtoa_r+0x2f4>
 800fca2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800fca6:	464b      	mov	r3, r9
 800fca8:	f8cd 9020 	str.w	r9, [sp, #32]
 800fcac:	e7a7      	b.n	800fbfe <_dtoa_r+0x266>
 800fcae:	3101      	adds	r1, #1
 800fcb0:	6041      	str	r1, [r0, #4]
 800fcb2:	0052      	lsls	r2, r2, #1
 800fcb4:	e7a7      	b.n	800fc06 <_dtoa_r+0x26e>
 800fcb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fcb8:	9a03      	ldr	r2, [sp, #12]
 800fcba:	601a      	str	r2, [r3, #0]
 800fcbc:	9b08      	ldr	r3, [sp, #32]
 800fcbe:	2b0e      	cmp	r3, #14
 800fcc0:	f200 80a8 	bhi.w	800fe14 <_dtoa_r+0x47c>
 800fcc4:	2c00      	cmp	r4, #0
 800fcc6:	f000 80a5 	beq.w	800fe14 <_dtoa_r+0x47c>
 800fcca:	f1ba 0f00 	cmp.w	sl, #0
 800fcce:	dd34      	ble.n	800fd3a <_dtoa_r+0x3a2>
 800fcd0:	4a9a      	ldr	r2, [pc, #616]	; (800ff3c <_dtoa_r+0x5a4>)
 800fcd2:	f00a 030f 	and.w	r3, sl, #15
 800fcd6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fcda:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800fcde:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fce2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800fce6:	ea4f 142a 	mov.w	r4, sl, asr #4
 800fcea:	d016      	beq.n	800fd1a <_dtoa_r+0x382>
 800fcec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fcf0:	4b93      	ldr	r3, [pc, #588]	; (800ff40 <_dtoa_r+0x5a8>)
 800fcf2:	2703      	movs	r7, #3
 800fcf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fcf8:	f7f0 fd3a 	bl	8000770 <__aeabi_ddiv>
 800fcfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fd00:	f004 040f 	and.w	r4, r4, #15
 800fd04:	4e8e      	ldr	r6, [pc, #568]	; (800ff40 <_dtoa_r+0x5a8>)
 800fd06:	b954      	cbnz	r4, 800fd1e <_dtoa_r+0x386>
 800fd08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fd0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fd10:	f7f0 fd2e 	bl	8000770 <__aeabi_ddiv>
 800fd14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fd18:	e029      	b.n	800fd6e <_dtoa_r+0x3d6>
 800fd1a:	2702      	movs	r7, #2
 800fd1c:	e7f2      	b.n	800fd04 <_dtoa_r+0x36c>
 800fd1e:	07e1      	lsls	r1, r4, #31
 800fd20:	d508      	bpl.n	800fd34 <_dtoa_r+0x39c>
 800fd22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fd26:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fd2a:	f7f0 fbf7 	bl	800051c <__aeabi_dmul>
 800fd2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fd32:	3701      	adds	r7, #1
 800fd34:	1064      	asrs	r4, r4, #1
 800fd36:	3608      	adds	r6, #8
 800fd38:	e7e5      	b.n	800fd06 <_dtoa_r+0x36e>
 800fd3a:	f000 80a5 	beq.w	800fe88 <_dtoa_r+0x4f0>
 800fd3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fd42:	f1ca 0400 	rsb	r4, sl, #0
 800fd46:	4b7d      	ldr	r3, [pc, #500]	; (800ff3c <_dtoa_r+0x5a4>)
 800fd48:	f004 020f 	and.w	r2, r4, #15
 800fd4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd54:	f7f0 fbe2 	bl	800051c <__aeabi_dmul>
 800fd58:	2702      	movs	r7, #2
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fd60:	4e77      	ldr	r6, [pc, #476]	; (800ff40 <_dtoa_r+0x5a8>)
 800fd62:	1124      	asrs	r4, r4, #4
 800fd64:	2c00      	cmp	r4, #0
 800fd66:	f040 8084 	bne.w	800fe72 <_dtoa_r+0x4da>
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d1d2      	bne.n	800fd14 <_dtoa_r+0x37c>
 800fd6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	f000 808b 	beq.w	800fe8c <_dtoa_r+0x4f4>
 800fd76:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fd7a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800fd7e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fd82:	2200      	movs	r2, #0
 800fd84:	4b6f      	ldr	r3, [pc, #444]	; (800ff44 <_dtoa_r+0x5ac>)
 800fd86:	f7f0 fe3b 	bl	8000a00 <__aeabi_dcmplt>
 800fd8a:	2800      	cmp	r0, #0
 800fd8c:	d07e      	beq.n	800fe8c <_dtoa_r+0x4f4>
 800fd8e:	9b08      	ldr	r3, [sp, #32]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d07b      	beq.n	800fe8c <_dtoa_r+0x4f4>
 800fd94:	f1b9 0f00 	cmp.w	r9, #0
 800fd98:	dd38      	ble.n	800fe0c <_dtoa_r+0x474>
 800fd9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fd9e:	2200      	movs	r2, #0
 800fda0:	4b69      	ldr	r3, [pc, #420]	; (800ff48 <_dtoa_r+0x5b0>)
 800fda2:	f7f0 fbbb 	bl	800051c <__aeabi_dmul>
 800fda6:	464c      	mov	r4, r9
 800fda8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fdac:	f10a 38ff 	add.w	r8, sl, #4294967295
 800fdb0:	3701      	adds	r7, #1
 800fdb2:	4638      	mov	r0, r7
 800fdb4:	f7f0 fb48 	bl	8000448 <__aeabi_i2d>
 800fdb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fdbc:	f7f0 fbae 	bl	800051c <__aeabi_dmul>
 800fdc0:	2200      	movs	r2, #0
 800fdc2:	4b62      	ldr	r3, [pc, #392]	; (800ff4c <_dtoa_r+0x5b4>)
 800fdc4:	f7f0 f9f4 	bl	80001b0 <__adddf3>
 800fdc8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fdcc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fdd0:	9611      	str	r6, [sp, #68]	; 0x44
 800fdd2:	2c00      	cmp	r4, #0
 800fdd4:	d15d      	bne.n	800fe92 <_dtoa_r+0x4fa>
 800fdd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fdda:	2200      	movs	r2, #0
 800fddc:	4b5c      	ldr	r3, [pc, #368]	; (800ff50 <_dtoa_r+0x5b8>)
 800fdde:	f7f0 f9e5 	bl	80001ac <__aeabi_dsub>
 800fde2:	4602      	mov	r2, r0
 800fde4:	460b      	mov	r3, r1
 800fde6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fdea:	4633      	mov	r3, r6
 800fdec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fdee:	f7f0 fe25 	bl	8000a3c <__aeabi_dcmpgt>
 800fdf2:	2800      	cmp	r0, #0
 800fdf4:	f040 829c 	bne.w	8010330 <_dtoa_r+0x998>
 800fdf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fdfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fdfe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fe02:	f7f0 fdfd 	bl	8000a00 <__aeabi_dcmplt>
 800fe06:	2800      	cmp	r0, #0
 800fe08:	f040 8290 	bne.w	801032c <_dtoa_r+0x994>
 800fe0c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800fe10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800fe14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	f2c0 8152 	blt.w	80100c0 <_dtoa_r+0x728>
 800fe1c:	f1ba 0f0e 	cmp.w	sl, #14
 800fe20:	f300 814e 	bgt.w	80100c0 <_dtoa_r+0x728>
 800fe24:	4b45      	ldr	r3, [pc, #276]	; (800ff3c <_dtoa_r+0x5a4>)
 800fe26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fe2a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fe2e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800fe32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f280 80db 	bge.w	800fff0 <_dtoa_r+0x658>
 800fe3a:	9b08      	ldr	r3, [sp, #32]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	f300 80d7 	bgt.w	800fff0 <_dtoa_r+0x658>
 800fe42:	f040 8272 	bne.w	801032a <_dtoa_r+0x992>
 800fe46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	4b40      	ldr	r3, [pc, #256]	; (800ff50 <_dtoa_r+0x5b8>)
 800fe4e:	f7f0 fb65 	bl	800051c <__aeabi_dmul>
 800fe52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe56:	f7f0 fde7 	bl	8000a28 <__aeabi_dcmpge>
 800fe5a:	9c08      	ldr	r4, [sp, #32]
 800fe5c:	4626      	mov	r6, r4
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	f040 8248 	bne.w	80102f4 <_dtoa_r+0x95c>
 800fe64:	2331      	movs	r3, #49	; 0x31
 800fe66:	9f03      	ldr	r7, [sp, #12]
 800fe68:	f10a 0a01 	add.w	sl, sl, #1
 800fe6c:	f807 3b01 	strb.w	r3, [r7], #1
 800fe70:	e244      	b.n	80102fc <_dtoa_r+0x964>
 800fe72:	07e2      	lsls	r2, r4, #31
 800fe74:	d505      	bpl.n	800fe82 <_dtoa_r+0x4ea>
 800fe76:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fe7a:	f7f0 fb4f 	bl	800051c <__aeabi_dmul>
 800fe7e:	2301      	movs	r3, #1
 800fe80:	3701      	adds	r7, #1
 800fe82:	1064      	asrs	r4, r4, #1
 800fe84:	3608      	adds	r6, #8
 800fe86:	e76d      	b.n	800fd64 <_dtoa_r+0x3cc>
 800fe88:	2702      	movs	r7, #2
 800fe8a:	e770      	b.n	800fd6e <_dtoa_r+0x3d6>
 800fe8c:	46d0      	mov	r8, sl
 800fe8e:	9c08      	ldr	r4, [sp, #32]
 800fe90:	e78f      	b.n	800fdb2 <_dtoa_r+0x41a>
 800fe92:	9903      	ldr	r1, [sp, #12]
 800fe94:	4b29      	ldr	r3, [pc, #164]	; (800ff3c <_dtoa_r+0x5a4>)
 800fe96:	4421      	add	r1, r4
 800fe98:	9112      	str	r1, [sp, #72]	; 0x48
 800fe9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fe9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fea0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800fea4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fea8:	2900      	cmp	r1, #0
 800feaa:	d055      	beq.n	800ff58 <_dtoa_r+0x5c0>
 800feac:	2000      	movs	r0, #0
 800feae:	4929      	ldr	r1, [pc, #164]	; (800ff54 <_dtoa_r+0x5bc>)
 800feb0:	f7f0 fc5e 	bl	8000770 <__aeabi_ddiv>
 800feb4:	463b      	mov	r3, r7
 800feb6:	4632      	mov	r2, r6
 800feb8:	f7f0 f978 	bl	80001ac <__aeabi_dsub>
 800febc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fec0:	9f03      	ldr	r7, [sp, #12]
 800fec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fec6:	f7f0 fdd9 	bl	8000a7c <__aeabi_d2iz>
 800feca:	4604      	mov	r4, r0
 800fecc:	f7f0 fabc 	bl	8000448 <__aeabi_i2d>
 800fed0:	4602      	mov	r2, r0
 800fed2:	460b      	mov	r3, r1
 800fed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fed8:	f7f0 f968 	bl	80001ac <__aeabi_dsub>
 800fedc:	4602      	mov	r2, r0
 800fede:	460b      	mov	r3, r1
 800fee0:	3430      	adds	r4, #48	; 0x30
 800fee2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fee6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800feea:	f807 4b01 	strb.w	r4, [r7], #1
 800feee:	f7f0 fd87 	bl	8000a00 <__aeabi_dcmplt>
 800fef2:	2800      	cmp	r0, #0
 800fef4:	d174      	bne.n	800ffe0 <_dtoa_r+0x648>
 800fef6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fefa:	2000      	movs	r0, #0
 800fefc:	4911      	ldr	r1, [pc, #68]	; (800ff44 <_dtoa_r+0x5ac>)
 800fefe:	f7f0 f955 	bl	80001ac <__aeabi_dsub>
 800ff02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ff06:	f7f0 fd7b 	bl	8000a00 <__aeabi_dcmplt>
 800ff0a:	2800      	cmp	r0, #0
 800ff0c:	f040 80b7 	bne.w	801007e <_dtoa_r+0x6e6>
 800ff10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ff12:	429f      	cmp	r7, r3
 800ff14:	f43f af7a 	beq.w	800fe0c <_dtoa_r+0x474>
 800ff18:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	4b0a      	ldr	r3, [pc, #40]	; (800ff48 <_dtoa_r+0x5b0>)
 800ff20:	f7f0 fafc 	bl	800051c <__aeabi_dmul>
 800ff24:	2200      	movs	r2, #0
 800ff26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ff2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff2e:	4b06      	ldr	r3, [pc, #24]	; (800ff48 <_dtoa_r+0x5b0>)
 800ff30:	f7f0 faf4 	bl	800051c <__aeabi_dmul>
 800ff34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff38:	e7c3      	b.n	800fec2 <_dtoa_r+0x52a>
 800ff3a:	bf00      	nop
 800ff3c:	08012a60 	.word	0x08012a60
 800ff40:	08012a38 	.word	0x08012a38
 800ff44:	3ff00000 	.word	0x3ff00000
 800ff48:	40240000 	.word	0x40240000
 800ff4c:	401c0000 	.word	0x401c0000
 800ff50:	40140000 	.word	0x40140000
 800ff54:	3fe00000 	.word	0x3fe00000
 800ff58:	4630      	mov	r0, r6
 800ff5a:	4639      	mov	r1, r7
 800ff5c:	f7f0 fade 	bl	800051c <__aeabi_dmul>
 800ff60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ff62:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ff66:	9c03      	ldr	r4, [sp, #12]
 800ff68:	9314      	str	r3, [sp, #80]	; 0x50
 800ff6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff6e:	f7f0 fd85 	bl	8000a7c <__aeabi_d2iz>
 800ff72:	9015      	str	r0, [sp, #84]	; 0x54
 800ff74:	f7f0 fa68 	bl	8000448 <__aeabi_i2d>
 800ff78:	4602      	mov	r2, r0
 800ff7a:	460b      	mov	r3, r1
 800ff7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff80:	f7f0 f914 	bl	80001ac <__aeabi_dsub>
 800ff84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ff86:	4606      	mov	r6, r0
 800ff88:	3330      	adds	r3, #48	; 0x30
 800ff8a:	f804 3b01 	strb.w	r3, [r4], #1
 800ff8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ff90:	460f      	mov	r7, r1
 800ff92:	429c      	cmp	r4, r3
 800ff94:	f04f 0200 	mov.w	r2, #0
 800ff98:	d124      	bne.n	800ffe4 <_dtoa_r+0x64c>
 800ff9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ff9e:	4bb0      	ldr	r3, [pc, #704]	; (8010260 <_dtoa_r+0x8c8>)
 800ffa0:	f7f0 f906 	bl	80001b0 <__adddf3>
 800ffa4:	4602      	mov	r2, r0
 800ffa6:	460b      	mov	r3, r1
 800ffa8:	4630      	mov	r0, r6
 800ffaa:	4639      	mov	r1, r7
 800ffac:	f7f0 fd46 	bl	8000a3c <__aeabi_dcmpgt>
 800ffb0:	2800      	cmp	r0, #0
 800ffb2:	d163      	bne.n	801007c <_dtoa_r+0x6e4>
 800ffb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ffb8:	2000      	movs	r0, #0
 800ffba:	49a9      	ldr	r1, [pc, #676]	; (8010260 <_dtoa_r+0x8c8>)
 800ffbc:	f7f0 f8f6 	bl	80001ac <__aeabi_dsub>
 800ffc0:	4602      	mov	r2, r0
 800ffc2:	460b      	mov	r3, r1
 800ffc4:	4630      	mov	r0, r6
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	f7f0 fd1a 	bl	8000a00 <__aeabi_dcmplt>
 800ffcc:	2800      	cmp	r0, #0
 800ffce:	f43f af1d 	beq.w	800fe0c <_dtoa_r+0x474>
 800ffd2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800ffd4:	1e7b      	subs	r3, r7, #1
 800ffd6:	9314      	str	r3, [sp, #80]	; 0x50
 800ffd8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800ffdc:	2b30      	cmp	r3, #48	; 0x30
 800ffde:	d0f8      	beq.n	800ffd2 <_dtoa_r+0x63a>
 800ffe0:	46c2      	mov	sl, r8
 800ffe2:	e03b      	b.n	801005c <_dtoa_r+0x6c4>
 800ffe4:	4b9f      	ldr	r3, [pc, #636]	; (8010264 <_dtoa_r+0x8cc>)
 800ffe6:	f7f0 fa99 	bl	800051c <__aeabi_dmul>
 800ffea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ffee:	e7bc      	b.n	800ff6a <_dtoa_r+0x5d2>
 800fff0:	9f03      	ldr	r7, [sp, #12]
 800fff2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800fff6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fffa:	4640      	mov	r0, r8
 800fffc:	4649      	mov	r1, r9
 800fffe:	f7f0 fbb7 	bl	8000770 <__aeabi_ddiv>
 8010002:	f7f0 fd3b 	bl	8000a7c <__aeabi_d2iz>
 8010006:	4604      	mov	r4, r0
 8010008:	f7f0 fa1e 	bl	8000448 <__aeabi_i2d>
 801000c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010010:	f7f0 fa84 	bl	800051c <__aeabi_dmul>
 8010014:	4602      	mov	r2, r0
 8010016:	460b      	mov	r3, r1
 8010018:	4640      	mov	r0, r8
 801001a:	4649      	mov	r1, r9
 801001c:	f7f0 f8c6 	bl	80001ac <__aeabi_dsub>
 8010020:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8010024:	f807 6b01 	strb.w	r6, [r7], #1
 8010028:	9e03      	ldr	r6, [sp, #12]
 801002a:	f8dd c020 	ldr.w	ip, [sp, #32]
 801002e:	1bbe      	subs	r6, r7, r6
 8010030:	45b4      	cmp	ip, r6
 8010032:	4602      	mov	r2, r0
 8010034:	460b      	mov	r3, r1
 8010036:	d136      	bne.n	80100a6 <_dtoa_r+0x70e>
 8010038:	f7f0 f8ba 	bl	80001b0 <__adddf3>
 801003c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010040:	4680      	mov	r8, r0
 8010042:	4689      	mov	r9, r1
 8010044:	f7f0 fcfa 	bl	8000a3c <__aeabi_dcmpgt>
 8010048:	bb58      	cbnz	r0, 80100a2 <_dtoa_r+0x70a>
 801004a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801004e:	4640      	mov	r0, r8
 8010050:	4649      	mov	r1, r9
 8010052:	f7f0 fccb 	bl	80009ec <__aeabi_dcmpeq>
 8010056:	b108      	cbz	r0, 801005c <_dtoa_r+0x6c4>
 8010058:	07e1      	lsls	r1, r4, #31
 801005a:	d422      	bmi.n	80100a2 <_dtoa_r+0x70a>
 801005c:	4628      	mov	r0, r5
 801005e:	4659      	mov	r1, fp
 8010060:	f000 fe6c 	bl	8010d3c <_Bfree>
 8010064:	2300      	movs	r3, #0
 8010066:	703b      	strb	r3, [r7, #0]
 8010068:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801006a:	f10a 0001 	add.w	r0, sl, #1
 801006e:	6018      	str	r0, [r3, #0]
 8010070:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010072:	2b00      	cmp	r3, #0
 8010074:	f43f acde 	beq.w	800fa34 <_dtoa_r+0x9c>
 8010078:	601f      	str	r7, [r3, #0]
 801007a:	e4db      	b.n	800fa34 <_dtoa_r+0x9c>
 801007c:	4627      	mov	r7, r4
 801007e:	463b      	mov	r3, r7
 8010080:	461f      	mov	r7, r3
 8010082:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010086:	2a39      	cmp	r2, #57	; 0x39
 8010088:	d107      	bne.n	801009a <_dtoa_r+0x702>
 801008a:	9a03      	ldr	r2, [sp, #12]
 801008c:	429a      	cmp	r2, r3
 801008e:	d1f7      	bne.n	8010080 <_dtoa_r+0x6e8>
 8010090:	2230      	movs	r2, #48	; 0x30
 8010092:	9903      	ldr	r1, [sp, #12]
 8010094:	f108 0801 	add.w	r8, r8, #1
 8010098:	700a      	strb	r2, [r1, #0]
 801009a:	781a      	ldrb	r2, [r3, #0]
 801009c:	3201      	adds	r2, #1
 801009e:	701a      	strb	r2, [r3, #0]
 80100a0:	e79e      	b.n	800ffe0 <_dtoa_r+0x648>
 80100a2:	46d0      	mov	r8, sl
 80100a4:	e7eb      	b.n	801007e <_dtoa_r+0x6e6>
 80100a6:	2200      	movs	r2, #0
 80100a8:	4b6e      	ldr	r3, [pc, #440]	; (8010264 <_dtoa_r+0x8cc>)
 80100aa:	f7f0 fa37 	bl	800051c <__aeabi_dmul>
 80100ae:	2200      	movs	r2, #0
 80100b0:	2300      	movs	r3, #0
 80100b2:	4680      	mov	r8, r0
 80100b4:	4689      	mov	r9, r1
 80100b6:	f7f0 fc99 	bl	80009ec <__aeabi_dcmpeq>
 80100ba:	2800      	cmp	r0, #0
 80100bc:	d09b      	beq.n	800fff6 <_dtoa_r+0x65e>
 80100be:	e7cd      	b.n	801005c <_dtoa_r+0x6c4>
 80100c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80100c2:	2a00      	cmp	r2, #0
 80100c4:	f000 80d0 	beq.w	8010268 <_dtoa_r+0x8d0>
 80100c8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80100ca:	2a01      	cmp	r2, #1
 80100cc:	f300 80ae 	bgt.w	801022c <_dtoa_r+0x894>
 80100d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80100d2:	2a00      	cmp	r2, #0
 80100d4:	f000 80a6 	beq.w	8010224 <_dtoa_r+0x88c>
 80100d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80100dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80100de:	9f06      	ldr	r7, [sp, #24]
 80100e0:	9a06      	ldr	r2, [sp, #24]
 80100e2:	2101      	movs	r1, #1
 80100e4:	441a      	add	r2, r3
 80100e6:	9206      	str	r2, [sp, #24]
 80100e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80100ea:	4628      	mov	r0, r5
 80100ec:	441a      	add	r2, r3
 80100ee:	9209      	str	r2, [sp, #36]	; 0x24
 80100f0:	f000 ff24 	bl	8010f3c <__i2b>
 80100f4:	4606      	mov	r6, r0
 80100f6:	2f00      	cmp	r7, #0
 80100f8:	dd0c      	ble.n	8010114 <_dtoa_r+0x77c>
 80100fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	dd09      	ble.n	8010114 <_dtoa_r+0x77c>
 8010100:	42bb      	cmp	r3, r7
 8010102:	bfa8      	it	ge
 8010104:	463b      	movge	r3, r7
 8010106:	9a06      	ldr	r2, [sp, #24]
 8010108:	1aff      	subs	r7, r7, r3
 801010a:	1ad2      	subs	r2, r2, r3
 801010c:	9206      	str	r2, [sp, #24]
 801010e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010110:	1ad3      	subs	r3, r2, r3
 8010112:	9309      	str	r3, [sp, #36]	; 0x24
 8010114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010116:	b1f3      	cbz	r3, 8010156 <_dtoa_r+0x7be>
 8010118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801011a:	2b00      	cmp	r3, #0
 801011c:	f000 80a8 	beq.w	8010270 <_dtoa_r+0x8d8>
 8010120:	2c00      	cmp	r4, #0
 8010122:	dd10      	ble.n	8010146 <_dtoa_r+0x7ae>
 8010124:	4631      	mov	r1, r6
 8010126:	4622      	mov	r2, r4
 8010128:	4628      	mov	r0, r5
 801012a:	f000 ffc5 	bl	80110b8 <__pow5mult>
 801012e:	465a      	mov	r2, fp
 8010130:	4601      	mov	r1, r0
 8010132:	4606      	mov	r6, r0
 8010134:	4628      	mov	r0, r5
 8010136:	f000 ff17 	bl	8010f68 <__multiply>
 801013a:	4680      	mov	r8, r0
 801013c:	4659      	mov	r1, fp
 801013e:	4628      	mov	r0, r5
 8010140:	f000 fdfc 	bl	8010d3c <_Bfree>
 8010144:	46c3      	mov	fp, r8
 8010146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010148:	1b1a      	subs	r2, r3, r4
 801014a:	d004      	beq.n	8010156 <_dtoa_r+0x7be>
 801014c:	4659      	mov	r1, fp
 801014e:	4628      	mov	r0, r5
 8010150:	f000 ffb2 	bl	80110b8 <__pow5mult>
 8010154:	4683      	mov	fp, r0
 8010156:	2101      	movs	r1, #1
 8010158:	4628      	mov	r0, r5
 801015a:	f000 feef 	bl	8010f3c <__i2b>
 801015e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010160:	4604      	mov	r4, r0
 8010162:	2b00      	cmp	r3, #0
 8010164:	f340 8086 	ble.w	8010274 <_dtoa_r+0x8dc>
 8010168:	461a      	mov	r2, r3
 801016a:	4601      	mov	r1, r0
 801016c:	4628      	mov	r0, r5
 801016e:	f000 ffa3 	bl	80110b8 <__pow5mult>
 8010172:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010174:	4604      	mov	r4, r0
 8010176:	2b01      	cmp	r3, #1
 8010178:	dd7f      	ble.n	801027a <_dtoa_r+0x8e2>
 801017a:	f04f 0800 	mov.w	r8, #0
 801017e:	6923      	ldr	r3, [r4, #16]
 8010180:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010184:	6918      	ldr	r0, [r3, #16]
 8010186:	f000 fe8b 	bl	8010ea0 <__hi0bits>
 801018a:	f1c0 0020 	rsb	r0, r0, #32
 801018e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010190:	4418      	add	r0, r3
 8010192:	f010 001f 	ands.w	r0, r0, #31
 8010196:	f000 8092 	beq.w	80102be <_dtoa_r+0x926>
 801019a:	f1c0 0320 	rsb	r3, r0, #32
 801019e:	2b04      	cmp	r3, #4
 80101a0:	f340 808a 	ble.w	80102b8 <_dtoa_r+0x920>
 80101a4:	f1c0 001c 	rsb	r0, r0, #28
 80101a8:	9b06      	ldr	r3, [sp, #24]
 80101aa:	4407      	add	r7, r0
 80101ac:	4403      	add	r3, r0
 80101ae:	9306      	str	r3, [sp, #24]
 80101b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101b2:	4403      	add	r3, r0
 80101b4:	9309      	str	r3, [sp, #36]	; 0x24
 80101b6:	9b06      	ldr	r3, [sp, #24]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	dd05      	ble.n	80101c8 <_dtoa_r+0x830>
 80101bc:	4659      	mov	r1, fp
 80101be:	461a      	mov	r2, r3
 80101c0:	4628      	mov	r0, r5
 80101c2:	f000 ffd3 	bl	801116c <__lshift>
 80101c6:	4683      	mov	fp, r0
 80101c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	dd05      	ble.n	80101da <_dtoa_r+0x842>
 80101ce:	4621      	mov	r1, r4
 80101d0:	461a      	mov	r2, r3
 80101d2:	4628      	mov	r0, r5
 80101d4:	f000 ffca 	bl	801116c <__lshift>
 80101d8:	4604      	mov	r4, r0
 80101da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d070      	beq.n	80102c2 <_dtoa_r+0x92a>
 80101e0:	4621      	mov	r1, r4
 80101e2:	4658      	mov	r0, fp
 80101e4:	f001 f832 	bl	801124c <__mcmp>
 80101e8:	2800      	cmp	r0, #0
 80101ea:	da6a      	bge.n	80102c2 <_dtoa_r+0x92a>
 80101ec:	2300      	movs	r3, #0
 80101ee:	4659      	mov	r1, fp
 80101f0:	220a      	movs	r2, #10
 80101f2:	4628      	mov	r0, r5
 80101f4:	f000 fdc4 	bl	8010d80 <__multadd>
 80101f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101fa:	4683      	mov	fp, r0
 80101fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010200:	2b00      	cmp	r3, #0
 8010202:	f000 8194 	beq.w	801052e <_dtoa_r+0xb96>
 8010206:	4631      	mov	r1, r6
 8010208:	2300      	movs	r3, #0
 801020a:	220a      	movs	r2, #10
 801020c:	4628      	mov	r0, r5
 801020e:	f000 fdb7 	bl	8010d80 <__multadd>
 8010212:	f1b9 0f00 	cmp.w	r9, #0
 8010216:	4606      	mov	r6, r0
 8010218:	f300 8093 	bgt.w	8010342 <_dtoa_r+0x9aa>
 801021c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801021e:	2b02      	cmp	r3, #2
 8010220:	dc57      	bgt.n	80102d2 <_dtoa_r+0x93a>
 8010222:	e08e      	b.n	8010342 <_dtoa_r+0x9aa>
 8010224:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010226:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801022a:	e757      	b.n	80100dc <_dtoa_r+0x744>
 801022c:	9b08      	ldr	r3, [sp, #32]
 801022e:	1e5c      	subs	r4, r3, #1
 8010230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010232:	42a3      	cmp	r3, r4
 8010234:	bfb7      	itett	lt
 8010236:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010238:	1b1c      	subge	r4, r3, r4
 801023a:	1ae2      	sublt	r2, r4, r3
 801023c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801023e:	bfbe      	ittt	lt
 8010240:	940a      	strlt	r4, [sp, #40]	; 0x28
 8010242:	189b      	addlt	r3, r3, r2
 8010244:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010246:	9b08      	ldr	r3, [sp, #32]
 8010248:	bfb8      	it	lt
 801024a:	2400      	movlt	r4, #0
 801024c:	2b00      	cmp	r3, #0
 801024e:	bfbb      	ittet	lt
 8010250:	9b06      	ldrlt	r3, [sp, #24]
 8010252:	9a08      	ldrlt	r2, [sp, #32]
 8010254:	9f06      	ldrge	r7, [sp, #24]
 8010256:	1a9f      	sublt	r7, r3, r2
 8010258:	bfac      	ite	ge
 801025a:	9b08      	ldrge	r3, [sp, #32]
 801025c:	2300      	movlt	r3, #0
 801025e:	e73f      	b.n	80100e0 <_dtoa_r+0x748>
 8010260:	3fe00000 	.word	0x3fe00000
 8010264:	40240000 	.word	0x40240000
 8010268:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801026a:	9f06      	ldr	r7, [sp, #24]
 801026c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801026e:	e742      	b.n	80100f6 <_dtoa_r+0x75e>
 8010270:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010272:	e76b      	b.n	801014c <_dtoa_r+0x7b4>
 8010274:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010276:	2b01      	cmp	r3, #1
 8010278:	dc19      	bgt.n	80102ae <_dtoa_r+0x916>
 801027a:	9b04      	ldr	r3, [sp, #16]
 801027c:	b9bb      	cbnz	r3, 80102ae <_dtoa_r+0x916>
 801027e:	9b05      	ldr	r3, [sp, #20]
 8010280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010284:	b99b      	cbnz	r3, 80102ae <_dtoa_r+0x916>
 8010286:	9b05      	ldr	r3, [sp, #20]
 8010288:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801028c:	0d1b      	lsrs	r3, r3, #20
 801028e:	051b      	lsls	r3, r3, #20
 8010290:	b183      	cbz	r3, 80102b4 <_dtoa_r+0x91c>
 8010292:	f04f 0801 	mov.w	r8, #1
 8010296:	9b06      	ldr	r3, [sp, #24]
 8010298:	3301      	adds	r3, #1
 801029a:	9306      	str	r3, [sp, #24]
 801029c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801029e:	3301      	adds	r3, #1
 80102a0:	9309      	str	r3, [sp, #36]	; 0x24
 80102a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	f47f af6a 	bne.w	801017e <_dtoa_r+0x7e6>
 80102aa:	2001      	movs	r0, #1
 80102ac:	e76f      	b.n	801018e <_dtoa_r+0x7f6>
 80102ae:	f04f 0800 	mov.w	r8, #0
 80102b2:	e7f6      	b.n	80102a2 <_dtoa_r+0x90a>
 80102b4:	4698      	mov	r8, r3
 80102b6:	e7f4      	b.n	80102a2 <_dtoa_r+0x90a>
 80102b8:	f43f af7d 	beq.w	80101b6 <_dtoa_r+0x81e>
 80102bc:	4618      	mov	r0, r3
 80102be:	301c      	adds	r0, #28
 80102c0:	e772      	b.n	80101a8 <_dtoa_r+0x810>
 80102c2:	9b08      	ldr	r3, [sp, #32]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	dc36      	bgt.n	8010336 <_dtoa_r+0x99e>
 80102c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80102ca:	2b02      	cmp	r3, #2
 80102cc:	dd33      	ble.n	8010336 <_dtoa_r+0x99e>
 80102ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80102d2:	f1b9 0f00 	cmp.w	r9, #0
 80102d6:	d10d      	bne.n	80102f4 <_dtoa_r+0x95c>
 80102d8:	4621      	mov	r1, r4
 80102da:	464b      	mov	r3, r9
 80102dc:	2205      	movs	r2, #5
 80102de:	4628      	mov	r0, r5
 80102e0:	f000 fd4e 	bl	8010d80 <__multadd>
 80102e4:	4601      	mov	r1, r0
 80102e6:	4604      	mov	r4, r0
 80102e8:	4658      	mov	r0, fp
 80102ea:	f000 ffaf 	bl	801124c <__mcmp>
 80102ee:	2800      	cmp	r0, #0
 80102f0:	f73f adb8 	bgt.w	800fe64 <_dtoa_r+0x4cc>
 80102f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80102f6:	9f03      	ldr	r7, [sp, #12]
 80102f8:	ea6f 0a03 	mvn.w	sl, r3
 80102fc:	f04f 0800 	mov.w	r8, #0
 8010300:	4621      	mov	r1, r4
 8010302:	4628      	mov	r0, r5
 8010304:	f000 fd1a 	bl	8010d3c <_Bfree>
 8010308:	2e00      	cmp	r6, #0
 801030a:	f43f aea7 	beq.w	801005c <_dtoa_r+0x6c4>
 801030e:	f1b8 0f00 	cmp.w	r8, #0
 8010312:	d005      	beq.n	8010320 <_dtoa_r+0x988>
 8010314:	45b0      	cmp	r8, r6
 8010316:	d003      	beq.n	8010320 <_dtoa_r+0x988>
 8010318:	4641      	mov	r1, r8
 801031a:	4628      	mov	r0, r5
 801031c:	f000 fd0e 	bl	8010d3c <_Bfree>
 8010320:	4631      	mov	r1, r6
 8010322:	4628      	mov	r0, r5
 8010324:	f000 fd0a 	bl	8010d3c <_Bfree>
 8010328:	e698      	b.n	801005c <_dtoa_r+0x6c4>
 801032a:	2400      	movs	r4, #0
 801032c:	4626      	mov	r6, r4
 801032e:	e7e1      	b.n	80102f4 <_dtoa_r+0x95c>
 8010330:	46c2      	mov	sl, r8
 8010332:	4626      	mov	r6, r4
 8010334:	e596      	b.n	800fe64 <_dtoa_r+0x4cc>
 8010336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010338:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801033c:	2b00      	cmp	r3, #0
 801033e:	f000 80fd 	beq.w	801053c <_dtoa_r+0xba4>
 8010342:	2f00      	cmp	r7, #0
 8010344:	dd05      	ble.n	8010352 <_dtoa_r+0x9ba>
 8010346:	4631      	mov	r1, r6
 8010348:	463a      	mov	r2, r7
 801034a:	4628      	mov	r0, r5
 801034c:	f000 ff0e 	bl	801116c <__lshift>
 8010350:	4606      	mov	r6, r0
 8010352:	f1b8 0f00 	cmp.w	r8, #0
 8010356:	d05c      	beq.n	8010412 <_dtoa_r+0xa7a>
 8010358:	4628      	mov	r0, r5
 801035a:	6871      	ldr	r1, [r6, #4]
 801035c:	f000 fcae 	bl	8010cbc <_Balloc>
 8010360:	4607      	mov	r7, r0
 8010362:	b928      	cbnz	r0, 8010370 <_dtoa_r+0x9d8>
 8010364:	4602      	mov	r2, r0
 8010366:	f240 21ea 	movw	r1, #746	; 0x2ea
 801036a:	4b7f      	ldr	r3, [pc, #508]	; (8010568 <_dtoa_r+0xbd0>)
 801036c:	f7ff bb28 	b.w	800f9c0 <_dtoa_r+0x28>
 8010370:	6932      	ldr	r2, [r6, #16]
 8010372:	f106 010c 	add.w	r1, r6, #12
 8010376:	3202      	adds	r2, #2
 8010378:	0092      	lsls	r2, r2, #2
 801037a:	300c      	adds	r0, #12
 801037c:	f7fd ff4e 	bl	800e21c <memcpy>
 8010380:	2201      	movs	r2, #1
 8010382:	4639      	mov	r1, r7
 8010384:	4628      	mov	r0, r5
 8010386:	f000 fef1 	bl	801116c <__lshift>
 801038a:	46b0      	mov	r8, r6
 801038c:	4606      	mov	r6, r0
 801038e:	9b03      	ldr	r3, [sp, #12]
 8010390:	3301      	adds	r3, #1
 8010392:	9308      	str	r3, [sp, #32]
 8010394:	9b03      	ldr	r3, [sp, #12]
 8010396:	444b      	add	r3, r9
 8010398:	930a      	str	r3, [sp, #40]	; 0x28
 801039a:	9b04      	ldr	r3, [sp, #16]
 801039c:	f003 0301 	and.w	r3, r3, #1
 80103a0:	9309      	str	r3, [sp, #36]	; 0x24
 80103a2:	9b08      	ldr	r3, [sp, #32]
 80103a4:	4621      	mov	r1, r4
 80103a6:	3b01      	subs	r3, #1
 80103a8:	4658      	mov	r0, fp
 80103aa:	9304      	str	r3, [sp, #16]
 80103ac:	f7ff fa66 	bl	800f87c <quorem>
 80103b0:	4603      	mov	r3, r0
 80103b2:	4641      	mov	r1, r8
 80103b4:	3330      	adds	r3, #48	; 0x30
 80103b6:	9006      	str	r0, [sp, #24]
 80103b8:	4658      	mov	r0, fp
 80103ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80103bc:	f000 ff46 	bl	801124c <__mcmp>
 80103c0:	4632      	mov	r2, r6
 80103c2:	4681      	mov	r9, r0
 80103c4:	4621      	mov	r1, r4
 80103c6:	4628      	mov	r0, r5
 80103c8:	f000 ff5c 	bl	8011284 <__mdiff>
 80103cc:	68c2      	ldr	r2, [r0, #12]
 80103ce:	4607      	mov	r7, r0
 80103d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103d2:	bb02      	cbnz	r2, 8010416 <_dtoa_r+0xa7e>
 80103d4:	4601      	mov	r1, r0
 80103d6:	4658      	mov	r0, fp
 80103d8:	f000 ff38 	bl	801124c <__mcmp>
 80103dc:	4602      	mov	r2, r0
 80103de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103e0:	4639      	mov	r1, r7
 80103e2:	4628      	mov	r0, r5
 80103e4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80103e8:	f000 fca8 	bl	8010d3c <_Bfree>
 80103ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80103ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80103f0:	9f08      	ldr	r7, [sp, #32]
 80103f2:	ea43 0102 	orr.w	r1, r3, r2
 80103f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103f8:	430b      	orrs	r3, r1
 80103fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103fc:	d10d      	bne.n	801041a <_dtoa_r+0xa82>
 80103fe:	2b39      	cmp	r3, #57	; 0x39
 8010400:	d029      	beq.n	8010456 <_dtoa_r+0xabe>
 8010402:	f1b9 0f00 	cmp.w	r9, #0
 8010406:	dd01      	ble.n	801040c <_dtoa_r+0xa74>
 8010408:	9b06      	ldr	r3, [sp, #24]
 801040a:	3331      	adds	r3, #49	; 0x31
 801040c:	9a04      	ldr	r2, [sp, #16]
 801040e:	7013      	strb	r3, [r2, #0]
 8010410:	e776      	b.n	8010300 <_dtoa_r+0x968>
 8010412:	4630      	mov	r0, r6
 8010414:	e7b9      	b.n	801038a <_dtoa_r+0x9f2>
 8010416:	2201      	movs	r2, #1
 8010418:	e7e2      	b.n	80103e0 <_dtoa_r+0xa48>
 801041a:	f1b9 0f00 	cmp.w	r9, #0
 801041e:	db06      	blt.n	801042e <_dtoa_r+0xa96>
 8010420:	9922      	ldr	r1, [sp, #136]	; 0x88
 8010422:	ea41 0909 	orr.w	r9, r1, r9
 8010426:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010428:	ea59 0101 	orrs.w	r1, r9, r1
 801042c:	d120      	bne.n	8010470 <_dtoa_r+0xad8>
 801042e:	2a00      	cmp	r2, #0
 8010430:	ddec      	ble.n	801040c <_dtoa_r+0xa74>
 8010432:	4659      	mov	r1, fp
 8010434:	2201      	movs	r2, #1
 8010436:	4628      	mov	r0, r5
 8010438:	9308      	str	r3, [sp, #32]
 801043a:	f000 fe97 	bl	801116c <__lshift>
 801043e:	4621      	mov	r1, r4
 8010440:	4683      	mov	fp, r0
 8010442:	f000 ff03 	bl	801124c <__mcmp>
 8010446:	2800      	cmp	r0, #0
 8010448:	9b08      	ldr	r3, [sp, #32]
 801044a:	dc02      	bgt.n	8010452 <_dtoa_r+0xaba>
 801044c:	d1de      	bne.n	801040c <_dtoa_r+0xa74>
 801044e:	07da      	lsls	r2, r3, #31
 8010450:	d5dc      	bpl.n	801040c <_dtoa_r+0xa74>
 8010452:	2b39      	cmp	r3, #57	; 0x39
 8010454:	d1d8      	bne.n	8010408 <_dtoa_r+0xa70>
 8010456:	2339      	movs	r3, #57	; 0x39
 8010458:	9a04      	ldr	r2, [sp, #16]
 801045a:	7013      	strb	r3, [r2, #0]
 801045c:	463b      	mov	r3, r7
 801045e:	461f      	mov	r7, r3
 8010460:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8010464:	3b01      	subs	r3, #1
 8010466:	2a39      	cmp	r2, #57	; 0x39
 8010468:	d050      	beq.n	801050c <_dtoa_r+0xb74>
 801046a:	3201      	adds	r2, #1
 801046c:	701a      	strb	r2, [r3, #0]
 801046e:	e747      	b.n	8010300 <_dtoa_r+0x968>
 8010470:	2a00      	cmp	r2, #0
 8010472:	dd03      	ble.n	801047c <_dtoa_r+0xae4>
 8010474:	2b39      	cmp	r3, #57	; 0x39
 8010476:	d0ee      	beq.n	8010456 <_dtoa_r+0xabe>
 8010478:	3301      	adds	r3, #1
 801047a:	e7c7      	b.n	801040c <_dtoa_r+0xa74>
 801047c:	9a08      	ldr	r2, [sp, #32]
 801047e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010480:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010484:	428a      	cmp	r2, r1
 8010486:	d02a      	beq.n	80104de <_dtoa_r+0xb46>
 8010488:	4659      	mov	r1, fp
 801048a:	2300      	movs	r3, #0
 801048c:	220a      	movs	r2, #10
 801048e:	4628      	mov	r0, r5
 8010490:	f000 fc76 	bl	8010d80 <__multadd>
 8010494:	45b0      	cmp	r8, r6
 8010496:	4683      	mov	fp, r0
 8010498:	f04f 0300 	mov.w	r3, #0
 801049c:	f04f 020a 	mov.w	r2, #10
 80104a0:	4641      	mov	r1, r8
 80104a2:	4628      	mov	r0, r5
 80104a4:	d107      	bne.n	80104b6 <_dtoa_r+0xb1e>
 80104a6:	f000 fc6b 	bl	8010d80 <__multadd>
 80104aa:	4680      	mov	r8, r0
 80104ac:	4606      	mov	r6, r0
 80104ae:	9b08      	ldr	r3, [sp, #32]
 80104b0:	3301      	adds	r3, #1
 80104b2:	9308      	str	r3, [sp, #32]
 80104b4:	e775      	b.n	80103a2 <_dtoa_r+0xa0a>
 80104b6:	f000 fc63 	bl	8010d80 <__multadd>
 80104ba:	4631      	mov	r1, r6
 80104bc:	4680      	mov	r8, r0
 80104be:	2300      	movs	r3, #0
 80104c0:	220a      	movs	r2, #10
 80104c2:	4628      	mov	r0, r5
 80104c4:	f000 fc5c 	bl	8010d80 <__multadd>
 80104c8:	4606      	mov	r6, r0
 80104ca:	e7f0      	b.n	80104ae <_dtoa_r+0xb16>
 80104cc:	f1b9 0f00 	cmp.w	r9, #0
 80104d0:	bfcc      	ite	gt
 80104d2:	464f      	movgt	r7, r9
 80104d4:	2701      	movle	r7, #1
 80104d6:	f04f 0800 	mov.w	r8, #0
 80104da:	9a03      	ldr	r2, [sp, #12]
 80104dc:	4417      	add	r7, r2
 80104de:	4659      	mov	r1, fp
 80104e0:	2201      	movs	r2, #1
 80104e2:	4628      	mov	r0, r5
 80104e4:	9308      	str	r3, [sp, #32]
 80104e6:	f000 fe41 	bl	801116c <__lshift>
 80104ea:	4621      	mov	r1, r4
 80104ec:	4683      	mov	fp, r0
 80104ee:	f000 fead 	bl	801124c <__mcmp>
 80104f2:	2800      	cmp	r0, #0
 80104f4:	dcb2      	bgt.n	801045c <_dtoa_r+0xac4>
 80104f6:	d102      	bne.n	80104fe <_dtoa_r+0xb66>
 80104f8:	9b08      	ldr	r3, [sp, #32]
 80104fa:	07db      	lsls	r3, r3, #31
 80104fc:	d4ae      	bmi.n	801045c <_dtoa_r+0xac4>
 80104fe:	463b      	mov	r3, r7
 8010500:	461f      	mov	r7, r3
 8010502:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010506:	2a30      	cmp	r2, #48	; 0x30
 8010508:	d0fa      	beq.n	8010500 <_dtoa_r+0xb68>
 801050a:	e6f9      	b.n	8010300 <_dtoa_r+0x968>
 801050c:	9a03      	ldr	r2, [sp, #12]
 801050e:	429a      	cmp	r2, r3
 8010510:	d1a5      	bne.n	801045e <_dtoa_r+0xac6>
 8010512:	2331      	movs	r3, #49	; 0x31
 8010514:	f10a 0a01 	add.w	sl, sl, #1
 8010518:	e779      	b.n	801040e <_dtoa_r+0xa76>
 801051a:	4b14      	ldr	r3, [pc, #80]	; (801056c <_dtoa_r+0xbd4>)
 801051c:	f7ff baa8 	b.w	800fa70 <_dtoa_r+0xd8>
 8010520:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010522:	2b00      	cmp	r3, #0
 8010524:	f47f aa81 	bne.w	800fa2a <_dtoa_r+0x92>
 8010528:	4b11      	ldr	r3, [pc, #68]	; (8010570 <_dtoa_r+0xbd8>)
 801052a:	f7ff baa1 	b.w	800fa70 <_dtoa_r+0xd8>
 801052e:	f1b9 0f00 	cmp.w	r9, #0
 8010532:	dc03      	bgt.n	801053c <_dtoa_r+0xba4>
 8010534:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010536:	2b02      	cmp	r3, #2
 8010538:	f73f aecb 	bgt.w	80102d2 <_dtoa_r+0x93a>
 801053c:	9f03      	ldr	r7, [sp, #12]
 801053e:	4621      	mov	r1, r4
 8010540:	4658      	mov	r0, fp
 8010542:	f7ff f99b 	bl	800f87c <quorem>
 8010546:	9a03      	ldr	r2, [sp, #12]
 8010548:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801054c:	f807 3b01 	strb.w	r3, [r7], #1
 8010550:	1aba      	subs	r2, r7, r2
 8010552:	4591      	cmp	r9, r2
 8010554:	ddba      	ble.n	80104cc <_dtoa_r+0xb34>
 8010556:	4659      	mov	r1, fp
 8010558:	2300      	movs	r3, #0
 801055a:	220a      	movs	r2, #10
 801055c:	4628      	mov	r0, r5
 801055e:	f000 fc0f 	bl	8010d80 <__multadd>
 8010562:	4683      	mov	fp, r0
 8010564:	e7eb      	b.n	801053e <_dtoa_r+0xba6>
 8010566:	bf00      	nop
 8010568:	08012950 	.word	0x08012950
 801056c:	080127c0 	.word	0x080127c0
 8010570:	080128e8 	.word	0x080128e8

08010574 <fiprintf>:
 8010574:	b40e      	push	{r1, r2, r3}
 8010576:	b503      	push	{r0, r1, lr}
 8010578:	4601      	mov	r1, r0
 801057a:	ab03      	add	r3, sp, #12
 801057c:	4805      	ldr	r0, [pc, #20]	; (8010594 <fiprintf+0x20>)
 801057e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010582:	6800      	ldr	r0, [r0, #0]
 8010584:	9301      	str	r3, [sp, #4]
 8010586:	f001 fac5 	bl	8011b14 <_vfiprintf_r>
 801058a:	b002      	add	sp, #8
 801058c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010590:	b003      	add	sp, #12
 8010592:	4770      	bx	lr
 8010594:	20000814 	.word	0x20000814

08010598 <rshift>:
 8010598:	6903      	ldr	r3, [r0, #16]
 801059a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801059e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80105a2:	f100 0414 	add.w	r4, r0, #20
 80105a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80105aa:	dd46      	ble.n	801063a <rshift+0xa2>
 80105ac:	f011 011f 	ands.w	r1, r1, #31
 80105b0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80105b4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80105b8:	d10c      	bne.n	80105d4 <rshift+0x3c>
 80105ba:	4629      	mov	r1, r5
 80105bc:	f100 0710 	add.w	r7, r0, #16
 80105c0:	42b1      	cmp	r1, r6
 80105c2:	d335      	bcc.n	8010630 <rshift+0x98>
 80105c4:	1a9b      	subs	r3, r3, r2
 80105c6:	009b      	lsls	r3, r3, #2
 80105c8:	1eea      	subs	r2, r5, #3
 80105ca:	4296      	cmp	r6, r2
 80105cc:	bf38      	it	cc
 80105ce:	2300      	movcc	r3, #0
 80105d0:	4423      	add	r3, r4
 80105d2:	e015      	b.n	8010600 <rshift+0x68>
 80105d4:	46a1      	mov	r9, r4
 80105d6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80105da:	f1c1 0820 	rsb	r8, r1, #32
 80105de:	40cf      	lsrs	r7, r1
 80105e0:	f105 0e04 	add.w	lr, r5, #4
 80105e4:	4576      	cmp	r6, lr
 80105e6:	46f4      	mov	ip, lr
 80105e8:	d816      	bhi.n	8010618 <rshift+0x80>
 80105ea:	1a9a      	subs	r2, r3, r2
 80105ec:	0092      	lsls	r2, r2, #2
 80105ee:	3a04      	subs	r2, #4
 80105f0:	3501      	adds	r5, #1
 80105f2:	42ae      	cmp	r6, r5
 80105f4:	bf38      	it	cc
 80105f6:	2200      	movcc	r2, #0
 80105f8:	18a3      	adds	r3, r4, r2
 80105fa:	50a7      	str	r7, [r4, r2]
 80105fc:	b107      	cbz	r7, 8010600 <rshift+0x68>
 80105fe:	3304      	adds	r3, #4
 8010600:	42a3      	cmp	r3, r4
 8010602:	eba3 0204 	sub.w	r2, r3, r4
 8010606:	bf08      	it	eq
 8010608:	2300      	moveq	r3, #0
 801060a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801060e:	6102      	str	r2, [r0, #16]
 8010610:	bf08      	it	eq
 8010612:	6143      	streq	r3, [r0, #20]
 8010614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010618:	f8dc c000 	ldr.w	ip, [ip]
 801061c:	fa0c fc08 	lsl.w	ip, ip, r8
 8010620:	ea4c 0707 	orr.w	r7, ip, r7
 8010624:	f849 7b04 	str.w	r7, [r9], #4
 8010628:	f85e 7b04 	ldr.w	r7, [lr], #4
 801062c:	40cf      	lsrs	r7, r1
 801062e:	e7d9      	b.n	80105e4 <rshift+0x4c>
 8010630:	f851 cb04 	ldr.w	ip, [r1], #4
 8010634:	f847 cf04 	str.w	ip, [r7, #4]!
 8010638:	e7c2      	b.n	80105c0 <rshift+0x28>
 801063a:	4623      	mov	r3, r4
 801063c:	e7e0      	b.n	8010600 <rshift+0x68>

0801063e <__hexdig_fun>:
 801063e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010642:	2b09      	cmp	r3, #9
 8010644:	d802      	bhi.n	801064c <__hexdig_fun+0xe>
 8010646:	3820      	subs	r0, #32
 8010648:	b2c0      	uxtb	r0, r0
 801064a:	4770      	bx	lr
 801064c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010650:	2b05      	cmp	r3, #5
 8010652:	d801      	bhi.n	8010658 <__hexdig_fun+0x1a>
 8010654:	3847      	subs	r0, #71	; 0x47
 8010656:	e7f7      	b.n	8010648 <__hexdig_fun+0xa>
 8010658:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801065c:	2b05      	cmp	r3, #5
 801065e:	d801      	bhi.n	8010664 <__hexdig_fun+0x26>
 8010660:	3827      	subs	r0, #39	; 0x27
 8010662:	e7f1      	b.n	8010648 <__hexdig_fun+0xa>
 8010664:	2000      	movs	r0, #0
 8010666:	4770      	bx	lr

08010668 <__gethex>:
 8010668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801066c:	b08b      	sub	sp, #44	; 0x2c
 801066e:	9305      	str	r3, [sp, #20]
 8010670:	4bb2      	ldr	r3, [pc, #712]	; (801093c <__gethex+0x2d4>)
 8010672:	9002      	str	r0, [sp, #8]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	468b      	mov	fp, r1
 8010678:	4618      	mov	r0, r3
 801067a:	4690      	mov	r8, r2
 801067c:	9303      	str	r3, [sp, #12]
 801067e:	f7ef fd89 	bl	8000194 <strlen>
 8010682:	4682      	mov	sl, r0
 8010684:	9b03      	ldr	r3, [sp, #12]
 8010686:	f8db 2000 	ldr.w	r2, [fp]
 801068a:	4403      	add	r3, r0
 801068c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010690:	9306      	str	r3, [sp, #24]
 8010692:	1c93      	adds	r3, r2, #2
 8010694:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010698:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801069c:	32fe      	adds	r2, #254	; 0xfe
 801069e:	18d1      	adds	r1, r2, r3
 80106a0:	461f      	mov	r7, r3
 80106a2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80106a6:	9101      	str	r1, [sp, #4]
 80106a8:	2830      	cmp	r0, #48	; 0x30
 80106aa:	d0f8      	beq.n	801069e <__gethex+0x36>
 80106ac:	f7ff ffc7 	bl	801063e <__hexdig_fun>
 80106b0:	4604      	mov	r4, r0
 80106b2:	2800      	cmp	r0, #0
 80106b4:	d13a      	bne.n	801072c <__gethex+0xc4>
 80106b6:	4652      	mov	r2, sl
 80106b8:	4638      	mov	r0, r7
 80106ba:	9903      	ldr	r1, [sp, #12]
 80106bc:	f001 fb70 	bl	8011da0 <strncmp>
 80106c0:	4605      	mov	r5, r0
 80106c2:	2800      	cmp	r0, #0
 80106c4:	d166      	bne.n	8010794 <__gethex+0x12c>
 80106c6:	f817 000a 	ldrb.w	r0, [r7, sl]
 80106ca:	eb07 060a 	add.w	r6, r7, sl
 80106ce:	f7ff ffb6 	bl	801063e <__hexdig_fun>
 80106d2:	2800      	cmp	r0, #0
 80106d4:	d060      	beq.n	8010798 <__gethex+0x130>
 80106d6:	4633      	mov	r3, r6
 80106d8:	7818      	ldrb	r0, [r3, #0]
 80106da:	461f      	mov	r7, r3
 80106dc:	2830      	cmp	r0, #48	; 0x30
 80106de:	f103 0301 	add.w	r3, r3, #1
 80106e2:	d0f9      	beq.n	80106d8 <__gethex+0x70>
 80106e4:	f7ff ffab 	bl	801063e <__hexdig_fun>
 80106e8:	2301      	movs	r3, #1
 80106ea:	fab0 f480 	clz	r4, r0
 80106ee:	4635      	mov	r5, r6
 80106f0:	0964      	lsrs	r4, r4, #5
 80106f2:	9301      	str	r3, [sp, #4]
 80106f4:	463a      	mov	r2, r7
 80106f6:	4616      	mov	r6, r2
 80106f8:	7830      	ldrb	r0, [r6, #0]
 80106fa:	3201      	adds	r2, #1
 80106fc:	f7ff ff9f 	bl	801063e <__hexdig_fun>
 8010700:	2800      	cmp	r0, #0
 8010702:	d1f8      	bne.n	80106f6 <__gethex+0x8e>
 8010704:	4652      	mov	r2, sl
 8010706:	4630      	mov	r0, r6
 8010708:	9903      	ldr	r1, [sp, #12]
 801070a:	f001 fb49 	bl	8011da0 <strncmp>
 801070e:	b980      	cbnz	r0, 8010732 <__gethex+0xca>
 8010710:	b94d      	cbnz	r5, 8010726 <__gethex+0xbe>
 8010712:	eb06 050a 	add.w	r5, r6, sl
 8010716:	462a      	mov	r2, r5
 8010718:	4616      	mov	r6, r2
 801071a:	7830      	ldrb	r0, [r6, #0]
 801071c:	3201      	adds	r2, #1
 801071e:	f7ff ff8e 	bl	801063e <__hexdig_fun>
 8010722:	2800      	cmp	r0, #0
 8010724:	d1f8      	bne.n	8010718 <__gethex+0xb0>
 8010726:	1bad      	subs	r5, r5, r6
 8010728:	00ad      	lsls	r5, r5, #2
 801072a:	e004      	b.n	8010736 <__gethex+0xce>
 801072c:	2400      	movs	r4, #0
 801072e:	4625      	mov	r5, r4
 8010730:	e7e0      	b.n	80106f4 <__gethex+0x8c>
 8010732:	2d00      	cmp	r5, #0
 8010734:	d1f7      	bne.n	8010726 <__gethex+0xbe>
 8010736:	7833      	ldrb	r3, [r6, #0]
 8010738:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801073c:	2b50      	cmp	r3, #80	; 0x50
 801073e:	d139      	bne.n	80107b4 <__gethex+0x14c>
 8010740:	7873      	ldrb	r3, [r6, #1]
 8010742:	2b2b      	cmp	r3, #43	; 0x2b
 8010744:	d02a      	beq.n	801079c <__gethex+0x134>
 8010746:	2b2d      	cmp	r3, #45	; 0x2d
 8010748:	d02c      	beq.n	80107a4 <__gethex+0x13c>
 801074a:	f04f 0900 	mov.w	r9, #0
 801074e:	1c71      	adds	r1, r6, #1
 8010750:	7808      	ldrb	r0, [r1, #0]
 8010752:	f7ff ff74 	bl	801063e <__hexdig_fun>
 8010756:	1e43      	subs	r3, r0, #1
 8010758:	b2db      	uxtb	r3, r3
 801075a:	2b18      	cmp	r3, #24
 801075c:	d82a      	bhi.n	80107b4 <__gethex+0x14c>
 801075e:	f1a0 0210 	sub.w	r2, r0, #16
 8010762:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010766:	f7ff ff6a 	bl	801063e <__hexdig_fun>
 801076a:	1e43      	subs	r3, r0, #1
 801076c:	b2db      	uxtb	r3, r3
 801076e:	2b18      	cmp	r3, #24
 8010770:	d91b      	bls.n	80107aa <__gethex+0x142>
 8010772:	f1b9 0f00 	cmp.w	r9, #0
 8010776:	d000      	beq.n	801077a <__gethex+0x112>
 8010778:	4252      	negs	r2, r2
 801077a:	4415      	add	r5, r2
 801077c:	f8cb 1000 	str.w	r1, [fp]
 8010780:	b1d4      	cbz	r4, 80107b8 <__gethex+0x150>
 8010782:	9b01      	ldr	r3, [sp, #4]
 8010784:	2b00      	cmp	r3, #0
 8010786:	bf14      	ite	ne
 8010788:	2700      	movne	r7, #0
 801078a:	2706      	moveq	r7, #6
 801078c:	4638      	mov	r0, r7
 801078e:	b00b      	add	sp, #44	; 0x2c
 8010790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010794:	463e      	mov	r6, r7
 8010796:	4625      	mov	r5, r4
 8010798:	2401      	movs	r4, #1
 801079a:	e7cc      	b.n	8010736 <__gethex+0xce>
 801079c:	f04f 0900 	mov.w	r9, #0
 80107a0:	1cb1      	adds	r1, r6, #2
 80107a2:	e7d5      	b.n	8010750 <__gethex+0xe8>
 80107a4:	f04f 0901 	mov.w	r9, #1
 80107a8:	e7fa      	b.n	80107a0 <__gethex+0x138>
 80107aa:	230a      	movs	r3, #10
 80107ac:	fb03 0202 	mla	r2, r3, r2, r0
 80107b0:	3a10      	subs	r2, #16
 80107b2:	e7d6      	b.n	8010762 <__gethex+0xfa>
 80107b4:	4631      	mov	r1, r6
 80107b6:	e7e1      	b.n	801077c <__gethex+0x114>
 80107b8:	4621      	mov	r1, r4
 80107ba:	1bf3      	subs	r3, r6, r7
 80107bc:	3b01      	subs	r3, #1
 80107be:	2b07      	cmp	r3, #7
 80107c0:	dc0a      	bgt.n	80107d8 <__gethex+0x170>
 80107c2:	9802      	ldr	r0, [sp, #8]
 80107c4:	f000 fa7a 	bl	8010cbc <_Balloc>
 80107c8:	4604      	mov	r4, r0
 80107ca:	b940      	cbnz	r0, 80107de <__gethex+0x176>
 80107cc:	4602      	mov	r2, r0
 80107ce:	21de      	movs	r1, #222	; 0xde
 80107d0:	4b5b      	ldr	r3, [pc, #364]	; (8010940 <__gethex+0x2d8>)
 80107d2:	485c      	ldr	r0, [pc, #368]	; (8010944 <__gethex+0x2dc>)
 80107d4:	f7ff f834 	bl	800f840 <__assert_func>
 80107d8:	3101      	adds	r1, #1
 80107da:	105b      	asrs	r3, r3, #1
 80107dc:	e7ef      	b.n	80107be <__gethex+0x156>
 80107de:	f04f 0b00 	mov.w	fp, #0
 80107e2:	f100 0914 	add.w	r9, r0, #20
 80107e6:	f1ca 0301 	rsb	r3, sl, #1
 80107ea:	f8cd 9010 	str.w	r9, [sp, #16]
 80107ee:	f8cd b004 	str.w	fp, [sp, #4]
 80107f2:	9308      	str	r3, [sp, #32]
 80107f4:	42b7      	cmp	r7, r6
 80107f6:	d33f      	bcc.n	8010878 <__gethex+0x210>
 80107f8:	9f04      	ldr	r7, [sp, #16]
 80107fa:	9b01      	ldr	r3, [sp, #4]
 80107fc:	f847 3b04 	str.w	r3, [r7], #4
 8010800:	eba7 0709 	sub.w	r7, r7, r9
 8010804:	10bf      	asrs	r7, r7, #2
 8010806:	6127      	str	r7, [r4, #16]
 8010808:	4618      	mov	r0, r3
 801080a:	f000 fb49 	bl	8010ea0 <__hi0bits>
 801080e:	017f      	lsls	r7, r7, #5
 8010810:	f8d8 6000 	ldr.w	r6, [r8]
 8010814:	1a3f      	subs	r7, r7, r0
 8010816:	42b7      	cmp	r7, r6
 8010818:	dd62      	ble.n	80108e0 <__gethex+0x278>
 801081a:	1bbf      	subs	r7, r7, r6
 801081c:	4639      	mov	r1, r7
 801081e:	4620      	mov	r0, r4
 8010820:	f000 fee3 	bl	80115ea <__any_on>
 8010824:	4682      	mov	sl, r0
 8010826:	b1a8      	cbz	r0, 8010854 <__gethex+0x1ec>
 8010828:	f04f 0a01 	mov.w	sl, #1
 801082c:	1e7b      	subs	r3, r7, #1
 801082e:	1159      	asrs	r1, r3, #5
 8010830:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010834:	f003 021f 	and.w	r2, r3, #31
 8010838:	fa0a f202 	lsl.w	r2, sl, r2
 801083c:	420a      	tst	r2, r1
 801083e:	d009      	beq.n	8010854 <__gethex+0x1ec>
 8010840:	4553      	cmp	r3, sl
 8010842:	dd05      	ble.n	8010850 <__gethex+0x1e8>
 8010844:	4620      	mov	r0, r4
 8010846:	1eb9      	subs	r1, r7, #2
 8010848:	f000 fecf 	bl	80115ea <__any_on>
 801084c:	2800      	cmp	r0, #0
 801084e:	d144      	bne.n	80108da <__gethex+0x272>
 8010850:	f04f 0a02 	mov.w	sl, #2
 8010854:	4639      	mov	r1, r7
 8010856:	4620      	mov	r0, r4
 8010858:	f7ff fe9e 	bl	8010598 <rshift>
 801085c:	443d      	add	r5, r7
 801085e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010862:	42ab      	cmp	r3, r5
 8010864:	da4a      	bge.n	80108fc <__gethex+0x294>
 8010866:	4621      	mov	r1, r4
 8010868:	9802      	ldr	r0, [sp, #8]
 801086a:	f000 fa67 	bl	8010d3c <_Bfree>
 801086e:	2300      	movs	r3, #0
 8010870:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010872:	27a3      	movs	r7, #163	; 0xa3
 8010874:	6013      	str	r3, [r2, #0]
 8010876:	e789      	b.n	801078c <__gethex+0x124>
 8010878:	1e73      	subs	r3, r6, #1
 801087a:	9a06      	ldr	r2, [sp, #24]
 801087c:	9307      	str	r3, [sp, #28]
 801087e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010882:	4293      	cmp	r3, r2
 8010884:	d019      	beq.n	80108ba <__gethex+0x252>
 8010886:	f1bb 0f20 	cmp.w	fp, #32
 801088a:	d107      	bne.n	801089c <__gethex+0x234>
 801088c:	9b04      	ldr	r3, [sp, #16]
 801088e:	9a01      	ldr	r2, [sp, #4]
 8010890:	f843 2b04 	str.w	r2, [r3], #4
 8010894:	9304      	str	r3, [sp, #16]
 8010896:	2300      	movs	r3, #0
 8010898:	469b      	mov	fp, r3
 801089a:	9301      	str	r3, [sp, #4]
 801089c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80108a0:	f7ff fecd 	bl	801063e <__hexdig_fun>
 80108a4:	9b01      	ldr	r3, [sp, #4]
 80108a6:	f000 000f 	and.w	r0, r0, #15
 80108aa:	fa00 f00b 	lsl.w	r0, r0, fp
 80108ae:	4303      	orrs	r3, r0
 80108b0:	9301      	str	r3, [sp, #4]
 80108b2:	f10b 0b04 	add.w	fp, fp, #4
 80108b6:	9b07      	ldr	r3, [sp, #28]
 80108b8:	e00d      	b.n	80108d6 <__gethex+0x26e>
 80108ba:	9a08      	ldr	r2, [sp, #32]
 80108bc:	1e73      	subs	r3, r6, #1
 80108be:	4413      	add	r3, r2
 80108c0:	42bb      	cmp	r3, r7
 80108c2:	d3e0      	bcc.n	8010886 <__gethex+0x21e>
 80108c4:	4618      	mov	r0, r3
 80108c6:	4652      	mov	r2, sl
 80108c8:	9903      	ldr	r1, [sp, #12]
 80108ca:	9309      	str	r3, [sp, #36]	; 0x24
 80108cc:	f001 fa68 	bl	8011da0 <strncmp>
 80108d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108d2:	2800      	cmp	r0, #0
 80108d4:	d1d7      	bne.n	8010886 <__gethex+0x21e>
 80108d6:	461e      	mov	r6, r3
 80108d8:	e78c      	b.n	80107f4 <__gethex+0x18c>
 80108da:	f04f 0a03 	mov.w	sl, #3
 80108de:	e7b9      	b.n	8010854 <__gethex+0x1ec>
 80108e0:	da09      	bge.n	80108f6 <__gethex+0x28e>
 80108e2:	1bf7      	subs	r7, r6, r7
 80108e4:	4621      	mov	r1, r4
 80108e6:	463a      	mov	r2, r7
 80108e8:	9802      	ldr	r0, [sp, #8]
 80108ea:	f000 fc3f 	bl	801116c <__lshift>
 80108ee:	4604      	mov	r4, r0
 80108f0:	1bed      	subs	r5, r5, r7
 80108f2:	f100 0914 	add.w	r9, r0, #20
 80108f6:	f04f 0a00 	mov.w	sl, #0
 80108fa:	e7b0      	b.n	801085e <__gethex+0x1f6>
 80108fc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010900:	42a8      	cmp	r0, r5
 8010902:	dd72      	ble.n	80109ea <__gethex+0x382>
 8010904:	1b45      	subs	r5, r0, r5
 8010906:	42ae      	cmp	r6, r5
 8010908:	dc35      	bgt.n	8010976 <__gethex+0x30e>
 801090a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801090e:	2b02      	cmp	r3, #2
 8010910:	d029      	beq.n	8010966 <__gethex+0x2fe>
 8010912:	2b03      	cmp	r3, #3
 8010914:	d02b      	beq.n	801096e <__gethex+0x306>
 8010916:	2b01      	cmp	r3, #1
 8010918:	d11c      	bne.n	8010954 <__gethex+0x2ec>
 801091a:	42ae      	cmp	r6, r5
 801091c:	d11a      	bne.n	8010954 <__gethex+0x2ec>
 801091e:	2e01      	cmp	r6, #1
 8010920:	d112      	bne.n	8010948 <__gethex+0x2e0>
 8010922:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010926:	9a05      	ldr	r2, [sp, #20]
 8010928:	2762      	movs	r7, #98	; 0x62
 801092a:	6013      	str	r3, [r2, #0]
 801092c:	2301      	movs	r3, #1
 801092e:	6123      	str	r3, [r4, #16]
 8010930:	f8c9 3000 	str.w	r3, [r9]
 8010934:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010936:	601c      	str	r4, [r3, #0]
 8010938:	e728      	b.n	801078c <__gethex+0x124>
 801093a:	bf00      	nop
 801093c:	080129c8 	.word	0x080129c8
 8010940:	08012950 	.word	0x08012950
 8010944:	08012961 	.word	0x08012961
 8010948:	4620      	mov	r0, r4
 801094a:	1e71      	subs	r1, r6, #1
 801094c:	f000 fe4d 	bl	80115ea <__any_on>
 8010950:	2800      	cmp	r0, #0
 8010952:	d1e6      	bne.n	8010922 <__gethex+0x2ba>
 8010954:	4621      	mov	r1, r4
 8010956:	9802      	ldr	r0, [sp, #8]
 8010958:	f000 f9f0 	bl	8010d3c <_Bfree>
 801095c:	2300      	movs	r3, #0
 801095e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010960:	2750      	movs	r7, #80	; 0x50
 8010962:	6013      	str	r3, [r2, #0]
 8010964:	e712      	b.n	801078c <__gethex+0x124>
 8010966:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010968:	2b00      	cmp	r3, #0
 801096a:	d1f3      	bne.n	8010954 <__gethex+0x2ec>
 801096c:	e7d9      	b.n	8010922 <__gethex+0x2ba>
 801096e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010970:	2b00      	cmp	r3, #0
 8010972:	d1d6      	bne.n	8010922 <__gethex+0x2ba>
 8010974:	e7ee      	b.n	8010954 <__gethex+0x2ec>
 8010976:	1e6f      	subs	r7, r5, #1
 8010978:	f1ba 0f00 	cmp.w	sl, #0
 801097c:	d132      	bne.n	80109e4 <__gethex+0x37c>
 801097e:	b127      	cbz	r7, 801098a <__gethex+0x322>
 8010980:	4639      	mov	r1, r7
 8010982:	4620      	mov	r0, r4
 8010984:	f000 fe31 	bl	80115ea <__any_on>
 8010988:	4682      	mov	sl, r0
 801098a:	2101      	movs	r1, #1
 801098c:	117b      	asrs	r3, r7, #5
 801098e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010992:	f007 071f 	and.w	r7, r7, #31
 8010996:	fa01 f707 	lsl.w	r7, r1, r7
 801099a:	421f      	tst	r7, r3
 801099c:	f04f 0702 	mov.w	r7, #2
 80109a0:	4629      	mov	r1, r5
 80109a2:	4620      	mov	r0, r4
 80109a4:	bf18      	it	ne
 80109a6:	f04a 0a02 	orrne.w	sl, sl, #2
 80109aa:	1b76      	subs	r6, r6, r5
 80109ac:	f7ff fdf4 	bl	8010598 <rshift>
 80109b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80109b4:	f1ba 0f00 	cmp.w	sl, #0
 80109b8:	d048      	beq.n	8010a4c <__gethex+0x3e4>
 80109ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80109be:	2b02      	cmp	r3, #2
 80109c0:	d015      	beq.n	80109ee <__gethex+0x386>
 80109c2:	2b03      	cmp	r3, #3
 80109c4:	d017      	beq.n	80109f6 <__gethex+0x38e>
 80109c6:	2b01      	cmp	r3, #1
 80109c8:	d109      	bne.n	80109de <__gethex+0x376>
 80109ca:	f01a 0f02 	tst.w	sl, #2
 80109ce:	d006      	beq.n	80109de <__gethex+0x376>
 80109d0:	f8d9 0000 	ldr.w	r0, [r9]
 80109d4:	ea4a 0a00 	orr.w	sl, sl, r0
 80109d8:	f01a 0f01 	tst.w	sl, #1
 80109dc:	d10e      	bne.n	80109fc <__gethex+0x394>
 80109de:	f047 0710 	orr.w	r7, r7, #16
 80109e2:	e033      	b.n	8010a4c <__gethex+0x3e4>
 80109e4:	f04f 0a01 	mov.w	sl, #1
 80109e8:	e7cf      	b.n	801098a <__gethex+0x322>
 80109ea:	2701      	movs	r7, #1
 80109ec:	e7e2      	b.n	80109b4 <__gethex+0x34c>
 80109ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80109f0:	f1c3 0301 	rsb	r3, r3, #1
 80109f4:	9315      	str	r3, [sp, #84]	; 0x54
 80109f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d0f0      	beq.n	80109de <__gethex+0x376>
 80109fc:	f04f 0c00 	mov.w	ip, #0
 8010a00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010a04:	f104 0314 	add.w	r3, r4, #20
 8010a08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010a0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010a10:	4618      	mov	r0, r3
 8010a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a16:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010a1a:	d01c      	beq.n	8010a56 <__gethex+0x3ee>
 8010a1c:	3201      	adds	r2, #1
 8010a1e:	6002      	str	r2, [r0, #0]
 8010a20:	2f02      	cmp	r7, #2
 8010a22:	f104 0314 	add.w	r3, r4, #20
 8010a26:	d13d      	bne.n	8010aa4 <__gethex+0x43c>
 8010a28:	f8d8 2000 	ldr.w	r2, [r8]
 8010a2c:	3a01      	subs	r2, #1
 8010a2e:	42b2      	cmp	r2, r6
 8010a30:	d10a      	bne.n	8010a48 <__gethex+0x3e0>
 8010a32:	2201      	movs	r2, #1
 8010a34:	1171      	asrs	r1, r6, #5
 8010a36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010a3a:	f006 061f 	and.w	r6, r6, #31
 8010a3e:	fa02 f606 	lsl.w	r6, r2, r6
 8010a42:	421e      	tst	r6, r3
 8010a44:	bf18      	it	ne
 8010a46:	4617      	movne	r7, r2
 8010a48:	f047 0720 	orr.w	r7, r7, #32
 8010a4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a4e:	601c      	str	r4, [r3, #0]
 8010a50:	9b05      	ldr	r3, [sp, #20]
 8010a52:	601d      	str	r5, [r3, #0]
 8010a54:	e69a      	b.n	801078c <__gethex+0x124>
 8010a56:	4299      	cmp	r1, r3
 8010a58:	f843 cc04 	str.w	ip, [r3, #-4]
 8010a5c:	d8d8      	bhi.n	8010a10 <__gethex+0x3a8>
 8010a5e:	68a3      	ldr	r3, [r4, #8]
 8010a60:	459b      	cmp	fp, r3
 8010a62:	db17      	blt.n	8010a94 <__gethex+0x42c>
 8010a64:	6861      	ldr	r1, [r4, #4]
 8010a66:	9802      	ldr	r0, [sp, #8]
 8010a68:	3101      	adds	r1, #1
 8010a6a:	f000 f927 	bl	8010cbc <_Balloc>
 8010a6e:	4681      	mov	r9, r0
 8010a70:	b918      	cbnz	r0, 8010a7a <__gethex+0x412>
 8010a72:	4602      	mov	r2, r0
 8010a74:	2184      	movs	r1, #132	; 0x84
 8010a76:	4b19      	ldr	r3, [pc, #100]	; (8010adc <__gethex+0x474>)
 8010a78:	e6ab      	b.n	80107d2 <__gethex+0x16a>
 8010a7a:	6922      	ldr	r2, [r4, #16]
 8010a7c:	f104 010c 	add.w	r1, r4, #12
 8010a80:	3202      	adds	r2, #2
 8010a82:	0092      	lsls	r2, r2, #2
 8010a84:	300c      	adds	r0, #12
 8010a86:	f7fd fbc9 	bl	800e21c <memcpy>
 8010a8a:	4621      	mov	r1, r4
 8010a8c:	9802      	ldr	r0, [sp, #8]
 8010a8e:	f000 f955 	bl	8010d3c <_Bfree>
 8010a92:	464c      	mov	r4, r9
 8010a94:	6923      	ldr	r3, [r4, #16]
 8010a96:	1c5a      	adds	r2, r3, #1
 8010a98:	6122      	str	r2, [r4, #16]
 8010a9a:	2201      	movs	r2, #1
 8010a9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010aa0:	615a      	str	r2, [r3, #20]
 8010aa2:	e7bd      	b.n	8010a20 <__gethex+0x3b8>
 8010aa4:	6922      	ldr	r2, [r4, #16]
 8010aa6:	455a      	cmp	r2, fp
 8010aa8:	dd0b      	ble.n	8010ac2 <__gethex+0x45a>
 8010aaa:	2101      	movs	r1, #1
 8010aac:	4620      	mov	r0, r4
 8010aae:	f7ff fd73 	bl	8010598 <rshift>
 8010ab2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010ab6:	3501      	adds	r5, #1
 8010ab8:	42ab      	cmp	r3, r5
 8010aba:	f6ff aed4 	blt.w	8010866 <__gethex+0x1fe>
 8010abe:	2701      	movs	r7, #1
 8010ac0:	e7c2      	b.n	8010a48 <__gethex+0x3e0>
 8010ac2:	f016 061f 	ands.w	r6, r6, #31
 8010ac6:	d0fa      	beq.n	8010abe <__gethex+0x456>
 8010ac8:	4453      	add	r3, sl
 8010aca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010ace:	f000 f9e7 	bl	8010ea0 <__hi0bits>
 8010ad2:	f1c6 0620 	rsb	r6, r6, #32
 8010ad6:	42b0      	cmp	r0, r6
 8010ad8:	dbe7      	blt.n	8010aaa <__gethex+0x442>
 8010ada:	e7f0      	b.n	8010abe <__gethex+0x456>
 8010adc:	08012950 	.word	0x08012950

08010ae0 <L_shift>:
 8010ae0:	f1c2 0208 	rsb	r2, r2, #8
 8010ae4:	0092      	lsls	r2, r2, #2
 8010ae6:	b570      	push	{r4, r5, r6, lr}
 8010ae8:	f1c2 0620 	rsb	r6, r2, #32
 8010aec:	6843      	ldr	r3, [r0, #4]
 8010aee:	6804      	ldr	r4, [r0, #0]
 8010af0:	fa03 f506 	lsl.w	r5, r3, r6
 8010af4:	432c      	orrs	r4, r5
 8010af6:	40d3      	lsrs	r3, r2
 8010af8:	6004      	str	r4, [r0, #0]
 8010afa:	f840 3f04 	str.w	r3, [r0, #4]!
 8010afe:	4288      	cmp	r0, r1
 8010b00:	d3f4      	bcc.n	8010aec <L_shift+0xc>
 8010b02:	bd70      	pop	{r4, r5, r6, pc}

08010b04 <__match>:
 8010b04:	b530      	push	{r4, r5, lr}
 8010b06:	6803      	ldr	r3, [r0, #0]
 8010b08:	3301      	adds	r3, #1
 8010b0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b0e:	b914      	cbnz	r4, 8010b16 <__match+0x12>
 8010b10:	6003      	str	r3, [r0, #0]
 8010b12:	2001      	movs	r0, #1
 8010b14:	bd30      	pop	{r4, r5, pc}
 8010b16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b1a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010b1e:	2d19      	cmp	r5, #25
 8010b20:	bf98      	it	ls
 8010b22:	3220      	addls	r2, #32
 8010b24:	42a2      	cmp	r2, r4
 8010b26:	d0f0      	beq.n	8010b0a <__match+0x6>
 8010b28:	2000      	movs	r0, #0
 8010b2a:	e7f3      	b.n	8010b14 <__match+0x10>

08010b2c <__hexnan>:
 8010b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b30:	2500      	movs	r5, #0
 8010b32:	680b      	ldr	r3, [r1, #0]
 8010b34:	4682      	mov	sl, r0
 8010b36:	115e      	asrs	r6, r3, #5
 8010b38:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010b3c:	f013 031f 	ands.w	r3, r3, #31
 8010b40:	bf18      	it	ne
 8010b42:	3604      	addne	r6, #4
 8010b44:	1f37      	subs	r7, r6, #4
 8010b46:	46b9      	mov	r9, r7
 8010b48:	463c      	mov	r4, r7
 8010b4a:	46ab      	mov	fp, r5
 8010b4c:	b087      	sub	sp, #28
 8010b4e:	4690      	mov	r8, r2
 8010b50:	6802      	ldr	r2, [r0, #0]
 8010b52:	9301      	str	r3, [sp, #4]
 8010b54:	f846 5c04 	str.w	r5, [r6, #-4]
 8010b58:	9502      	str	r5, [sp, #8]
 8010b5a:	7851      	ldrb	r1, [r2, #1]
 8010b5c:	1c53      	adds	r3, r2, #1
 8010b5e:	9303      	str	r3, [sp, #12]
 8010b60:	b341      	cbz	r1, 8010bb4 <__hexnan+0x88>
 8010b62:	4608      	mov	r0, r1
 8010b64:	9205      	str	r2, [sp, #20]
 8010b66:	9104      	str	r1, [sp, #16]
 8010b68:	f7ff fd69 	bl	801063e <__hexdig_fun>
 8010b6c:	2800      	cmp	r0, #0
 8010b6e:	d14f      	bne.n	8010c10 <__hexnan+0xe4>
 8010b70:	9904      	ldr	r1, [sp, #16]
 8010b72:	9a05      	ldr	r2, [sp, #20]
 8010b74:	2920      	cmp	r1, #32
 8010b76:	d818      	bhi.n	8010baa <__hexnan+0x7e>
 8010b78:	9b02      	ldr	r3, [sp, #8]
 8010b7a:	459b      	cmp	fp, r3
 8010b7c:	dd13      	ble.n	8010ba6 <__hexnan+0x7a>
 8010b7e:	454c      	cmp	r4, r9
 8010b80:	d206      	bcs.n	8010b90 <__hexnan+0x64>
 8010b82:	2d07      	cmp	r5, #7
 8010b84:	dc04      	bgt.n	8010b90 <__hexnan+0x64>
 8010b86:	462a      	mov	r2, r5
 8010b88:	4649      	mov	r1, r9
 8010b8a:	4620      	mov	r0, r4
 8010b8c:	f7ff ffa8 	bl	8010ae0 <L_shift>
 8010b90:	4544      	cmp	r4, r8
 8010b92:	d950      	bls.n	8010c36 <__hexnan+0x10a>
 8010b94:	2300      	movs	r3, #0
 8010b96:	f1a4 0904 	sub.w	r9, r4, #4
 8010b9a:	f844 3c04 	str.w	r3, [r4, #-4]
 8010b9e:	461d      	mov	r5, r3
 8010ba0:	464c      	mov	r4, r9
 8010ba2:	f8cd b008 	str.w	fp, [sp, #8]
 8010ba6:	9a03      	ldr	r2, [sp, #12]
 8010ba8:	e7d7      	b.n	8010b5a <__hexnan+0x2e>
 8010baa:	2929      	cmp	r1, #41	; 0x29
 8010bac:	d156      	bne.n	8010c5c <__hexnan+0x130>
 8010bae:	3202      	adds	r2, #2
 8010bb0:	f8ca 2000 	str.w	r2, [sl]
 8010bb4:	f1bb 0f00 	cmp.w	fp, #0
 8010bb8:	d050      	beq.n	8010c5c <__hexnan+0x130>
 8010bba:	454c      	cmp	r4, r9
 8010bbc:	d206      	bcs.n	8010bcc <__hexnan+0xa0>
 8010bbe:	2d07      	cmp	r5, #7
 8010bc0:	dc04      	bgt.n	8010bcc <__hexnan+0xa0>
 8010bc2:	462a      	mov	r2, r5
 8010bc4:	4649      	mov	r1, r9
 8010bc6:	4620      	mov	r0, r4
 8010bc8:	f7ff ff8a 	bl	8010ae0 <L_shift>
 8010bcc:	4544      	cmp	r4, r8
 8010bce:	d934      	bls.n	8010c3a <__hexnan+0x10e>
 8010bd0:	4623      	mov	r3, r4
 8010bd2:	f1a8 0204 	sub.w	r2, r8, #4
 8010bd6:	f853 1b04 	ldr.w	r1, [r3], #4
 8010bda:	429f      	cmp	r7, r3
 8010bdc:	f842 1f04 	str.w	r1, [r2, #4]!
 8010be0:	d2f9      	bcs.n	8010bd6 <__hexnan+0xaa>
 8010be2:	1b3b      	subs	r3, r7, r4
 8010be4:	f023 0303 	bic.w	r3, r3, #3
 8010be8:	3304      	adds	r3, #4
 8010bea:	3401      	adds	r4, #1
 8010bec:	3e03      	subs	r6, #3
 8010bee:	42b4      	cmp	r4, r6
 8010bf0:	bf88      	it	hi
 8010bf2:	2304      	movhi	r3, #4
 8010bf4:	2200      	movs	r2, #0
 8010bf6:	4443      	add	r3, r8
 8010bf8:	f843 2b04 	str.w	r2, [r3], #4
 8010bfc:	429f      	cmp	r7, r3
 8010bfe:	d2fb      	bcs.n	8010bf8 <__hexnan+0xcc>
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	b91b      	cbnz	r3, 8010c0c <__hexnan+0xe0>
 8010c04:	4547      	cmp	r7, r8
 8010c06:	d127      	bne.n	8010c58 <__hexnan+0x12c>
 8010c08:	2301      	movs	r3, #1
 8010c0a:	603b      	str	r3, [r7, #0]
 8010c0c:	2005      	movs	r0, #5
 8010c0e:	e026      	b.n	8010c5e <__hexnan+0x132>
 8010c10:	3501      	adds	r5, #1
 8010c12:	2d08      	cmp	r5, #8
 8010c14:	f10b 0b01 	add.w	fp, fp, #1
 8010c18:	dd06      	ble.n	8010c28 <__hexnan+0xfc>
 8010c1a:	4544      	cmp	r4, r8
 8010c1c:	d9c3      	bls.n	8010ba6 <__hexnan+0x7a>
 8010c1e:	2300      	movs	r3, #0
 8010c20:	2501      	movs	r5, #1
 8010c22:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c26:	3c04      	subs	r4, #4
 8010c28:	6822      	ldr	r2, [r4, #0]
 8010c2a:	f000 000f 	and.w	r0, r0, #15
 8010c2e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010c32:	6022      	str	r2, [r4, #0]
 8010c34:	e7b7      	b.n	8010ba6 <__hexnan+0x7a>
 8010c36:	2508      	movs	r5, #8
 8010c38:	e7b5      	b.n	8010ba6 <__hexnan+0x7a>
 8010c3a:	9b01      	ldr	r3, [sp, #4]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d0df      	beq.n	8010c00 <__hexnan+0xd4>
 8010c40:	f04f 32ff 	mov.w	r2, #4294967295
 8010c44:	f1c3 0320 	rsb	r3, r3, #32
 8010c48:	fa22 f303 	lsr.w	r3, r2, r3
 8010c4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010c50:	401a      	ands	r2, r3
 8010c52:	f846 2c04 	str.w	r2, [r6, #-4]
 8010c56:	e7d3      	b.n	8010c00 <__hexnan+0xd4>
 8010c58:	3f04      	subs	r7, #4
 8010c5a:	e7d1      	b.n	8010c00 <__hexnan+0xd4>
 8010c5c:	2004      	movs	r0, #4
 8010c5e:	b007      	add	sp, #28
 8010c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010c64 <_localeconv_r>:
 8010c64:	4800      	ldr	r0, [pc, #0]	; (8010c68 <_localeconv_r+0x4>)
 8010c66:	4770      	bx	lr
 8010c68:	2000096c 	.word	0x2000096c

08010c6c <malloc>:
 8010c6c:	4b02      	ldr	r3, [pc, #8]	; (8010c78 <malloc+0xc>)
 8010c6e:	4601      	mov	r1, r0
 8010c70:	6818      	ldr	r0, [r3, #0]
 8010c72:	f000 bd57 	b.w	8011724 <_malloc_r>
 8010c76:	bf00      	nop
 8010c78:	20000814 	.word	0x20000814

08010c7c <__ascii_mbtowc>:
 8010c7c:	b082      	sub	sp, #8
 8010c7e:	b901      	cbnz	r1, 8010c82 <__ascii_mbtowc+0x6>
 8010c80:	a901      	add	r1, sp, #4
 8010c82:	b142      	cbz	r2, 8010c96 <__ascii_mbtowc+0x1a>
 8010c84:	b14b      	cbz	r3, 8010c9a <__ascii_mbtowc+0x1e>
 8010c86:	7813      	ldrb	r3, [r2, #0]
 8010c88:	600b      	str	r3, [r1, #0]
 8010c8a:	7812      	ldrb	r2, [r2, #0]
 8010c8c:	1e10      	subs	r0, r2, #0
 8010c8e:	bf18      	it	ne
 8010c90:	2001      	movne	r0, #1
 8010c92:	b002      	add	sp, #8
 8010c94:	4770      	bx	lr
 8010c96:	4610      	mov	r0, r2
 8010c98:	e7fb      	b.n	8010c92 <__ascii_mbtowc+0x16>
 8010c9a:	f06f 0001 	mvn.w	r0, #1
 8010c9e:	e7f8      	b.n	8010c92 <__ascii_mbtowc+0x16>

08010ca0 <memchr>:
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	b510      	push	{r4, lr}
 8010ca4:	b2c9      	uxtb	r1, r1
 8010ca6:	4402      	add	r2, r0
 8010ca8:	4293      	cmp	r3, r2
 8010caa:	4618      	mov	r0, r3
 8010cac:	d101      	bne.n	8010cb2 <memchr+0x12>
 8010cae:	2000      	movs	r0, #0
 8010cb0:	e003      	b.n	8010cba <memchr+0x1a>
 8010cb2:	7804      	ldrb	r4, [r0, #0]
 8010cb4:	3301      	adds	r3, #1
 8010cb6:	428c      	cmp	r4, r1
 8010cb8:	d1f6      	bne.n	8010ca8 <memchr+0x8>
 8010cba:	bd10      	pop	{r4, pc}

08010cbc <_Balloc>:
 8010cbc:	b570      	push	{r4, r5, r6, lr}
 8010cbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010cc0:	4604      	mov	r4, r0
 8010cc2:	460d      	mov	r5, r1
 8010cc4:	b976      	cbnz	r6, 8010ce4 <_Balloc+0x28>
 8010cc6:	2010      	movs	r0, #16
 8010cc8:	f7ff ffd0 	bl	8010c6c <malloc>
 8010ccc:	4602      	mov	r2, r0
 8010cce:	6260      	str	r0, [r4, #36]	; 0x24
 8010cd0:	b920      	cbnz	r0, 8010cdc <_Balloc+0x20>
 8010cd2:	2166      	movs	r1, #102	; 0x66
 8010cd4:	4b17      	ldr	r3, [pc, #92]	; (8010d34 <_Balloc+0x78>)
 8010cd6:	4818      	ldr	r0, [pc, #96]	; (8010d38 <_Balloc+0x7c>)
 8010cd8:	f7fe fdb2 	bl	800f840 <__assert_func>
 8010cdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ce0:	6006      	str	r6, [r0, #0]
 8010ce2:	60c6      	str	r6, [r0, #12]
 8010ce4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010ce6:	68f3      	ldr	r3, [r6, #12]
 8010ce8:	b183      	cbz	r3, 8010d0c <_Balloc+0x50>
 8010cea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010cec:	68db      	ldr	r3, [r3, #12]
 8010cee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010cf2:	b9b8      	cbnz	r0, 8010d24 <_Balloc+0x68>
 8010cf4:	2101      	movs	r1, #1
 8010cf6:	fa01 f605 	lsl.w	r6, r1, r5
 8010cfa:	1d72      	adds	r2, r6, #5
 8010cfc:	4620      	mov	r0, r4
 8010cfe:	0092      	lsls	r2, r2, #2
 8010d00:	f000 fc94 	bl	801162c <_calloc_r>
 8010d04:	b160      	cbz	r0, 8010d20 <_Balloc+0x64>
 8010d06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010d0a:	e00e      	b.n	8010d2a <_Balloc+0x6e>
 8010d0c:	2221      	movs	r2, #33	; 0x21
 8010d0e:	2104      	movs	r1, #4
 8010d10:	4620      	mov	r0, r4
 8010d12:	f000 fc8b 	bl	801162c <_calloc_r>
 8010d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d18:	60f0      	str	r0, [r6, #12]
 8010d1a:	68db      	ldr	r3, [r3, #12]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d1e4      	bne.n	8010cea <_Balloc+0x2e>
 8010d20:	2000      	movs	r0, #0
 8010d22:	bd70      	pop	{r4, r5, r6, pc}
 8010d24:	6802      	ldr	r2, [r0, #0]
 8010d26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010d30:	e7f7      	b.n	8010d22 <_Balloc+0x66>
 8010d32:	bf00      	nop
 8010d34:	08012838 	.word	0x08012838
 8010d38:	080129dc 	.word	0x080129dc

08010d3c <_Bfree>:
 8010d3c:	b570      	push	{r4, r5, r6, lr}
 8010d3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010d40:	4605      	mov	r5, r0
 8010d42:	460c      	mov	r4, r1
 8010d44:	b976      	cbnz	r6, 8010d64 <_Bfree+0x28>
 8010d46:	2010      	movs	r0, #16
 8010d48:	f7ff ff90 	bl	8010c6c <malloc>
 8010d4c:	4602      	mov	r2, r0
 8010d4e:	6268      	str	r0, [r5, #36]	; 0x24
 8010d50:	b920      	cbnz	r0, 8010d5c <_Bfree+0x20>
 8010d52:	218a      	movs	r1, #138	; 0x8a
 8010d54:	4b08      	ldr	r3, [pc, #32]	; (8010d78 <_Bfree+0x3c>)
 8010d56:	4809      	ldr	r0, [pc, #36]	; (8010d7c <_Bfree+0x40>)
 8010d58:	f7fe fd72 	bl	800f840 <__assert_func>
 8010d5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010d60:	6006      	str	r6, [r0, #0]
 8010d62:	60c6      	str	r6, [r0, #12]
 8010d64:	b13c      	cbz	r4, 8010d76 <_Bfree+0x3a>
 8010d66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010d68:	6862      	ldr	r2, [r4, #4]
 8010d6a:	68db      	ldr	r3, [r3, #12]
 8010d6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010d70:	6021      	str	r1, [r4, #0]
 8010d72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010d76:	bd70      	pop	{r4, r5, r6, pc}
 8010d78:	08012838 	.word	0x08012838
 8010d7c:	080129dc 	.word	0x080129dc

08010d80 <__multadd>:
 8010d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d84:	4607      	mov	r7, r0
 8010d86:	460c      	mov	r4, r1
 8010d88:	461e      	mov	r6, r3
 8010d8a:	2000      	movs	r0, #0
 8010d8c:	690d      	ldr	r5, [r1, #16]
 8010d8e:	f101 0c14 	add.w	ip, r1, #20
 8010d92:	f8dc 3000 	ldr.w	r3, [ip]
 8010d96:	3001      	adds	r0, #1
 8010d98:	b299      	uxth	r1, r3
 8010d9a:	fb02 6101 	mla	r1, r2, r1, r6
 8010d9e:	0c1e      	lsrs	r6, r3, #16
 8010da0:	0c0b      	lsrs	r3, r1, #16
 8010da2:	fb02 3306 	mla	r3, r2, r6, r3
 8010da6:	b289      	uxth	r1, r1
 8010da8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010dac:	4285      	cmp	r5, r0
 8010dae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010db2:	f84c 1b04 	str.w	r1, [ip], #4
 8010db6:	dcec      	bgt.n	8010d92 <__multadd+0x12>
 8010db8:	b30e      	cbz	r6, 8010dfe <__multadd+0x7e>
 8010dba:	68a3      	ldr	r3, [r4, #8]
 8010dbc:	42ab      	cmp	r3, r5
 8010dbe:	dc19      	bgt.n	8010df4 <__multadd+0x74>
 8010dc0:	6861      	ldr	r1, [r4, #4]
 8010dc2:	4638      	mov	r0, r7
 8010dc4:	3101      	adds	r1, #1
 8010dc6:	f7ff ff79 	bl	8010cbc <_Balloc>
 8010dca:	4680      	mov	r8, r0
 8010dcc:	b928      	cbnz	r0, 8010dda <__multadd+0x5a>
 8010dce:	4602      	mov	r2, r0
 8010dd0:	21b5      	movs	r1, #181	; 0xb5
 8010dd2:	4b0c      	ldr	r3, [pc, #48]	; (8010e04 <__multadd+0x84>)
 8010dd4:	480c      	ldr	r0, [pc, #48]	; (8010e08 <__multadd+0x88>)
 8010dd6:	f7fe fd33 	bl	800f840 <__assert_func>
 8010dda:	6922      	ldr	r2, [r4, #16]
 8010ddc:	f104 010c 	add.w	r1, r4, #12
 8010de0:	3202      	adds	r2, #2
 8010de2:	0092      	lsls	r2, r2, #2
 8010de4:	300c      	adds	r0, #12
 8010de6:	f7fd fa19 	bl	800e21c <memcpy>
 8010dea:	4621      	mov	r1, r4
 8010dec:	4638      	mov	r0, r7
 8010dee:	f7ff ffa5 	bl	8010d3c <_Bfree>
 8010df2:	4644      	mov	r4, r8
 8010df4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010df8:	3501      	adds	r5, #1
 8010dfa:	615e      	str	r6, [r3, #20]
 8010dfc:	6125      	str	r5, [r4, #16]
 8010dfe:	4620      	mov	r0, r4
 8010e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e04:	08012950 	.word	0x08012950
 8010e08:	080129dc 	.word	0x080129dc

08010e0c <__s2b>:
 8010e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e10:	4615      	mov	r5, r2
 8010e12:	2209      	movs	r2, #9
 8010e14:	461f      	mov	r7, r3
 8010e16:	3308      	adds	r3, #8
 8010e18:	460c      	mov	r4, r1
 8010e1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8010e1e:	4606      	mov	r6, r0
 8010e20:	2201      	movs	r2, #1
 8010e22:	2100      	movs	r1, #0
 8010e24:	429a      	cmp	r2, r3
 8010e26:	db09      	blt.n	8010e3c <__s2b+0x30>
 8010e28:	4630      	mov	r0, r6
 8010e2a:	f7ff ff47 	bl	8010cbc <_Balloc>
 8010e2e:	b940      	cbnz	r0, 8010e42 <__s2b+0x36>
 8010e30:	4602      	mov	r2, r0
 8010e32:	21ce      	movs	r1, #206	; 0xce
 8010e34:	4b18      	ldr	r3, [pc, #96]	; (8010e98 <__s2b+0x8c>)
 8010e36:	4819      	ldr	r0, [pc, #100]	; (8010e9c <__s2b+0x90>)
 8010e38:	f7fe fd02 	bl	800f840 <__assert_func>
 8010e3c:	0052      	lsls	r2, r2, #1
 8010e3e:	3101      	adds	r1, #1
 8010e40:	e7f0      	b.n	8010e24 <__s2b+0x18>
 8010e42:	9b08      	ldr	r3, [sp, #32]
 8010e44:	2d09      	cmp	r5, #9
 8010e46:	6143      	str	r3, [r0, #20]
 8010e48:	f04f 0301 	mov.w	r3, #1
 8010e4c:	6103      	str	r3, [r0, #16]
 8010e4e:	dd16      	ble.n	8010e7e <__s2b+0x72>
 8010e50:	f104 0909 	add.w	r9, r4, #9
 8010e54:	46c8      	mov	r8, r9
 8010e56:	442c      	add	r4, r5
 8010e58:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010e5c:	4601      	mov	r1, r0
 8010e5e:	220a      	movs	r2, #10
 8010e60:	4630      	mov	r0, r6
 8010e62:	3b30      	subs	r3, #48	; 0x30
 8010e64:	f7ff ff8c 	bl	8010d80 <__multadd>
 8010e68:	45a0      	cmp	r8, r4
 8010e6a:	d1f5      	bne.n	8010e58 <__s2b+0x4c>
 8010e6c:	f1a5 0408 	sub.w	r4, r5, #8
 8010e70:	444c      	add	r4, r9
 8010e72:	1b2d      	subs	r5, r5, r4
 8010e74:	1963      	adds	r3, r4, r5
 8010e76:	42bb      	cmp	r3, r7
 8010e78:	db04      	blt.n	8010e84 <__s2b+0x78>
 8010e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e7e:	2509      	movs	r5, #9
 8010e80:	340a      	adds	r4, #10
 8010e82:	e7f6      	b.n	8010e72 <__s2b+0x66>
 8010e84:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010e88:	4601      	mov	r1, r0
 8010e8a:	220a      	movs	r2, #10
 8010e8c:	4630      	mov	r0, r6
 8010e8e:	3b30      	subs	r3, #48	; 0x30
 8010e90:	f7ff ff76 	bl	8010d80 <__multadd>
 8010e94:	e7ee      	b.n	8010e74 <__s2b+0x68>
 8010e96:	bf00      	nop
 8010e98:	08012950 	.word	0x08012950
 8010e9c:	080129dc 	.word	0x080129dc

08010ea0 <__hi0bits>:
 8010ea0:	0c02      	lsrs	r2, r0, #16
 8010ea2:	0412      	lsls	r2, r2, #16
 8010ea4:	4603      	mov	r3, r0
 8010ea6:	b9ca      	cbnz	r2, 8010edc <__hi0bits+0x3c>
 8010ea8:	0403      	lsls	r3, r0, #16
 8010eaa:	2010      	movs	r0, #16
 8010eac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010eb0:	bf04      	itt	eq
 8010eb2:	021b      	lsleq	r3, r3, #8
 8010eb4:	3008      	addeq	r0, #8
 8010eb6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010eba:	bf04      	itt	eq
 8010ebc:	011b      	lsleq	r3, r3, #4
 8010ebe:	3004      	addeq	r0, #4
 8010ec0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010ec4:	bf04      	itt	eq
 8010ec6:	009b      	lsleq	r3, r3, #2
 8010ec8:	3002      	addeq	r0, #2
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	db05      	blt.n	8010eda <__hi0bits+0x3a>
 8010ece:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8010ed2:	f100 0001 	add.w	r0, r0, #1
 8010ed6:	bf08      	it	eq
 8010ed8:	2020      	moveq	r0, #32
 8010eda:	4770      	bx	lr
 8010edc:	2000      	movs	r0, #0
 8010ede:	e7e5      	b.n	8010eac <__hi0bits+0xc>

08010ee0 <__lo0bits>:
 8010ee0:	6803      	ldr	r3, [r0, #0]
 8010ee2:	4602      	mov	r2, r0
 8010ee4:	f013 0007 	ands.w	r0, r3, #7
 8010ee8:	d00b      	beq.n	8010f02 <__lo0bits+0x22>
 8010eea:	07d9      	lsls	r1, r3, #31
 8010eec:	d421      	bmi.n	8010f32 <__lo0bits+0x52>
 8010eee:	0798      	lsls	r0, r3, #30
 8010ef0:	bf49      	itett	mi
 8010ef2:	085b      	lsrmi	r3, r3, #1
 8010ef4:	089b      	lsrpl	r3, r3, #2
 8010ef6:	2001      	movmi	r0, #1
 8010ef8:	6013      	strmi	r3, [r2, #0]
 8010efa:	bf5c      	itt	pl
 8010efc:	2002      	movpl	r0, #2
 8010efe:	6013      	strpl	r3, [r2, #0]
 8010f00:	4770      	bx	lr
 8010f02:	b299      	uxth	r1, r3
 8010f04:	b909      	cbnz	r1, 8010f0a <__lo0bits+0x2a>
 8010f06:	2010      	movs	r0, #16
 8010f08:	0c1b      	lsrs	r3, r3, #16
 8010f0a:	b2d9      	uxtb	r1, r3
 8010f0c:	b909      	cbnz	r1, 8010f12 <__lo0bits+0x32>
 8010f0e:	3008      	adds	r0, #8
 8010f10:	0a1b      	lsrs	r3, r3, #8
 8010f12:	0719      	lsls	r1, r3, #28
 8010f14:	bf04      	itt	eq
 8010f16:	091b      	lsreq	r3, r3, #4
 8010f18:	3004      	addeq	r0, #4
 8010f1a:	0799      	lsls	r1, r3, #30
 8010f1c:	bf04      	itt	eq
 8010f1e:	089b      	lsreq	r3, r3, #2
 8010f20:	3002      	addeq	r0, #2
 8010f22:	07d9      	lsls	r1, r3, #31
 8010f24:	d403      	bmi.n	8010f2e <__lo0bits+0x4e>
 8010f26:	085b      	lsrs	r3, r3, #1
 8010f28:	f100 0001 	add.w	r0, r0, #1
 8010f2c:	d003      	beq.n	8010f36 <__lo0bits+0x56>
 8010f2e:	6013      	str	r3, [r2, #0]
 8010f30:	4770      	bx	lr
 8010f32:	2000      	movs	r0, #0
 8010f34:	4770      	bx	lr
 8010f36:	2020      	movs	r0, #32
 8010f38:	4770      	bx	lr
	...

08010f3c <__i2b>:
 8010f3c:	b510      	push	{r4, lr}
 8010f3e:	460c      	mov	r4, r1
 8010f40:	2101      	movs	r1, #1
 8010f42:	f7ff febb 	bl	8010cbc <_Balloc>
 8010f46:	4602      	mov	r2, r0
 8010f48:	b928      	cbnz	r0, 8010f56 <__i2b+0x1a>
 8010f4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010f4e:	4b04      	ldr	r3, [pc, #16]	; (8010f60 <__i2b+0x24>)
 8010f50:	4804      	ldr	r0, [pc, #16]	; (8010f64 <__i2b+0x28>)
 8010f52:	f7fe fc75 	bl	800f840 <__assert_func>
 8010f56:	2301      	movs	r3, #1
 8010f58:	6144      	str	r4, [r0, #20]
 8010f5a:	6103      	str	r3, [r0, #16]
 8010f5c:	bd10      	pop	{r4, pc}
 8010f5e:	bf00      	nop
 8010f60:	08012950 	.word	0x08012950
 8010f64:	080129dc 	.word	0x080129dc

08010f68 <__multiply>:
 8010f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f6c:	4691      	mov	r9, r2
 8010f6e:	690a      	ldr	r2, [r1, #16]
 8010f70:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f74:	460c      	mov	r4, r1
 8010f76:	429a      	cmp	r2, r3
 8010f78:	bfbe      	ittt	lt
 8010f7a:	460b      	movlt	r3, r1
 8010f7c:	464c      	movlt	r4, r9
 8010f7e:	4699      	movlt	r9, r3
 8010f80:	6927      	ldr	r7, [r4, #16]
 8010f82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010f86:	68a3      	ldr	r3, [r4, #8]
 8010f88:	6861      	ldr	r1, [r4, #4]
 8010f8a:	eb07 060a 	add.w	r6, r7, sl
 8010f8e:	42b3      	cmp	r3, r6
 8010f90:	b085      	sub	sp, #20
 8010f92:	bfb8      	it	lt
 8010f94:	3101      	addlt	r1, #1
 8010f96:	f7ff fe91 	bl	8010cbc <_Balloc>
 8010f9a:	b930      	cbnz	r0, 8010faa <__multiply+0x42>
 8010f9c:	4602      	mov	r2, r0
 8010f9e:	f240 115d 	movw	r1, #349	; 0x15d
 8010fa2:	4b43      	ldr	r3, [pc, #268]	; (80110b0 <__multiply+0x148>)
 8010fa4:	4843      	ldr	r0, [pc, #268]	; (80110b4 <__multiply+0x14c>)
 8010fa6:	f7fe fc4b 	bl	800f840 <__assert_func>
 8010faa:	f100 0514 	add.w	r5, r0, #20
 8010fae:	462b      	mov	r3, r5
 8010fb0:	2200      	movs	r2, #0
 8010fb2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010fb6:	4543      	cmp	r3, r8
 8010fb8:	d321      	bcc.n	8010ffe <__multiply+0x96>
 8010fba:	f104 0314 	add.w	r3, r4, #20
 8010fbe:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010fc2:	f109 0314 	add.w	r3, r9, #20
 8010fc6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010fca:	9202      	str	r2, [sp, #8]
 8010fcc:	1b3a      	subs	r2, r7, r4
 8010fce:	3a15      	subs	r2, #21
 8010fd0:	f022 0203 	bic.w	r2, r2, #3
 8010fd4:	3204      	adds	r2, #4
 8010fd6:	f104 0115 	add.w	r1, r4, #21
 8010fda:	428f      	cmp	r7, r1
 8010fdc:	bf38      	it	cc
 8010fde:	2204      	movcc	r2, #4
 8010fe0:	9201      	str	r2, [sp, #4]
 8010fe2:	9a02      	ldr	r2, [sp, #8]
 8010fe4:	9303      	str	r3, [sp, #12]
 8010fe6:	429a      	cmp	r2, r3
 8010fe8:	d80c      	bhi.n	8011004 <__multiply+0x9c>
 8010fea:	2e00      	cmp	r6, #0
 8010fec:	dd03      	ble.n	8010ff6 <__multiply+0x8e>
 8010fee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d059      	beq.n	80110aa <__multiply+0x142>
 8010ff6:	6106      	str	r6, [r0, #16]
 8010ff8:	b005      	add	sp, #20
 8010ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ffe:	f843 2b04 	str.w	r2, [r3], #4
 8011002:	e7d8      	b.n	8010fb6 <__multiply+0x4e>
 8011004:	f8b3 a000 	ldrh.w	sl, [r3]
 8011008:	f1ba 0f00 	cmp.w	sl, #0
 801100c:	d023      	beq.n	8011056 <__multiply+0xee>
 801100e:	46a9      	mov	r9, r5
 8011010:	f04f 0c00 	mov.w	ip, #0
 8011014:	f104 0e14 	add.w	lr, r4, #20
 8011018:	f85e 2b04 	ldr.w	r2, [lr], #4
 801101c:	f8d9 1000 	ldr.w	r1, [r9]
 8011020:	fa1f fb82 	uxth.w	fp, r2
 8011024:	b289      	uxth	r1, r1
 8011026:	fb0a 110b 	mla	r1, sl, fp, r1
 801102a:	4461      	add	r1, ip
 801102c:	f8d9 c000 	ldr.w	ip, [r9]
 8011030:	0c12      	lsrs	r2, r2, #16
 8011032:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8011036:	fb0a c202 	mla	r2, sl, r2, ip
 801103a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801103e:	b289      	uxth	r1, r1
 8011040:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011044:	4577      	cmp	r7, lr
 8011046:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801104a:	f849 1b04 	str.w	r1, [r9], #4
 801104e:	d8e3      	bhi.n	8011018 <__multiply+0xb0>
 8011050:	9a01      	ldr	r2, [sp, #4]
 8011052:	f845 c002 	str.w	ip, [r5, r2]
 8011056:	9a03      	ldr	r2, [sp, #12]
 8011058:	3304      	adds	r3, #4
 801105a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801105e:	f1b9 0f00 	cmp.w	r9, #0
 8011062:	d020      	beq.n	80110a6 <__multiply+0x13e>
 8011064:	46ae      	mov	lr, r5
 8011066:	f04f 0a00 	mov.w	sl, #0
 801106a:	6829      	ldr	r1, [r5, #0]
 801106c:	f104 0c14 	add.w	ip, r4, #20
 8011070:	f8bc b000 	ldrh.w	fp, [ip]
 8011074:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011078:	b289      	uxth	r1, r1
 801107a:	fb09 220b 	mla	r2, r9, fp, r2
 801107e:	4492      	add	sl, r2
 8011080:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011084:	f84e 1b04 	str.w	r1, [lr], #4
 8011088:	f85c 2b04 	ldr.w	r2, [ip], #4
 801108c:	f8be 1000 	ldrh.w	r1, [lr]
 8011090:	0c12      	lsrs	r2, r2, #16
 8011092:	fb09 1102 	mla	r1, r9, r2, r1
 8011096:	4567      	cmp	r7, ip
 8011098:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801109c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80110a0:	d8e6      	bhi.n	8011070 <__multiply+0x108>
 80110a2:	9a01      	ldr	r2, [sp, #4]
 80110a4:	50a9      	str	r1, [r5, r2]
 80110a6:	3504      	adds	r5, #4
 80110a8:	e79b      	b.n	8010fe2 <__multiply+0x7a>
 80110aa:	3e01      	subs	r6, #1
 80110ac:	e79d      	b.n	8010fea <__multiply+0x82>
 80110ae:	bf00      	nop
 80110b0:	08012950 	.word	0x08012950
 80110b4:	080129dc 	.word	0x080129dc

080110b8 <__pow5mult>:
 80110b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110bc:	4615      	mov	r5, r2
 80110be:	f012 0203 	ands.w	r2, r2, #3
 80110c2:	4606      	mov	r6, r0
 80110c4:	460f      	mov	r7, r1
 80110c6:	d007      	beq.n	80110d8 <__pow5mult+0x20>
 80110c8:	4c25      	ldr	r4, [pc, #148]	; (8011160 <__pow5mult+0xa8>)
 80110ca:	3a01      	subs	r2, #1
 80110cc:	2300      	movs	r3, #0
 80110ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80110d2:	f7ff fe55 	bl	8010d80 <__multadd>
 80110d6:	4607      	mov	r7, r0
 80110d8:	10ad      	asrs	r5, r5, #2
 80110da:	d03d      	beq.n	8011158 <__pow5mult+0xa0>
 80110dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80110de:	b97c      	cbnz	r4, 8011100 <__pow5mult+0x48>
 80110e0:	2010      	movs	r0, #16
 80110e2:	f7ff fdc3 	bl	8010c6c <malloc>
 80110e6:	4602      	mov	r2, r0
 80110e8:	6270      	str	r0, [r6, #36]	; 0x24
 80110ea:	b928      	cbnz	r0, 80110f8 <__pow5mult+0x40>
 80110ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80110f0:	4b1c      	ldr	r3, [pc, #112]	; (8011164 <__pow5mult+0xac>)
 80110f2:	481d      	ldr	r0, [pc, #116]	; (8011168 <__pow5mult+0xb0>)
 80110f4:	f7fe fba4 	bl	800f840 <__assert_func>
 80110f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80110fc:	6004      	str	r4, [r0, #0]
 80110fe:	60c4      	str	r4, [r0, #12]
 8011100:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011104:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011108:	b94c      	cbnz	r4, 801111e <__pow5mult+0x66>
 801110a:	f240 2171 	movw	r1, #625	; 0x271
 801110e:	4630      	mov	r0, r6
 8011110:	f7ff ff14 	bl	8010f3c <__i2b>
 8011114:	2300      	movs	r3, #0
 8011116:	4604      	mov	r4, r0
 8011118:	f8c8 0008 	str.w	r0, [r8, #8]
 801111c:	6003      	str	r3, [r0, #0]
 801111e:	f04f 0900 	mov.w	r9, #0
 8011122:	07eb      	lsls	r3, r5, #31
 8011124:	d50a      	bpl.n	801113c <__pow5mult+0x84>
 8011126:	4639      	mov	r1, r7
 8011128:	4622      	mov	r2, r4
 801112a:	4630      	mov	r0, r6
 801112c:	f7ff ff1c 	bl	8010f68 <__multiply>
 8011130:	4680      	mov	r8, r0
 8011132:	4639      	mov	r1, r7
 8011134:	4630      	mov	r0, r6
 8011136:	f7ff fe01 	bl	8010d3c <_Bfree>
 801113a:	4647      	mov	r7, r8
 801113c:	106d      	asrs	r5, r5, #1
 801113e:	d00b      	beq.n	8011158 <__pow5mult+0xa0>
 8011140:	6820      	ldr	r0, [r4, #0]
 8011142:	b938      	cbnz	r0, 8011154 <__pow5mult+0x9c>
 8011144:	4622      	mov	r2, r4
 8011146:	4621      	mov	r1, r4
 8011148:	4630      	mov	r0, r6
 801114a:	f7ff ff0d 	bl	8010f68 <__multiply>
 801114e:	6020      	str	r0, [r4, #0]
 8011150:	f8c0 9000 	str.w	r9, [r0]
 8011154:	4604      	mov	r4, r0
 8011156:	e7e4      	b.n	8011122 <__pow5mult+0x6a>
 8011158:	4638      	mov	r0, r7
 801115a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801115e:	bf00      	nop
 8011160:	08012b28 	.word	0x08012b28
 8011164:	08012838 	.word	0x08012838
 8011168:	080129dc 	.word	0x080129dc

0801116c <__lshift>:
 801116c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011170:	460c      	mov	r4, r1
 8011172:	4607      	mov	r7, r0
 8011174:	4691      	mov	r9, r2
 8011176:	6923      	ldr	r3, [r4, #16]
 8011178:	6849      	ldr	r1, [r1, #4]
 801117a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801117e:	68a3      	ldr	r3, [r4, #8]
 8011180:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011184:	f108 0601 	add.w	r6, r8, #1
 8011188:	42b3      	cmp	r3, r6
 801118a:	db0b      	blt.n	80111a4 <__lshift+0x38>
 801118c:	4638      	mov	r0, r7
 801118e:	f7ff fd95 	bl	8010cbc <_Balloc>
 8011192:	4605      	mov	r5, r0
 8011194:	b948      	cbnz	r0, 80111aa <__lshift+0x3e>
 8011196:	4602      	mov	r2, r0
 8011198:	f240 11d9 	movw	r1, #473	; 0x1d9
 801119c:	4b29      	ldr	r3, [pc, #164]	; (8011244 <__lshift+0xd8>)
 801119e:	482a      	ldr	r0, [pc, #168]	; (8011248 <__lshift+0xdc>)
 80111a0:	f7fe fb4e 	bl	800f840 <__assert_func>
 80111a4:	3101      	adds	r1, #1
 80111a6:	005b      	lsls	r3, r3, #1
 80111a8:	e7ee      	b.n	8011188 <__lshift+0x1c>
 80111aa:	2300      	movs	r3, #0
 80111ac:	f100 0114 	add.w	r1, r0, #20
 80111b0:	f100 0210 	add.w	r2, r0, #16
 80111b4:	4618      	mov	r0, r3
 80111b6:	4553      	cmp	r3, sl
 80111b8:	db37      	blt.n	801122a <__lshift+0xbe>
 80111ba:	6920      	ldr	r0, [r4, #16]
 80111bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80111c0:	f104 0314 	add.w	r3, r4, #20
 80111c4:	f019 091f 	ands.w	r9, r9, #31
 80111c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80111cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80111d0:	d02f      	beq.n	8011232 <__lshift+0xc6>
 80111d2:	468a      	mov	sl, r1
 80111d4:	f04f 0c00 	mov.w	ip, #0
 80111d8:	f1c9 0e20 	rsb	lr, r9, #32
 80111dc:	681a      	ldr	r2, [r3, #0]
 80111de:	fa02 f209 	lsl.w	r2, r2, r9
 80111e2:	ea42 020c 	orr.w	r2, r2, ip
 80111e6:	f84a 2b04 	str.w	r2, [sl], #4
 80111ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80111ee:	4298      	cmp	r0, r3
 80111f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80111f4:	d8f2      	bhi.n	80111dc <__lshift+0x70>
 80111f6:	1b03      	subs	r3, r0, r4
 80111f8:	3b15      	subs	r3, #21
 80111fa:	f023 0303 	bic.w	r3, r3, #3
 80111fe:	3304      	adds	r3, #4
 8011200:	f104 0215 	add.w	r2, r4, #21
 8011204:	4290      	cmp	r0, r2
 8011206:	bf38      	it	cc
 8011208:	2304      	movcc	r3, #4
 801120a:	f841 c003 	str.w	ip, [r1, r3]
 801120e:	f1bc 0f00 	cmp.w	ip, #0
 8011212:	d001      	beq.n	8011218 <__lshift+0xac>
 8011214:	f108 0602 	add.w	r6, r8, #2
 8011218:	3e01      	subs	r6, #1
 801121a:	4638      	mov	r0, r7
 801121c:	4621      	mov	r1, r4
 801121e:	612e      	str	r6, [r5, #16]
 8011220:	f7ff fd8c 	bl	8010d3c <_Bfree>
 8011224:	4628      	mov	r0, r5
 8011226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801122a:	f842 0f04 	str.w	r0, [r2, #4]!
 801122e:	3301      	adds	r3, #1
 8011230:	e7c1      	b.n	80111b6 <__lshift+0x4a>
 8011232:	3904      	subs	r1, #4
 8011234:	f853 2b04 	ldr.w	r2, [r3], #4
 8011238:	4298      	cmp	r0, r3
 801123a:	f841 2f04 	str.w	r2, [r1, #4]!
 801123e:	d8f9      	bhi.n	8011234 <__lshift+0xc8>
 8011240:	e7ea      	b.n	8011218 <__lshift+0xac>
 8011242:	bf00      	nop
 8011244:	08012950 	.word	0x08012950
 8011248:	080129dc 	.word	0x080129dc

0801124c <__mcmp>:
 801124c:	4603      	mov	r3, r0
 801124e:	690a      	ldr	r2, [r1, #16]
 8011250:	6900      	ldr	r0, [r0, #16]
 8011252:	b530      	push	{r4, r5, lr}
 8011254:	1a80      	subs	r0, r0, r2
 8011256:	d10d      	bne.n	8011274 <__mcmp+0x28>
 8011258:	3314      	adds	r3, #20
 801125a:	3114      	adds	r1, #20
 801125c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011260:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011264:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011268:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801126c:	4295      	cmp	r5, r2
 801126e:	d002      	beq.n	8011276 <__mcmp+0x2a>
 8011270:	d304      	bcc.n	801127c <__mcmp+0x30>
 8011272:	2001      	movs	r0, #1
 8011274:	bd30      	pop	{r4, r5, pc}
 8011276:	42a3      	cmp	r3, r4
 8011278:	d3f4      	bcc.n	8011264 <__mcmp+0x18>
 801127a:	e7fb      	b.n	8011274 <__mcmp+0x28>
 801127c:	f04f 30ff 	mov.w	r0, #4294967295
 8011280:	e7f8      	b.n	8011274 <__mcmp+0x28>
	...

08011284 <__mdiff>:
 8011284:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011288:	460d      	mov	r5, r1
 801128a:	4607      	mov	r7, r0
 801128c:	4611      	mov	r1, r2
 801128e:	4628      	mov	r0, r5
 8011290:	4614      	mov	r4, r2
 8011292:	f7ff ffdb 	bl	801124c <__mcmp>
 8011296:	1e06      	subs	r6, r0, #0
 8011298:	d111      	bne.n	80112be <__mdiff+0x3a>
 801129a:	4631      	mov	r1, r6
 801129c:	4638      	mov	r0, r7
 801129e:	f7ff fd0d 	bl	8010cbc <_Balloc>
 80112a2:	4602      	mov	r2, r0
 80112a4:	b928      	cbnz	r0, 80112b2 <__mdiff+0x2e>
 80112a6:	f240 2132 	movw	r1, #562	; 0x232
 80112aa:	4b3a      	ldr	r3, [pc, #232]	; (8011394 <__mdiff+0x110>)
 80112ac:	483a      	ldr	r0, [pc, #232]	; (8011398 <__mdiff+0x114>)
 80112ae:	f7fe fac7 	bl	800f840 <__assert_func>
 80112b2:	2301      	movs	r3, #1
 80112b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80112b8:	4610      	mov	r0, r2
 80112ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112be:	bfa4      	itt	ge
 80112c0:	4623      	movge	r3, r4
 80112c2:	462c      	movge	r4, r5
 80112c4:	4638      	mov	r0, r7
 80112c6:	6861      	ldr	r1, [r4, #4]
 80112c8:	bfa6      	itte	ge
 80112ca:	461d      	movge	r5, r3
 80112cc:	2600      	movge	r6, #0
 80112ce:	2601      	movlt	r6, #1
 80112d0:	f7ff fcf4 	bl	8010cbc <_Balloc>
 80112d4:	4602      	mov	r2, r0
 80112d6:	b918      	cbnz	r0, 80112e0 <__mdiff+0x5c>
 80112d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80112dc:	4b2d      	ldr	r3, [pc, #180]	; (8011394 <__mdiff+0x110>)
 80112de:	e7e5      	b.n	80112ac <__mdiff+0x28>
 80112e0:	f102 0814 	add.w	r8, r2, #20
 80112e4:	46c2      	mov	sl, r8
 80112e6:	f04f 0c00 	mov.w	ip, #0
 80112ea:	6927      	ldr	r7, [r4, #16]
 80112ec:	60c6      	str	r6, [r0, #12]
 80112ee:	692e      	ldr	r6, [r5, #16]
 80112f0:	f104 0014 	add.w	r0, r4, #20
 80112f4:	f105 0914 	add.w	r9, r5, #20
 80112f8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80112fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011300:	3410      	adds	r4, #16
 8011302:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8011306:	f859 3b04 	ldr.w	r3, [r9], #4
 801130a:	fa1f f18b 	uxth.w	r1, fp
 801130e:	448c      	add	ip, r1
 8011310:	b299      	uxth	r1, r3
 8011312:	0c1b      	lsrs	r3, r3, #16
 8011314:	ebac 0101 	sub.w	r1, ip, r1
 8011318:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801131c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011320:	b289      	uxth	r1, r1
 8011322:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8011326:	454e      	cmp	r6, r9
 8011328:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801132c:	f84a 3b04 	str.w	r3, [sl], #4
 8011330:	d8e7      	bhi.n	8011302 <__mdiff+0x7e>
 8011332:	1b73      	subs	r3, r6, r5
 8011334:	3b15      	subs	r3, #21
 8011336:	f023 0303 	bic.w	r3, r3, #3
 801133a:	3515      	adds	r5, #21
 801133c:	3304      	adds	r3, #4
 801133e:	42ae      	cmp	r6, r5
 8011340:	bf38      	it	cc
 8011342:	2304      	movcc	r3, #4
 8011344:	4418      	add	r0, r3
 8011346:	4443      	add	r3, r8
 8011348:	461e      	mov	r6, r3
 801134a:	4605      	mov	r5, r0
 801134c:	4575      	cmp	r5, lr
 801134e:	d30e      	bcc.n	801136e <__mdiff+0xea>
 8011350:	f10e 0103 	add.w	r1, lr, #3
 8011354:	1a09      	subs	r1, r1, r0
 8011356:	f021 0103 	bic.w	r1, r1, #3
 801135a:	3803      	subs	r0, #3
 801135c:	4586      	cmp	lr, r0
 801135e:	bf38      	it	cc
 8011360:	2100      	movcc	r1, #0
 8011362:	4419      	add	r1, r3
 8011364:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8011368:	b18b      	cbz	r3, 801138e <__mdiff+0x10a>
 801136a:	6117      	str	r7, [r2, #16]
 801136c:	e7a4      	b.n	80112b8 <__mdiff+0x34>
 801136e:	f855 8b04 	ldr.w	r8, [r5], #4
 8011372:	fa1f f188 	uxth.w	r1, r8
 8011376:	4461      	add	r1, ip
 8011378:	140c      	asrs	r4, r1, #16
 801137a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801137e:	b289      	uxth	r1, r1
 8011380:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8011384:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8011388:	f846 1b04 	str.w	r1, [r6], #4
 801138c:	e7de      	b.n	801134c <__mdiff+0xc8>
 801138e:	3f01      	subs	r7, #1
 8011390:	e7e8      	b.n	8011364 <__mdiff+0xe0>
 8011392:	bf00      	nop
 8011394:	08012950 	.word	0x08012950
 8011398:	080129dc 	.word	0x080129dc

0801139c <__ulp>:
 801139c:	4b11      	ldr	r3, [pc, #68]	; (80113e4 <__ulp+0x48>)
 801139e:	400b      	ands	r3, r1
 80113a0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	dd02      	ble.n	80113ae <__ulp+0x12>
 80113a8:	2000      	movs	r0, #0
 80113aa:	4619      	mov	r1, r3
 80113ac:	4770      	bx	lr
 80113ae:	425b      	negs	r3, r3
 80113b0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80113b4:	f04f 0000 	mov.w	r0, #0
 80113b8:	f04f 0100 	mov.w	r1, #0
 80113bc:	ea4f 5223 	mov.w	r2, r3, asr #20
 80113c0:	da04      	bge.n	80113cc <__ulp+0x30>
 80113c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80113c6:	fa43 f102 	asr.w	r1, r3, r2
 80113ca:	4770      	bx	lr
 80113cc:	f1a2 0314 	sub.w	r3, r2, #20
 80113d0:	2b1e      	cmp	r3, #30
 80113d2:	bfd6      	itet	le
 80113d4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80113d8:	2301      	movgt	r3, #1
 80113da:	fa22 f303 	lsrle.w	r3, r2, r3
 80113de:	4618      	mov	r0, r3
 80113e0:	4770      	bx	lr
 80113e2:	bf00      	nop
 80113e4:	7ff00000 	.word	0x7ff00000

080113e8 <__b2d>:
 80113e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113ec:	6907      	ldr	r7, [r0, #16]
 80113ee:	f100 0914 	add.w	r9, r0, #20
 80113f2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80113f6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80113fa:	f1a7 0804 	sub.w	r8, r7, #4
 80113fe:	4630      	mov	r0, r6
 8011400:	f7ff fd4e 	bl	8010ea0 <__hi0bits>
 8011404:	f1c0 0320 	rsb	r3, r0, #32
 8011408:	280a      	cmp	r0, #10
 801140a:	600b      	str	r3, [r1, #0]
 801140c:	491f      	ldr	r1, [pc, #124]	; (801148c <__b2d+0xa4>)
 801140e:	dc17      	bgt.n	8011440 <__b2d+0x58>
 8011410:	45c1      	cmp	r9, r8
 8011412:	bf28      	it	cs
 8011414:	2200      	movcs	r2, #0
 8011416:	f1c0 0c0b 	rsb	ip, r0, #11
 801141a:	fa26 f30c 	lsr.w	r3, r6, ip
 801141e:	bf38      	it	cc
 8011420:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8011424:	ea43 0501 	orr.w	r5, r3, r1
 8011428:	f100 0315 	add.w	r3, r0, #21
 801142c:	fa06 f303 	lsl.w	r3, r6, r3
 8011430:	fa22 f20c 	lsr.w	r2, r2, ip
 8011434:	ea43 0402 	orr.w	r4, r3, r2
 8011438:	4620      	mov	r0, r4
 801143a:	4629      	mov	r1, r5
 801143c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011440:	45c1      	cmp	r9, r8
 8011442:	bf2e      	itee	cs
 8011444:	2200      	movcs	r2, #0
 8011446:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 801144a:	f1a7 0808 	subcc.w	r8, r7, #8
 801144e:	f1b0 030b 	subs.w	r3, r0, #11
 8011452:	d016      	beq.n	8011482 <__b2d+0x9a>
 8011454:	f1c3 0720 	rsb	r7, r3, #32
 8011458:	fa22 f107 	lsr.w	r1, r2, r7
 801145c:	45c8      	cmp	r8, r9
 801145e:	fa06 f603 	lsl.w	r6, r6, r3
 8011462:	ea46 0601 	orr.w	r6, r6, r1
 8011466:	bf94      	ite	ls
 8011468:	2100      	movls	r1, #0
 801146a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 801146e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8011472:	fa02 f003 	lsl.w	r0, r2, r3
 8011476:	40f9      	lsrs	r1, r7
 8011478:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801147c:	ea40 0401 	orr.w	r4, r0, r1
 8011480:	e7da      	b.n	8011438 <__b2d+0x50>
 8011482:	4614      	mov	r4, r2
 8011484:	ea46 0501 	orr.w	r5, r6, r1
 8011488:	e7d6      	b.n	8011438 <__b2d+0x50>
 801148a:	bf00      	nop
 801148c:	3ff00000 	.word	0x3ff00000

08011490 <__d2b>:
 8011490:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8011494:	2101      	movs	r1, #1
 8011496:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 801149a:	4690      	mov	r8, r2
 801149c:	461d      	mov	r5, r3
 801149e:	f7ff fc0d 	bl	8010cbc <_Balloc>
 80114a2:	4604      	mov	r4, r0
 80114a4:	b930      	cbnz	r0, 80114b4 <__d2b+0x24>
 80114a6:	4602      	mov	r2, r0
 80114a8:	f240 310a 	movw	r1, #778	; 0x30a
 80114ac:	4b24      	ldr	r3, [pc, #144]	; (8011540 <__d2b+0xb0>)
 80114ae:	4825      	ldr	r0, [pc, #148]	; (8011544 <__d2b+0xb4>)
 80114b0:	f7fe f9c6 	bl	800f840 <__assert_func>
 80114b4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80114b8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80114bc:	bb2d      	cbnz	r5, 801150a <__d2b+0x7a>
 80114be:	9301      	str	r3, [sp, #4]
 80114c0:	f1b8 0300 	subs.w	r3, r8, #0
 80114c4:	d026      	beq.n	8011514 <__d2b+0x84>
 80114c6:	4668      	mov	r0, sp
 80114c8:	9300      	str	r3, [sp, #0]
 80114ca:	f7ff fd09 	bl	8010ee0 <__lo0bits>
 80114ce:	9900      	ldr	r1, [sp, #0]
 80114d0:	b1f0      	cbz	r0, 8011510 <__d2b+0x80>
 80114d2:	9a01      	ldr	r2, [sp, #4]
 80114d4:	f1c0 0320 	rsb	r3, r0, #32
 80114d8:	fa02 f303 	lsl.w	r3, r2, r3
 80114dc:	430b      	orrs	r3, r1
 80114de:	40c2      	lsrs	r2, r0
 80114e0:	6163      	str	r3, [r4, #20]
 80114e2:	9201      	str	r2, [sp, #4]
 80114e4:	9b01      	ldr	r3, [sp, #4]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	bf14      	ite	ne
 80114ea:	2102      	movne	r1, #2
 80114ec:	2101      	moveq	r1, #1
 80114ee:	61a3      	str	r3, [r4, #24]
 80114f0:	6121      	str	r1, [r4, #16]
 80114f2:	b1c5      	cbz	r5, 8011526 <__d2b+0x96>
 80114f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80114f8:	4405      	add	r5, r0
 80114fa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80114fe:	603d      	str	r5, [r7, #0]
 8011500:	6030      	str	r0, [r6, #0]
 8011502:	4620      	mov	r0, r4
 8011504:	b002      	add	sp, #8
 8011506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801150a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801150e:	e7d6      	b.n	80114be <__d2b+0x2e>
 8011510:	6161      	str	r1, [r4, #20]
 8011512:	e7e7      	b.n	80114e4 <__d2b+0x54>
 8011514:	a801      	add	r0, sp, #4
 8011516:	f7ff fce3 	bl	8010ee0 <__lo0bits>
 801151a:	2101      	movs	r1, #1
 801151c:	9b01      	ldr	r3, [sp, #4]
 801151e:	6121      	str	r1, [r4, #16]
 8011520:	6163      	str	r3, [r4, #20]
 8011522:	3020      	adds	r0, #32
 8011524:	e7e5      	b.n	80114f2 <__d2b+0x62>
 8011526:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 801152a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801152e:	6038      	str	r0, [r7, #0]
 8011530:	6918      	ldr	r0, [r3, #16]
 8011532:	f7ff fcb5 	bl	8010ea0 <__hi0bits>
 8011536:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 801153a:	6031      	str	r1, [r6, #0]
 801153c:	e7e1      	b.n	8011502 <__d2b+0x72>
 801153e:	bf00      	nop
 8011540:	08012950 	.word	0x08012950
 8011544:	080129dc 	.word	0x080129dc

08011548 <__ratio>:
 8011548:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801154c:	4688      	mov	r8, r1
 801154e:	4669      	mov	r1, sp
 8011550:	4681      	mov	r9, r0
 8011552:	f7ff ff49 	bl	80113e8 <__b2d>
 8011556:	460f      	mov	r7, r1
 8011558:	4604      	mov	r4, r0
 801155a:	460d      	mov	r5, r1
 801155c:	4640      	mov	r0, r8
 801155e:	a901      	add	r1, sp, #4
 8011560:	f7ff ff42 	bl	80113e8 <__b2d>
 8011564:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011568:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801156c:	468b      	mov	fp, r1
 801156e:	eba3 0c02 	sub.w	ip, r3, r2
 8011572:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011576:	1a9b      	subs	r3, r3, r2
 8011578:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801157c:	2b00      	cmp	r3, #0
 801157e:	bfd5      	itete	le
 8011580:	460a      	movle	r2, r1
 8011582:	462a      	movgt	r2, r5
 8011584:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011588:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801158c:	bfd8      	it	le
 801158e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011592:	465b      	mov	r3, fp
 8011594:	4602      	mov	r2, r0
 8011596:	4639      	mov	r1, r7
 8011598:	4620      	mov	r0, r4
 801159a:	f7ef f8e9 	bl	8000770 <__aeabi_ddiv>
 801159e:	b003      	add	sp, #12
 80115a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080115a4 <__copybits>:
 80115a4:	3901      	subs	r1, #1
 80115a6:	b570      	push	{r4, r5, r6, lr}
 80115a8:	1149      	asrs	r1, r1, #5
 80115aa:	6914      	ldr	r4, [r2, #16]
 80115ac:	3101      	adds	r1, #1
 80115ae:	f102 0314 	add.w	r3, r2, #20
 80115b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80115b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80115ba:	1f05      	subs	r5, r0, #4
 80115bc:	42a3      	cmp	r3, r4
 80115be:	d30c      	bcc.n	80115da <__copybits+0x36>
 80115c0:	1aa3      	subs	r3, r4, r2
 80115c2:	3b11      	subs	r3, #17
 80115c4:	f023 0303 	bic.w	r3, r3, #3
 80115c8:	3211      	adds	r2, #17
 80115ca:	42a2      	cmp	r2, r4
 80115cc:	bf88      	it	hi
 80115ce:	2300      	movhi	r3, #0
 80115d0:	4418      	add	r0, r3
 80115d2:	2300      	movs	r3, #0
 80115d4:	4288      	cmp	r0, r1
 80115d6:	d305      	bcc.n	80115e4 <__copybits+0x40>
 80115d8:	bd70      	pop	{r4, r5, r6, pc}
 80115da:	f853 6b04 	ldr.w	r6, [r3], #4
 80115de:	f845 6f04 	str.w	r6, [r5, #4]!
 80115e2:	e7eb      	b.n	80115bc <__copybits+0x18>
 80115e4:	f840 3b04 	str.w	r3, [r0], #4
 80115e8:	e7f4      	b.n	80115d4 <__copybits+0x30>

080115ea <__any_on>:
 80115ea:	f100 0214 	add.w	r2, r0, #20
 80115ee:	6900      	ldr	r0, [r0, #16]
 80115f0:	114b      	asrs	r3, r1, #5
 80115f2:	4298      	cmp	r0, r3
 80115f4:	b510      	push	{r4, lr}
 80115f6:	db11      	blt.n	801161c <__any_on+0x32>
 80115f8:	dd0a      	ble.n	8011610 <__any_on+0x26>
 80115fa:	f011 011f 	ands.w	r1, r1, #31
 80115fe:	d007      	beq.n	8011610 <__any_on+0x26>
 8011600:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011604:	fa24 f001 	lsr.w	r0, r4, r1
 8011608:	fa00 f101 	lsl.w	r1, r0, r1
 801160c:	428c      	cmp	r4, r1
 801160e:	d10b      	bne.n	8011628 <__any_on+0x3e>
 8011610:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011614:	4293      	cmp	r3, r2
 8011616:	d803      	bhi.n	8011620 <__any_on+0x36>
 8011618:	2000      	movs	r0, #0
 801161a:	bd10      	pop	{r4, pc}
 801161c:	4603      	mov	r3, r0
 801161e:	e7f7      	b.n	8011610 <__any_on+0x26>
 8011620:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011624:	2900      	cmp	r1, #0
 8011626:	d0f5      	beq.n	8011614 <__any_on+0x2a>
 8011628:	2001      	movs	r0, #1
 801162a:	e7f6      	b.n	801161a <__any_on+0x30>

0801162c <_calloc_r>:
 801162c:	b570      	push	{r4, r5, r6, lr}
 801162e:	fba1 5402 	umull	r5, r4, r1, r2
 8011632:	b934      	cbnz	r4, 8011642 <_calloc_r+0x16>
 8011634:	4629      	mov	r1, r5
 8011636:	f000 f875 	bl	8011724 <_malloc_r>
 801163a:	4606      	mov	r6, r0
 801163c:	b928      	cbnz	r0, 801164a <_calloc_r+0x1e>
 801163e:	4630      	mov	r0, r6
 8011640:	bd70      	pop	{r4, r5, r6, pc}
 8011642:	220c      	movs	r2, #12
 8011644:	2600      	movs	r6, #0
 8011646:	6002      	str	r2, [r0, #0]
 8011648:	e7f9      	b.n	801163e <_calloc_r+0x12>
 801164a:	462a      	mov	r2, r5
 801164c:	4621      	mov	r1, r4
 801164e:	f7fc fdf3 	bl	800e238 <memset>
 8011652:	e7f4      	b.n	801163e <_calloc_r+0x12>

08011654 <_free_r>:
 8011654:	b538      	push	{r3, r4, r5, lr}
 8011656:	4605      	mov	r5, r0
 8011658:	2900      	cmp	r1, #0
 801165a:	d040      	beq.n	80116de <_free_r+0x8a>
 801165c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011660:	1f0c      	subs	r4, r1, #4
 8011662:	2b00      	cmp	r3, #0
 8011664:	bfb8      	it	lt
 8011666:	18e4      	addlt	r4, r4, r3
 8011668:	f000 feba 	bl	80123e0 <__malloc_lock>
 801166c:	4a1c      	ldr	r2, [pc, #112]	; (80116e0 <_free_r+0x8c>)
 801166e:	6813      	ldr	r3, [r2, #0]
 8011670:	b933      	cbnz	r3, 8011680 <_free_r+0x2c>
 8011672:	6063      	str	r3, [r4, #4]
 8011674:	6014      	str	r4, [r2, #0]
 8011676:	4628      	mov	r0, r5
 8011678:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801167c:	f000 beb6 	b.w	80123ec <__malloc_unlock>
 8011680:	42a3      	cmp	r3, r4
 8011682:	d908      	bls.n	8011696 <_free_r+0x42>
 8011684:	6820      	ldr	r0, [r4, #0]
 8011686:	1821      	adds	r1, r4, r0
 8011688:	428b      	cmp	r3, r1
 801168a:	bf01      	itttt	eq
 801168c:	6819      	ldreq	r1, [r3, #0]
 801168e:	685b      	ldreq	r3, [r3, #4]
 8011690:	1809      	addeq	r1, r1, r0
 8011692:	6021      	streq	r1, [r4, #0]
 8011694:	e7ed      	b.n	8011672 <_free_r+0x1e>
 8011696:	461a      	mov	r2, r3
 8011698:	685b      	ldr	r3, [r3, #4]
 801169a:	b10b      	cbz	r3, 80116a0 <_free_r+0x4c>
 801169c:	42a3      	cmp	r3, r4
 801169e:	d9fa      	bls.n	8011696 <_free_r+0x42>
 80116a0:	6811      	ldr	r1, [r2, #0]
 80116a2:	1850      	adds	r0, r2, r1
 80116a4:	42a0      	cmp	r0, r4
 80116a6:	d10b      	bne.n	80116c0 <_free_r+0x6c>
 80116a8:	6820      	ldr	r0, [r4, #0]
 80116aa:	4401      	add	r1, r0
 80116ac:	1850      	adds	r0, r2, r1
 80116ae:	4283      	cmp	r3, r0
 80116b0:	6011      	str	r1, [r2, #0]
 80116b2:	d1e0      	bne.n	8011676 <_free_r+0x22>
 80116b4:	6818      	ldr	r0, [r3, #0]
 80116b6:	685b      	ldr	r3, [r3, #4]
 80116b8:	4401      	add	r1, r0
 80116ba:	6011      	str	r1, [r2, #0]
 80116bc:	6053      	str	r3, [r2, #4]
 80116be:	e7da      	b.n	8011676 <_free_r+0x22>
 80116c0:	d902      	bls.n	80116c8 <_free_r+0x74>
 80116c2:	230c      	movs	r3, #12
 80116c4:	602b      	str	r3, [r5, #0]
 80116c6:	e7d6      	b.n	8011676 <_free_r+0x22>
 80116c8:	6820      	ldr	r0, [r4, #0]
 80116ca:	1821      	adds	r1, r4, r0
 80116cc:	428b      	cmp	r3, r1
 80116ce:	bf01      	itttt	eq
 80116d0:	6819      	ldreq	r1, [r3, #0]
 80116d2:	685b      	ldreq	r3, [r3, #4]
 80116d4:	1809      	addeq	r1, r1, r0
 80116d6:	6021      	streq	r1, [r4, #0]
 80116d8:	6063      	str	r3, [r4, #4]
 80116da:	6054      	str	r4, [r2, #4]
 80116dc:	e7cb      	b.n	8011676 <_free_r+0x22>
 80116de:	bd38      	pop	{r3, r4, r5, pc}
 80116e0:	20001840 	.word	0x20001840

080116e4 <sbrk_aligned>:
 80116e4:	b570      	push	{r4, r5, r6, lr}
 80116e6:	4e0e      	ldr	r6, [pc, #56]	; (8011720 <sbrk_aligned+0x3c>)
 80116e8:	460c      	mov	r4, r1
 80116ea:	6831      	ldr	r1, [r6, #0]
 80116ec:	4605      	mov	r5, r0
 80116ee:	b911      	cbnz	r1, 80116f6 <sbrk_aligned+0x12>
 80116f0:	f000 fb46 	bl	8011d80 <_sbrk_r>
 80116f4:	6030      	str	r0, [r6, #0]
 80116f6:	4621      	mov	r1, r4
 80116f8:	4628      	mov	r0, r5
 80116fa:	f000 fb41 	bl	8011d80 <_sbrk_r>
 80116fe:	1c43      	adds	r3, r0, #1
 8011700:	d00a      	beq.n	8011718 <sbrk_aligned+0x34>
 8011702:	1cc4      	adds	r4, r0, #3
 8011704:	f024 0403 	bic.w	r4, r4, #3
 8011708:	42a0      	cmp	r0, r4
 801170a:	d007      	beq.n	801171c <sbrk_aligned+0x38>
 801170c:	1a21      	subs	r1, r4, r0
 801170e:	4628      	mov	r0, r5
 8011710:	f000 fb36 	bl	8011d80 <_sbrk_r>
 8011714:	3001      	adds	r0, #1
 8011716:	d101      	bne.n	801171c <sbrk_aligned+0x38>
 8011718:	f04f 34ff 	mov.w	r4, #4294967295
 801171c:	4620      	mov	r0, r4
 801171e:	bd70      	pop	{r4, r5, r6, pc}
 8011720:	20001844 	.word	0x20001844

08011724 <_malloc_r>:
 8011724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011728:	1ccd      	adds	r5, r1, #3
 801172a:	f025 0503 	bic.w	r5, r5, #3
 801172e:	3508      	adds	r5, #8
 8011730:	2d0c      	cmp	r5, #12
 8011732:	bf38      	it	cc
 8011734:	250c      	movcc	r5, #12
 8011736:	2d00      	cmp	r5, #0
 8011738:	4607      	mov	r7, r0
 801173a:	db01      	blt.n	8011740 <_malloc_r+0x1c>
 801173c:	42a9      	cmp	r1, r5
 801173e:	d905      	bls.n	801174c <_malloc_r+0x28>
 8011740:	230c      	movs	r3, #12
 8011742:	2600      	movs	r6, #0
 8011744:	603b      	str	r3, [r7, #0]
 8011746:	4630      	mov	r0, r6
 8011748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801174c:	4e2e      	ldr	r6, [pc, #184]	; (8011808 <_malloc_r+0xe4>)
 801174e:	f000 fe47 	bl	80123e0 <__malloc_lock>
 8011752:	6833      	ldr	r3, [r6, #0]
 8011754:	461c      	mov	r4, r3
 8011756:	bb34      	cbnz	r4, 80117a6 <_malloc_r+0x82>
 8011758:	4629      	mov	r1, r5
 801175a:	4638      	mov	r0, r7
 801175c:	f7ff ffc2 	bl	80116e4 <sbrk_aligned>
 8011760:	1c43      	adds	r3, r0, #1
 8011762:	4604      	mov	r4, r0
 8011764:	d14d      	bne.n	8011802 <_malloc_r+0xde>
 8011766:	6834      	ldr	r4, [r6, #0]
 8011768:	4626      	mov	r6, r4
 801176a:	2e00      	cmp	r6, #0
 801176c:	d140      	bne.n	80117f0 <_malloc_r+0xcc>
 801176e:	6823      	ldr	r3, [r4, #0]
 8011770:	4631      	mov	r1, r6
 8011772:	4638      	mov	r0, r7
 8011774:	eb04 0803 	add.w	r8, r4, r3
 8011778:	f000 fb02 	bl	8011d80 <_sbrk_r>
 801177c:	4580      	cmp	r8, r0
 801177e:	d13a      	bne.n	80117f6 <_malloc_r+0xd2>
 8011780:	6821      	ldr	r1, [r4, #0]
 8011782:	3503      	adds	r5, #3
 8011784:	1a6d      	subs	r5, r5, r1
 8011786:	f025 0503 	bic.w	r5, r5, #3
 801178a:	3508      	adds	r5, #8
 801178c:	2d0c      	cmp	r5, #12
 801178e:	bf38      	it	cc
 8011790:	250c      	movcc	r5, #12
 8011792:	4638      	mov	r0, r7
 8011794:	4629      	mov	r1, r5
 8011796:	f7ff ffa5 	bl	80116e4 <sbrk_aligned>
 801179a:	3001      	adds	r0, #1
 801179c:	d02b      	beq.n	80117f6 <_malloc_r+0xd2>
 801179e:	6823      	ldr	r3, [r4, #0]
 80117a0:	442b      	add	r3, r5
 80117a2:	6023      	str	r3, [r4, #0]
 80117a4:	e00e      	b.n	80117c4 <_malloc_r+0xa0>
 80117a6:	6822      	ldr	r2, [r4, #0]
 80117a8:	1b52      	subs	r2, r2, r5
 80117aa:	d41e      	bmi.n	80117ea <_malloc_r+0xc6>
 80117ac:	2a0b      	cmp	r2, #11
 80117ae:	d916      	bls.n	80117de <_malloc_r+0xba>
 80117b0:	1961      	adds	r1, r4, r5
 80117b2:	42a3      	cmp	r3, r4
 80117b4:	6025      	str	r5, [r4, #0]
 80117b6:	bf18      	it	ne
 80117b8:	6059      	strne	r1, [r3, #4]
 80117ba:	6863      	ldr	r3, [r4, #4]
 80117bc:	bf08      	it	eq
 80117be:	6031      	streq	r1, [r6, #0]
 80117c0:	5162      	str	r2, [r4, r5]
 80117c2:	604b      	str	r3, [r1, #4]
 80117c4:	4638      	mov	r0, r7
 80117c6:	f104 060b 	add.w	r6, r4, #11
 80117ca:	f000 fe0f 	bl	80123ec <__malloc_unlock>
 80117ce:	f026 0607 	bic.w	r6, r6, #7
 80117d2:	1d23      	adds	r3, r4, #4
 80117d4:	1af2      	subs	r2, r6, r3
 80117d6:	d0b6      	beq.n	8011746 <_malloc_r+0x22>
 80117d8:	1b9b      	subs	r3, r3, r6
 80117da:	50a3      	str	r3, [r4, r2]
 80117dc:	e7b3      	b.n	8011746 <_malloc_r+0x22>
 80117de:	6862      	ldr	r2, [r4, #4]
 80117e0:	42a3      	cmp	r3, r4
 80117e2:	bf0c      	ite	eq
 80117e4:	6032      	streq	r2, [r6, #0]
 80117e6:	605a      	strne	r2, [r3, #4]
 80117e8:	e7ec      	b.n	80117c4 <_malloc_r+0xa0>
 80117ea:	4623      	mov	r3, r4
 80117ec:	6864      	ldr	r4, [r4, #4]
 80117ee:	e7b2      	b.n	8011756 <_malloc_r+0x32>
 80117f0:	4634      	mov	r4, r6
 80117f2:	6876      	ldr	r6, [r6, #4]
 80117f4:	e7b9      	b.n	801176a <_malloc_r+0x46>
 80117f6:	230c      	movs	r3, #12
 80117f8:	4638      	mov	r0, r7
 80117fa:	603b      	str	r3, [r7, #0]
 80117fc:	f000 fdf6 	bl	80123ec <__malloc_unlock>
 8011800:	e7a1      	b.n	8011746 <_malloc_r+0x22>
 8011802:	6025      	str	r5, [r4, #0]
 8011804:	e7de      	b.n	80117c4 <_malloc_r+0xa0>
 8011806:	bf00      	nop
 8011808:	20001840 	.word	0x20001840

0801180c <__ssputs_r>:
 801180c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011810:	688e      	ldr	r6, [r1, #8]
 8011812:	4682      	mov	sl, r0
 8011814:	429e      	cmp	r6, r3
 8011816:	460c      	mov	r4, r1
 8011818:	4690      	mov	r8, r2
 801181a:	461f      	mov	r7, r3
 801181c:	d838      	bhi.n	8011890 <__ssputs_r+0x84>
 801181e:	898a      	ldrh	r2, [r1, #12]
 8011820:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011824:	d032      	beq.n	801188c <__ssputs_r+0x80>
 8011826:	6825      	ldr	r5, [r4, #0]
 8011828:	6909      	ldr	r1, [r1, #16]
 801182a:	3301      	adds	r3, #1
 801182c:	eba5 0901 	sub.w	r9, r5, r1
 8011830:	6965      	ldr	r5, [r4, #20]
 8011832:	444b      	add	r3, r9
 8011834:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011838:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801183c:	106d      	asrs	r5, r5, #1
 801183e:	429d      	cmp	r5, r3
 8011840:	bf38      	it	cc
 8011842:	461d      	movcc	r5, r3
 8011844:	0553      	lsls	r3, r2, #21
 8011846:	d531      	bpl.n	80118ac <__ssputs_r+0xa0>
 8011848:	4629      	mov	r1, r5
 801184a:	f7ff ff6b 	bl	8011724 <_malloc_r>
 801184e:	4606      	mov	r6, r0
 8011850:	b950      	cbnz	r0, 8011868 <__ssputs_r+0x5c>
 8011852:	230c      	movs	r3, #12
 8011854:	f04f 30ff 	mov.w	r0, #4294967295
 8011858:	f8ca 3000 	str.w	r3, [sl]
 801185c:	89a3      	ldrh	r3, [r4, #12]
 801185e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011862:	81a3      	strh	r3, [r4, #12]
 8011864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011868:	464a      	mov	r2, r9
 801186a:	6921      	ldr	r1, [r4, #16]
 801186c:	f7fc fcd6 	bl	800e21c <memcpy>
 8011870:	89a3      	ldrh	r3, [r4, #12]
 8011872:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801187a:	81a3      	strh	r3, [r4, #12]
 801187c:	6126      	str	r6, [r4, #16]
 801187e:	444e      	add	r6, r9
 8011880:	6026      	str	r6, [r4, #0]
 8011882:	463e      	mov	r6, r7
 8011884:	6165      	str	r5, [r4, #20]
 8011886:	eba5 0509 	sub.w	r5, r5, r9
 801188a:	60a5      	str	r5, [r4, #8]
 801188c:	42be      	cmp	r6, r7
 801188e:	d900      	bls.n	8011892 <__ssputs_r+0x86>
 8011890:	463e      	mov	r6, r7
 8011892:	4632      	mov	r2, r6
 8011894:	4641      	mov	r1, r8
 8011896:	6820      	ldr	r0, [r4, #0]
 8011898:	f000 fd88 	bl	80123ac <memmove>
 801189c:	68a3      	ldr	r3, [r4, #8]
 801189e:	2000      	movs	r0, #0
 80118a0:	1b9b      	subs	r3, r3, r6
 80118a2:	60a3      	str	r3, [r4, #8]
 80118a4:	6823      	ldr	r3, [r4, #0]
 80118a6:	4433      	add	r3, r6
 80118a8:	6023      	str	r3, [r4, #0]
 80118aa:	e7db      	b.n	8011864 <__ssputs_r+0x58>
 80118ac:	462a      	mov	r2, r5
 80118ae:	f000 fda3 	bl	80123f8 <_realloc_r>
 80118b2:	4606      	mov	r6, r0
 80118b4:	2800      	cmp	r0, #0
 80118b6:	d1e1      	bne.n	801187c <__ssputs_r+0x70>
 80118b8:	4650      	mov	r0, sl
 80118ba:	6921      	ldr	r1, [r4, #16]
 80118bc:	f7ff feca 	bl	8011654 <_free_r>
 80118c0:	e7c7      	b.n	8011852 <__ssputs_r+0x46>
	...

080118c4 <_svfiprintf_r>:
 80118c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118c8:	4698      	mov	r8, r3
 80118ca:	898b      	ldrh	r3, [r1, #12]
 80118cc:	4607      	mov	r7, r0
 80118ce:	061b      	lsls	r3, r3, #24
 80118d0:	460d      	mov	r5, r1
 80118d2:	4614      	mov	r4, r2
 80118d4:	b09d      	sub	sp, #116	; 0x74
 80118d6:	d50e      	bpl.n	80118f6 <_svfiprintf_r+0x32>
 80118d8:	690b      	ldr	r3, [r1, #16]
 80118da:	b963      	cbnz	r3, 80118f6 <_svfiprintf_r+0x32>
 80118dc:	2140      	movs	r1, #64	; 0x40
 80118de:	f7ff ff21 	bl	8011724 <_malloc_r>
 80118e2:	6028      	str	r0, [r5, #0]
 80118e4:	6128      	str	r0, [r5, #16]
 80118e6:	b920      	cbnz	r0, 80118f2 <_svfiprintf_r+0x2e>
 80118e8:	230c      	movs	r3, #12
 80118ea:	603b      	str	r3, [r7, #0]
 80118ec:	f04f 30ff 	mov.w	r0, #4294967295
 80118f0:	e0d1      	b.n	8011a96 <_svfiprintf_r+0x1d2>
 80118f2:	2340      	movs	r3, #64	; 0x40
 80118f4:	616b      	str	r3, [r5, #20]
 80118f6:	2300      	movs	r3, #0
 80118f8:	9309      	str	r3, [sp, #36]	; 0x24
 80118fa:	2320      	movs	r3, #32
 80118fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011900:	2330      	movs	r3, #48	; 0x30
 8011902:	f04f 0901 	mov.w	r9, #1
 8011906:	f8cd 800c 	str.w	r8, [sp, #12]
 801190a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011ab0 <_svfiprintf_r+0x1ec>
 801190e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011912:	4623      	mov	r3, r4
 8011914:	469a      	mov	sl, r3
 8011916:	f813 2b01 	ldrb.w	r2, [r3], #1
 801191a:	b10a      	cbz	r2, 8011920 <_svfiprintf_r+0x5c>
 801191c:	2a25      	cmp	r2, #37	; 0x25
 801191e:	d1f9      	bne.n	8011914 <_svfiprintf_r+0x50>
 8011920:	ebba 0b04 	subs.w	fp, sl, r4
 8011924:	d00b      	beq.n	801193e <_svfiprintf_r+0x7a>
 8011926:	465b      	mov	r3, fp
 8011928:	4622      	mov	r2, r4
 801192a:	4629      	mov	r1, r5
 801192c:	4638      	mov	r0, r7
 801192e:	f7ff ff6d 	bl	801180c <__ssputs_r>
 8011932:	3001      	adds	r0, #1
 8011934:	f000 80aa 	beq.w	8011a8c <_svfiprintf_r+0x1c8>
 8011938:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801193a:	445a      	add	r2, fp
 801193c:	9209      	str	r2, [sp, #36]	; 0x24
 801193e:	f89a 3000 	ldrb.w	r3, [sl]
 8011942:	2b00      	cmp	r3, #0
 8011944:	f000 80a2 	beq.w	8011a8c <_svfiprintf_r+0x1c8>
 8011948:	2300      	movs	r3, #0
 801194a:	f04f 32ff 	mov.w	r2, #4294967295
 801194e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011952:	f10a 0a01 	add.w	sl, sl, #1
 8011956:	9304      	str	r3, [sp, #16]
 8011958:	9307      	str	r3, [sp, #28]
 801195a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801195e:	931a      	str	r3, [sp, #104]	; 0x68
 8011960:	4654      	mov	r4, sl
 8011962:	2205      	movs	r2, #5
 8011964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011968:	4851      	ldr	r0, [pc, #324]	; (8011ab0 <_svfiprintf_r+0x1ec>)
 801196a:	f7ff f999 	bl	8010ca0 <memchr>
 801196e:	9a04      	ldr	r2, [sp, #16]
 8011970:	b9d8      	cbnz	r0, 80119aa <_svfiprintf_r+0xe6>
 8011972:	06d0      	lsls	r0, r2, #27
 8011974:	bf44      	itt	mi
 8011976:	2320      	movmi	r3, #32
 8011978:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801197c:	0711      	lsls	r1, r2, #28
 801197e:	bf44      	itt	mi
 8011980:	232b      	movmi	r3, #43	; 0x2b
 8011982:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011986:	f89a 3000 	ldrb.w	r3, [sl]
 801198a:	2b2a      	cmp	r3, #42	; 0x2a
 801198c:	d015      	beq.n	80119ba <_svfiprintf_r+0xf6>
 801198e:	4654      	mov	r4, sl
 8011990:	2000      	movs	r0, #0
 8011992:	f04f 0c0a 	mov.w	ip, #10
 8011996:	9a07      	ldr	r2, [sp, #28]
 8011998:	4621      	mov	r1, r4
 801199a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801199e:	3b30      	subs	r3, #48	; 0x30
 80119a0:	2b09      	cmp	r3, #9
 80119a2:	d94e      	bls.n	8011a42 <_svfiprintf_r+0x17e>
 80119a4:	b1b0      	cbz	r0, 80119d4 <_svfiprintf_r+0x110>
 80119a6:	9207      	str	r2, [sp, #28]
 80119a8:	e014      	b.n	80119d4 <_svfiprintf_r+0x110>
 80119aa:	eba0 0308 	sub.w	r3, r0, r8
 80119ae:	fa09 f303 	lsl.w	r3, r9, r3
 80119b2:	4313      	orrs	r3, r2
 80119b4:	46a2      	mov	sl, r4
 80119b6:	9304      	str	r3, [sp, #16]
 80119b8:	e7d2      	b.n	8011960 <_svfiprintf_r+0x9c>
 80119ba:	9b03      	ldr	r3, [sp, #12]
 80119bc:	1d19      	adds	r1, r3, #4
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	9103      	str	r1, [sp, #12]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	bfbb      	ittet	lt
 80119c6:	425b      	neglt	r3, r3
 80119c8:	f042 0202 	orrlt.w	r2, r2, #2
 80119cc:	9307      	strge	r3, [sp, #28]
 80119ce:	9307      	strlt	r3, [sp, #28]
 80119d0:	bfb8      	it	lt
 80119d2:	9204      	strlt	r2, [sp, #16]
 80119d4:	7823      	ldrb	r3, [r4, #0]
 80119d6:	2b2e      	cmp	r3, #46	; 0x2e
 80119d8:	d10c      	bne.n	80119f4 <_svfiprintf_r+0x130>
 80119da:	7863      	ldrb	r3, [r4, #1]
 80119dc:	2b2a      	cmp	r3, #42	; 0x2a
 80119de:	d135      	bne.n	8011a4c <_svfiprintf_r+0x188>
 80119e0:	9b03      	ldr	r3, [sp, #12]
 80119e2:	3402      	adds	r4, #2
 80119e4:	1d1a      	adds	r2, r3, #4
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	9203      	str	r2, [sp, #12]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	bfb8      	it	lt
 80119ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80119f2:	9305      	str	r3, [sp, #20]
 80119f4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8011ab4 <_svfiprintf_r+0x1f0>
 80119f8:	2203      	movs	r2, #3
 80119fa:	4650      	mov	r0, sl
 80119fc:	7821      	ldrb	r1, [r4, #0]
 80119fe:	f7ff f94f 	bl	8010ca0 <memchr>
 8011a02:	b140      	cbz	r0, 8011a16 <_svfiprintf_r+0x152>
 8011a04:	2340      	movs	r3, #64	; 0x40
 8011a06:	eba0 000a 	sub.w	r0, r0, sl
 8011a0a:	fa03 f000 	lsl.w	r0, r3, r0
 8011a0e:	9b04      	ldr	r3, [sp, #16]
 8011a10:	3401      	adds	r4, #1
 8011a12:	4303      	orrs	r3, r0
 8011a14:	9304      	str	r3, [sp, #16]
 8011a16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a1a:	2206      	movs	r2, #6
 8011a1c:	4826      	ldr	r0, [pc, #152]	; (8011ab8 <_svfiprintf_r+0x1f4>)
 8011a1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011a22:	f7ff f93d 	bl	8010ca0 <memchr>
 8011a26:	2800      	cmp	r0, #0
 8011a28:	d038      	beq.n	8011a9c <_svfiprintf_r+0x1d8>
 8011a2a:	4b24      	ldr	r3, [pc, #144]	; (8011abc <_svfiprintf_r+0x1f8>)
 8011a2c:	bb1b      	cbnz	r3, 8011a76 <_svfiprintf_r+0x1b2>
 8011a2e:	9b03      	ldr	r3, [sp, #12]
 8011a30:	3307      	adds	r3, #7
 8011a32:	f023 0307 	bic.w	r3, r3, #7
 8011a36:	3308      	adds	r3, #8
 8011a38:	9303      	str	r3, [sp, #12]
 8011a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a3c:	4433      	add	r3, r6
 8011a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8011a40:	e767      	b.n	8011912 <_svfiprintf_r+0x4e>
 8011a42:	460c      	mov	r4, r1
 8011a44:	2001      	movs	r0, #1
 8011a46:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a4a:	e7a5      	b.n	8011998 <_svfiprintf_r+0xd4>
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	f04f 0c0a 	mov.w	ip, #10
 8011a52:	4619      	mov	r1, r3
 8011a54:	3401      	adds	r4, #1
 8011a56:	9305      	str	r3, [sp, #20]
 8011a58:	4620      	mov	r0, r4
 8011a5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a5e:	3a30      	subs	r2, #48	; 0x30
 8011a60:	2a09      	cmp	r2, #9
 8011a62:	d903      	bls.n	8011a6c <_svfiprintf_r+0x1a8>
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d0c5      	beq.n	80119f4 <_svfiprintf_r+0x130>
 8011a68:	9105      	str	r1, [sp, #20]
 8011a6a:	e7c3      	b.n	80119f4 <_svfiprintf_r+0x130>
 8011a6c:	4604      	mov	r4, r0
 8011a6e:	2301      	movs	r3, #1
 8011a70:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a74:	e7f0      	b.n	8011a58 <_svfiprintf_r+0x194>
 8011a76:	ab03      	add	r3, sp, #12
 8011a78:	9300      	str	r3, [sp, #0]
 8011a7a:	462a      	mov	r2, r5
 8011a7c:	4638      	mov	r0, r7
 8011a7e:	4b10      	ldr	r3, [pc, #64]	; (8011ac0 <_svfiprintf_r+0x1fc>)
 8011a80:	a904      	add	r1, sp, #16
 8011a82:	f7fc fc7f 	bl	800e384 <_printf_float>
 8011a86:	1c42      	adds	r2, r0, #1
 8011a88:	4606      	mov	r6, r0
 8011a8a:	d1d6      	bne.n	8011a3a <_svfiprintf_r+0x176>
 8011a8c:	89ab      	ldrh	r3, [r5, #12]
 8011a8e:	065b      	lsls	r3, r3, #25
 8011a90:	f53f af2c 	bmi.w	80118ec <_svfiprintf_r+0x28>
 8011a94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a96:	b01d      	add	sp, #116	; 0x74
 8011a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a9c:	ab03      	add	r3, sp, #12
 8011a9e:	9300      	str	r3, [sp, #0]
 8011aa0:	462a      	mov	r2, r5
 8011aa2:	4638      	mov	r0, r7
 8011aa4:	4b06      	ldr	r3, [pc, #24]	; (8011ac0 <_svfiprintf_r+0x1fc>)
 8011aa6:	a904      	add	r1, sp, #16
 8011aa8:	f7fc ff08 	bl	800e8bc <_printf_i>
 8011aac:	e7eb      	b.n	8011a86 <_svfiprintf_r+0x1c2>
 8011aae:	bf00      	nop
 8011ab0:	08012b34 	.word	0x08012b34
 8011ab4:	08012b3a 	.word	0x08012b3a
 8011ab8:	08012b3e 	.word	0x08012b3e
 8011abc:	0800e385 	.word	0x0800e385
 8011ac0:	0801180d 	.word	0x0801180d

08011ac4 <__sfputc_r>:
 8011ac4:	6893      	ldr	r3, [r2, #8]
 8011ac6:	b410      	push	{r4}
 8011ac8:	3b01      	subs	r3, #1
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	6093      	str	r3, [r2, #8]
 8011ace:	da07      	bge.n	8011ae0 <__sfputc_r+0x1c>
 8011ad0:	6994      	ldr	r4, [r2, #24]
 8011ad2:	42a3      	cmp	r3, r4
 8011ad4:	db01      	blt.n	8011ada <__sfputc_r+0x16>
 8011ad6:	290a      	cmp	r1, #10
 8011ad8:	d102      	bne.n	8011ae0 <__sfputc_r+0x1c>
 8011ada:	bc10      	pop	{r4}
 8011adc:	f000 b974 	b.w	8011dc8 <__swbuf_r>
 8011ae0:	6813      	ldr	r3, [r2, #0]
 8011ae2:	1c58      	adds	r0, r3, #1
 8011ae4:	6010      	str	r0, [r2, #0]
 8011ae6:	7019      	strb	r1, [r3, #0]
 8011ae8:	4608      	mov	r0, r1
 8011aea:	bc10      	pop	{r4}
 8011aec:	4770      	bx	lr

08011aee <__sfputs_r>:
 8011aee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011af0:	4606      	mov	r6, r0
 8011af2:	460f      	mov	r7, r1
 8011af4:	4614      	mov	r4, r2
 8011af6:	18d5      	adds	r5, r2, r3
 8011af8:	42ac      	cmp	r4, r5
 8011afa:	d101      	bne.n	8011b00 <__sfputs_r+0x12>
 8011afc:	2000      	movs	r0, #0
 8011afe:	e007      	b.n	8011b10 <__sfputs_r+0x22>
 8011b00:	463a      	mov	r2, r7
 8011b02:	4630      	mov	r0, r6
 8011b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b08:	f7ff ffdc 	bl	8011ac4 <__sfputc_r>
 8011b0c:	1c43      	adds	r3, r0, #1
 8011b0e:	d1f3      	bne.n	8011af8 <__sfputs_r+0xa>
 8011b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011b14 <_vfiprintf_r>:
 8011b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b18:	460d      	mov	r5, r1
 8011b1a:	4614      	mov	r4, r2
 8011b1c:	4698      	mov	r8, r3
 8011b1e:	4606      	mov	r6, r0
 8011b20:	b09d      	sub	sp, #116	; 0x74
 8011b22:	b118      	cbz	r0, 8011b2c <_vfiprintf_r+0x18>
 8011b24:	6983      	ldr	r3, [r0, #24]
 8011b26:	b90b      	cbnz	r3, 8011b2c <_vfiprintf_r+0x18>
 8011b28:	f000 fb3a 	bl	80121a0 <__sinit>
 8011b2c:	4b89      	ldr	r3, [pc, #548]	; (8011d54 <_vfiprintf_r+0x240>)
 8011b2e:	429d      	cmp	r5, r3
 8011b30:	d11b      	bne.n	8011b6a <_vfiprintf_r+0x56>
 8011b32:	6875      	ldr	r5, [r6, #4]
 8011b34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b36:	07d9      	lsls	r1, r3, #31
 8011b38:	d405      	bmi.n	8011b46 <_vfiprintf_r+0x32>
 8011b3a:	89ab      	ldrh	r3, [r5, #12]
 8011b3c:	059a      	lsls	r2, r3, #22
 8011b3e:	d402      	bmi.n	8011b46 <_vfiprintf_r+0x32>
 8011b40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b42:	f000 fbcb 	bl	80122dc <__retarget_lock_acquire_recursive>
 8011b46:	89ab      	ldrh	r3, [r5, #12]
 8011b48:	071b      	lsls	r3, r3, #28
 8011b4a:	d501      	bpl.n	8011b50 <_vfiprintf_r+0x3c>
 8011b4c:	692b      	ldr	r3, [r5, #16]
 8011b4e:	b9eb      	cbnz	r3, 8011b8c <_vfiprintf_r+0x78>
 8011b50:	4629      	mov	r1, r5
 8011b52:	4630      	mov	r0, r6
 8011b54:	f000 f998 	bl	8011e88 <__swsetup_r>
 8011b58:	b1c0      	cbz	r0, 8011b8c <_vfiprintf_r+0x78>
 8011b5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b5c:	07dc      	lsls	r4, r3, #31
 8011b5e:	d50e      	bpl.n	8011b7e <_vfiprintf_r+0x6a>
 8011b60:	f04f 30ff 	mov.w	r0, #4294967295
 8011b64:	b01d      	add	sp, #116	; 0x74
 8011b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b6a:	4b7b      	ldr	r3, [pc, #492]	; (8011d58 <_vfiprintf_r+0x244>)
 8011b6c:	429d      	cmp	r5, r3
 8011b6e:	d101      	bne.n	8011b74 <_vfiprintf_r+0x60>
 8011b70:	68b5      	ldr	r5, [r6, #8]
 8011b72:	e7df      	b.n	8011b34 <_vfiprintf_r+0x20>
 8011b74:	4b79      	ldr	r3, [pc, #484]	; (8011d5c <_vfiprintf_r+0x248>)
 8011b76:	429d      	cmp	r5, r3
 8011b78:	bf08      	it	eq
 8011b7a:	68f5      	ldreq	r5, [r6, #12]
 8011b7c:	e7da      	b.n	8011b34 <_vfiprintf_r+0x20>
 8011b7e:	89ab      	ldrh	r3, [r5, #12]
 8011b80:	0598      	lsls	r0, r3, #22
 8011b82:	d4ed      	bmi.n	8011b60 <_vfiprintf_r+0x4c>
 8011b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b86:	f000 fbaa 	bl	80122de <__retarget_lock_release_recursive>
 8011b8a:	e7e9      	b.n	8011b60 <_vfiprintf_r+0x4c>
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8011b90:	2320      	movs	r3, #32
 8011b92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b96:	2330      	movs	r3, #48	; 0x30
 8011b98:	f04f 0901 	mov.w	r9, #1
 8011b9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ba0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8011d60 <_vfiprintf_r+0x24c>
 8011ba4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011ba8:	4623      	mov	r3, r4
 8011baa:	469a      	mov	sl, r3
 8011bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bb0:	b10a      	cbz	r2, 8011bb6 <_vfiprintf_r+0xa2>
 8011bb2:	2a25      	cmp	r2, #37	; 0x25
 8011bb4:	d1f9      	bne.n	8011baa <_vfiprintf_r+0x96>
 8011bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8011bba:	d00b      	beq.n	8011bd4 <_vfiprintf_r+0xc0>
 8011bbc:	465b      	mov	r3, fp
 8011bbe:	4622      	mov	r2, r4
 8011bc0:	4629      	mov	r1, r5
 8011bc2:	4630      	mov	r0, r6
 8011bc4:	f7ff ff93 	bl	8011aee <__sfputs_r>
 8011bc8:	3001      	adds	r0, #1
 8011bca:	f000 80aa 	beq.w	8011d22 <_vfiprintf_r+0x20e>
 8011bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bd0:	445a      	add	r2, fp
 8011bd2:	9209      	str	r2, [sp, #36]	; 0x24
 8011bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	f000 80a2 	beq.w	8011d22 <_vfiprintf_r+0x20e>
 8011bde:	2300      	movs	r3, #0
 8011be0:	f04f 32ff 	mov.w	r2, #4294967295
 8011be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011be8:	f10a 0a01 	add.w	sl, sl, #1
 8011bec:	9304      	str	r3, [sp, #16]
 8011bee:	9307      	str	r3, [sp, #28]
 8011bf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bf4:	931a      	str	r3, [sp, #104]	; 0x68
 8011bf6:	4654      	mov	r4, sl
 8011bf8:	2205      	movs	r2, #5
 8011bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bfe:	4858      	ldr	r0, [pc, #352]	; (8011d60 <_vfiprintf_r+0x24c>)
 8011c00:	f7ff f84e 	bl	8010ca0 <memchr>
 8011c04:	9a04      	ldr	r2, [sp, #16]
 8011c06:	b9d8      	cbnz	r0, 8011c40 <_vfiprintf_r+0x12c>
 8011c08:	06d1      	lsls	r1, r2, #27
 8011c0a:	bf44      	itt	mi
 8011c0c:	2320      	movmi	r3, #32
 8011c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c12:	0713      	lsls	r3, r2, #28
 8011c14:	bf44      	itt	mi
 8011c16:	232b      	movmi	r3, #43	; 0x2b
 8011c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8011c20:	2b2a      	cmp	r3, #42	; 0x2a
 8011c22:	d015      	beq.n	8011c50 <_vfiprintf_r+0x13c>
 8011c24:	4654      	mov	r4, sl
 8011c26:	2000      	movs	r0, #0
 8011c28:	f04f 0c0a 	mov.w	ip, #10
 8011c2c:	9a07      	ldr	r2, [sp, #28]
 8011c2e:	4621      	mov	r1, r4
 8011c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c34:	3b30      	subs	r3, #48	; 0x30
 8011c36:	2b09      	cmp	r3, #9
 8011c38:	d94e      	bls.n	8011cd8 <_vfiprintf_r+0x1c4>
 8011c3a:	b1b0      	cbz	r0, 8011c6a <_vfiprintf_r+0x156>
 8011c3c:	9207      	str	r2, [sp, #28]
 8011c3e:	e014      	b.n	8011c6a <_vfiprintf_r+0x156>
 8011c40:	eba0 0308 	sub.w	r3, r0, r8
 8011c44:	fa09 f303 	lsl.w	r3, r9, r3
 8011c48:	4313      	orrs	r3, r2
 8011c4a:	46a2      	mov	sl, r4
 8011c4c:	9304      	str	r3, [sp, #16]
 8011c4e:	e7d2      	b.n	8011bf6 <_vfiprintf_r+0xe2>
 8011c50:	9b03      	ldr	r3, [sp, #12]
 8011c52:	1d19      	adds	r1, r3, #4
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	9103      	str	r1, [sp, #12]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	bfbb      	ittet	lt
 8011c5c:	425b      	neglt	r3, r3
 8011c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8011c62:	9307      	strge	r3, [sp, #28]
 8011c64:	9307      	strlt	r3, [sp, #28]
 8011c66:	bfb8      	it	lt
 8011c68:	9204      	strlt	r2, [sp, #16]
 8011c6a:	7823      	ldrb	r3, [r4, #0]
 8011c6c:	2b2e      	cmp	r3, #46	; 0x2e
 8011c6e:	d10c      	bne.n	8011c8a <_vfiprintf_r+0x176>
 8011c70:	7863      	ldrb	r3, [r4, #1]
 8011c72:	2b2a      	cmp	r3, #42	; 0x2a
 8011c74:	d135      	bne.n	8011ce2 <_vfiprintf_r+0x1ce>
 8011c76:	9b03      	ldr	r3, [sp, #12]
 8011c78:	3402      	adds	r4, #2
 8011c7a:	1d1a      	adds	r2, r3, #4
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	9203      	str	r2, [sp, #12]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	bfb8      	it	lt
 8011c84:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c88:	9305      	str	r3, [sp, #20]
 8011c8a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8011d64 <_vfiprintf_r+0x250>
 8011c8e:	2203      	movs	r2, #3
 8011c90:	4650      	mov	r0, sl
 8011c92:	7821      	ldrb	r1, [r4, #0]
 8011c94:	f7ff f804 	bl	8010ca0 <memchr>
 8011c98:	b140      	cbz	r0, 8011cac <_vfiprintf_r+0x198>
 8011c9a:	2340      	movs	r3, #64	; 0x40
 8011c9c:	eba0 000a 	sub.w	r0, r0, sl
 8011ca0:	fa03 f000 	lsl.w	r0, r3, r0
 8011ca4:	9b04      	ldr	r3, [sp, #16]
 8011ca6:	3401      	adds	r4, #1
 8011ca8:	4303      	orrs	r3, r0
 8011caa:	9304      	str	r3, [sp, #16]
 8011cac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cb0:	2206      	movs	r2, #6
 8011cb2:	482d      	ldr	r0, [pc, #180]	; (8011d68 <_vfiprintf_r+0x254>)
 8011cb4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011cb8:	f7fe fff2 	bl	8010ca0 <memchr>
 8011cbc:	2800      	cmp	r0, #0
 8011cbe:	d03f      	beq.n	8011d40 <_vfiprintf_r+0x22c>
 8011cc0:	4b2a      	ldr	r3, [pc, #168]	; (8011d6c <_vfiprintf_r+0x258>)
 8011cc2:	bb1b      	cbnz	r3, 8011d0c <_vfiprintf_r+0x1f8>
 8011cc4:	9b03      	ldr	r3, [sp, #12]
 8011cc6:	3307      	adds	r3, #7
 8011cc8:	f023 0307 	bic.w	r3, r3, #7
 8011ccc:	3308      	adds	r3, #8
 8011cce:	9303      	str	r3, [sp, #12]
 8011cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cd2:	443b      	add	r3, r7
 8011cd4:	9309      	str	r3, [sp, #36]	; 0x24
 8011cd6:	e767      	b.n	8011ba8 <_vfiprintf_r+0x94>
 8011cd8:	460c      	mov	r4, r1
 8011cda:	2001      	movs	r0, #1
 8011cdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ce0:	e7a5      	b.n	8011c2e <_vfiprintf_r+0x11a>
 8011ce2:	2300      	movs	r3, #0
 8011ce4:	f04f 0c0a 	mov.w	ip, #10
 8011ce8:	4619      	mov	r1, r3
 8011cea:	3401      	adds	r4, #1
 8011cec:	9305      	str	r3, [sp, #20]
 8011cee:	4620      	mov	r0, r4
 8011cf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cf4:	3a30      	subs	r2, #48	; 0x30
 8011cf6:	2a09      	cmp	r2, #9
 8011cf8:	d903      	bls.n	8011d02 <_vfiprintf_r+0x1ee>
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d0c5      	beq.n	8011c8a <_vfiprintf_r+0x176>
 8011cfe:	9105      	str	r1, [sp, #20]
 8011d00:	e7c3      	b.n	8011c8a <_vfiprintf_r+0x176>
 8011d02:	4604      	mov	r4, r0
 8011d04:	2301      	movs	r3, #1
 8011d06:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d0a:	e7f0      	b.n	8011cee <_vfiprintf_r+0x1da>
 8011d0c:	ab03      	add	r3, sp, #12
 8011d0e:	9300      	str	r3, [sp, #0]
 8011d10:	462a      	mov	r2, r5
 8011d12:	4630      	mov	r0, r6
 8011d14:	4b16      	ldr	r3, [pc, #88]	; (8011d70 <_vfiprintf_r+0x25c>)
 8011d16:	a904      	add	r1, sp, #16
 8011d18:	f7fc fb34 	bl	800e384 <_printf_float>
 8011d1c:	4607      	mov	r7, r0
 8011d1e:	1c78      	adds	r0, r7, #1
 8011d20:	d1d6      	bne.n	8011cd0 <_vfiprintf_r+0x1bc>
 8011d22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011d24:	07d9      	lsls	r1, r3, #31
 8011d26:	d405      	bmi.n	8011d34 <_vfiprintf_r+0x220>
 8011d28:	89ab      	ldrh	r3, [r5, #12]
 8011d2a:	059a      	lsls	r2, r3, #22
 8011d2c:	d402      	bmi.n	8011d34 <_vfiprintf_r+0x220>
 8011d2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011d30:	f000 fad5 	bl	80122de <__retarget_lock_release_recursive>
 8011d34:	89ab      	ldrh	r3, [r5, #12]
 8011d36:	065b      	lsls	r3, r3, #25
 8011d38:	f53f af12 	bmi.w	8011b60 <_vfiprintf_r+0x4c>
 8011d3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d3e:	e711      	b.n	8011b64 <_vfiprintf_r+0x50>
 8011d40:	ab03      	add	r3, sp, #12
 8011d42:	9300      	str	r3, [sp, #0]
 8011d44:	462a      	mov	r2, r5
 8011d46:	4630      	mov	r0, r6
 8011d48:	4b09      	ldr	r3, [pc, #36]	; (8011d70 <_vfiprintf_r+0x25c>)
 8011d4a:	a904      	add	r1, sp, #16
 8011d4c:	f7fc fdb6 	bl	800e8bc <_printf_i>
 8011d50:	e7e4      	b.n	8011d1c <_vfiprintf_r+0x208>
 8011d52:	bf00      	nop
 8011d54:	08012c68 	.word	0x08012c68
 8011d58:	08012c88 	.word	0x08012c88
 8011d5c:	08012c48 	.word	0x08012c48
 8011d60:	08012b34 	.word	0x08012b34
 8011d64:	08012b3a 	.word	0x08012b3a
 8011d68:	08012b3e 	.word	0x08012b3e
 8011d6c:	0800e385 	.word	0x0800e385
 8011d70:	08011aef 	.word	0x08011aef

08011d74 <nan>:
 8011d74:	2000      	movs	r0, #0
 8011d76:	4901      	ldr	r1, [pc, #4]	; (8011d7c <nan+0x8>)
 8011d78:	4770      	bx	lr
 8011d7a:	bf00      	nop
 8011d7c:	7ff80000 	.word	0x7ff80000

08011d80 <_sbrk_r>:
 8011d80:	b538      	push	{r3, r4, r5, lr}
 8011d82:	2300      	movs	r3, #0
 8011d84:	4d05      	ldr	r5, [pc, #20]	; (8011d9c <_sbrk_r+0x1c>)
 8011d86:	4604      	mov	r4, r0
 8011d88:	4608      	mov	r0, r1
 8011d8a:	602b      	str	r3, [r5, #0]
 8011d8c:	f7f1 fef0 	bl	8003b70 <_sbrk>
 8011d90:	1c43      	adds	r3, r0, #1
 8011d92:	d102      	bne.n	8011d9a <_sbrk_r+0x1a>
 8011d94:	682b      	ldr	r3, [r5, #0]
 8011d96:	b103      	cbz	r3, 8011d9a <_sbrk_r+0x1a>
 8011d98:	6023      	str	r3, [r4, #0]
 8011d9a:	bd38      	pop	{r3, r4, r5, pc}
 8011d9c:	2000184c 	.word	0x2000184c

08011da0 <strncmp>:
 8011da0:	4603      	mov	r3, r0
 8011da2:	b510      	push	{r4, lr}
 8011da4:	b172      	cbz	r2, 8011dc4 <strncmp+0x24>
 8011da6:	3901      	subs	r1, #1
 8011da8:	1884      	adds	r4, r0, r2
 8011daa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011dae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011db2:	4290      	cmp	r0, r2
 8011db4:	d101      	bne.n	8011dba <strncmp+0x1a>
 8011db6:	42a3      	cmp	r3, r4
 8011db8:	d101      	bne.n	8011dbe <strncmp+0x1e>
 8011dba:	1a80      	subs	r0, r0, r2
 8011dbc:	bd10      	pop	{r4, pc}
 8011dbe:	2800      	cmp	r0, #0
 8011dc0:	d1f3      	bne.n	8011daa <strncmp+0xa>
 8011dc2:	e7fa      	b.n	8011dba <strncmp+0x1a>
 8011dc4:	4610      	mov	r0, r2
 8011dc6:	e7f9      	b.n	8011dbc <strncmp+0x1c>

08011dc8 <__swbuf_r>:
 8011dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dca:	460e      	mov	r6, r1
 8011dcc:	4614      	mov	r4, r2
 8011dce:	4605      	mov	r5, r0
 8011dd0:	b118      	cbz	r0, 8011dda <__swbuf_r+0x12>
 8011dd2:	6983      	ldr	r3, [r0, #24]
 8011dd4:	b90b      	cbnz	r3, 8011dda <__swbuf_r+0x12>
 8011dd6:	f000 f9e3 	bl	80121a0 <__sinit>
 8011dda:	4b21      	ldr	r3, [pc, #132]	; (8011e60 <__swbuf_r+0x98>)
 8011ddc:	429c      	cmp	r4, r3
 8011dde:	d12b      	bne.n	8011e38 <__swbuf_r+0x70>
 8011de0:	686c      	ldr	r4, [r5, #4]
 8011de2:	69a3      	ldr	r3, [r4, #24]
 8011de4:	60a3      	str	r3, [r4, #8]
 8011de6:	89a3      	ldrh	r3, [r4, #12]
 8011de8:	071a      	lsls	r2, r3, #28
 8011dea:	d52f      	bpl.n	8011e4c <__swbuf_r+0x84>
 8011dec:	6923      	ldr	r3, [r4, #16]
 8011dee:	b36b      	cbz	r3, 8011e4c <__swbuf_r+0x84>
 8011df0:	6923      	ldr	r3, [r4, #16]
 8011df2:	6820      	ldr	r0, [r4, #0]
 8011df4:	b2f6      	uxtb	r6, r6
 8011df6:	1ac0      	subs	r0, r0, r3
 8011df8:	6963      	ldr	r3, [r4, #20]
 8011dfa:	4637      	mov	r7, r6
 8011dfc:	4283      	cmp	r3, r0
 8011dfe:	dc04      	bgt.n	8011e0a <__swbuf_r+0x42>
 8011e00:	4621      	mov	r1, r4
 8011e02:	4628      	mov	r0, r5
 8011e04:	f000 f938 	bl	8012078 <_fflush_r>
 8011e08:	bb30      	cbnz	r0, 8011e58 <__swbuf_r+0x90>
 8011e0a:	68a3      	ldr	r3, [r4, #8]
 8011e0c:	3001      	adds	r0, #1
 8011e0e:	3b01      	subs	r3, #1
 8011e10:	60a3      	str	r3, [r4, #8]
 8011e12:	6823      	ldr	r3, [r4, #0]
 8011e14:	1c5a      	adds	r2, r3, #1
 8011e16:	6022      	str	r2, [r4, #0]
 8011e18:	701e      	strb	r6, [r3, #0]
 8011e1a:	6963      	ldr	r3, [r4, #20]
 8011e1c:	4283      	cmp	r3, r0
 8011e1e:	d004      	beq.n	8011e2a <__swbuf_r+0x62>
 8011e20:	89a3      	ldrh	r3, [r4, #12]
 8011e22:	07db      	lsls	r3, r3, #31
 8011e24:	d506      	bpl.n	8011e34 <__swbuf_r+0x6c>
 8011e26:	2e0a      	cmp	r6, #10
 8011e28:	d104      	bne.n	8011e34 <__swbuf_r+0x6c>
 8011e2a:	4621      	mov	r1, r4
 8011e2c:	4628      	mov	r0, r5
 8011e2e:	f000 f923 	bl	8012078 <_fflush_r>
 8011e32:	b988      	cbnz	r0, 8011e58 <__swbuf_r+0x90>
 8011e34:	4638      	mov	r0, r7
 8011e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e38:	4b0a      	ldr	r3, [pc, #40]	; (8011e64 <__swbuf_r+0x9c>)
 8011e3a:	429c      	cmp	r4, r3
 8011e3c:	d101      	bne.n	8011e42 <__swbuf_r+0x7a>
 8011e3e:	68ac      	ldr	r4, [r5, #8]
 8011e40:	e7cf      	b.n	8011de2 <__swbuf_r+0x1a>
 8011e42:	4b09      	ldr	r3, [pc, #36]	; (8011e68 <__swbuf_r+0xa0>)
 8011e44:	429c      	cmp	r4, r3
 8011e46:	bf08      	it	eq
 8011e48:	68ec      	ldreq	r4, [r5, #12]
 8011e4a:	e7ca      	b.n	8011de2 <__swbuf_r+0x1a>
 8011e4c:	4621      	mov	r1, r4
 8011e4e:	4628      	mov	r0, r5
 8011e50:	f000 f81a 	bl	8011e88 <__swsetup_r>
 8011e54:	2800      	cmp	r0, #0
 8011e56:	d0cb      	beq.n	8011df0 <__swbuf_r+0x28>
 8011e58:	f04f 37ff 	mov.w	r7, #4294967295
 8011e5c:	e7ea      	b.n	8011e34 <__swbuf_r+0x6c>
 8011e5e:	bf00      	nop
 8011e60:	08012c68 	.word	0x08012c68
 8011e64:	08012c88 	.word	0x08012c88
 8011e68:	08012c48 	.word	0x08012c48

08011e6c <__ascii_wctomb>:
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	4608      	mov	r0, r1
 8011e70:	b141      	cbz	r1, 8011e84 <__ascii_wctomb+0x18>
 8011e72:	2aff      	cmp	r2, #255	; 0xff
 8011e74:	d904      	bls.n	8011e80 <__ascii_wctomb+0x14>
 8011e76:	228a      	movs	r2, #138	; 0x8a
 8011e78:	f04f 30ff 	mov.w	r0, #4294967295
 8011e7c:	601a      	str	r2, [r3, #0]
 8011e7e:	4770      	bx	lr
 8011e80:	2001      	movs	r0, #1
 8011e82:	700a      	strb	r2, [r1, #0]
 8011e84:	4770      	bx	lr
	...

08011e88 <__swsetup_r>:
 8011e88:	4b32      	ldr	r3, [pc, #200]	; (8011f54 <__swsetup_r+0xcc>)
 8011e8a:	b570      	push	{r4, r5, r6, lr}
 8011e8c:	681d      	ldr	r5, [r3, #0]
 8011e8e:	4606      	mov	r6, r0
 8011e90:	460c      	mov	r4, r1
 8011e92:	b125      	cbz	r5, 8011e9e <__swsetup_r+0x16>
 8011e94:	69ab      	ldr	r3, [r5, #24]
 8011e96:	b913      	cbnz	r3, 8011e9e <__swsetup_r+0x16>
 8011e98:	4628      	mov	r0, r5
 8011e9a:	f000 f981 	bl	80121a0 <__sinit>
 8011e9e:	4b2e      	ldr	r3, [pc, #184]	; (8011f58 <__swsetup_r+0xd0>)
 8011ea0:	429c      	cmp	r4, r3
 8011ea2:	d10f      	bne.n	8011ec4 <__swsetup_r+0x3c>
 8011ea4:	686c      	ldr	r4, [r5, #4]
 8011ea6:	89a3      	ldrh	r3, [r4, #12]
 8011ea8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011eac:	0719      	lsls	r1, r3, #28
 8011eae:	d42c      	bmi.n	8011f0a <__swsetup_r+0x82>
 8011eb0:	06dd      	lsls	r5, r3, #27
 8011eb2:	d411      	bmi.n	8011ed8 <__swsetup_r+0x50>
 8011eb4:	2309      	movs	r3, #9
 8011eb6:	6033      	str	r3, [r6, #0]
 8011eb8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ec0:	81a3      	strh	r3, [r4, #12]
 8011ec2:	e03e      	b.n	8011f42 <__swsetup_r+0xba>
 8011ec4:	4b25      	ldr	r3, [pc, #148]	; (8011f5c <__swsetup_r+0xd4>)
 8011ec6:	429c      	cmp	r4, r3
 8011ec8:	d101      	bne.n	8011ece <__swsetup_r+0x46>
 8011eca:	68ac      	ldr	r4, [r5, #8]
 8011ecc:	e7eb      	b.n	8011ea6 <__swsetup_r+0x1e>
 8011ece:	4b24      	ldr	r3, [pc, #144]	; (8011f60 <__swsetup_r+0xd8>)
 8011ed0:	429c      	cmp	r4, r3
 8011ed2:	bf08      	it	eq
 8011ed4:	68ec      	ldreq	r4, [r5, #12]
 8011ed6:	e7e6      	b.n	8011ea6 <__swsetup_r+0x1e>
 8011ed8:	0758      	lsls	r0, r3, #29
 8011eda:	d512      	bpl.n	8011f02 <__swsetup_r+0x7a>
 8011edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ede:	b141      	cbz	r1, 8011ef2 <__swsetup_r+0x6a>
 8011ee0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011ee4:	4299      	cmp	r1, r3
 8011ee6:	d002      	beq.n	8011eee <__swsetup_r+0x66>
 8011ee8:	4630      	mov	r0, r6
 8011eea:	f7ff fbb3 	bl	8011654 <_free_r>
 8011eee:	2300      	movs	r3, #0
 8011ef0:	6363      	str	r3, [r4, #52]	; 0x34
 8011ef2:	89a3      	ldrh	r3, [r4, #12]
 8011ef4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011ef8:	81a3      	strh	r3, [r4, #12]
 8011efa:	2300      	movs	r3, #0
 8011efc:	6063      	str	r3, [r4, #4]
 8011efe:	6923      	ldr	r3, [r4, #16]
 8011f00:	6023      	str	r3, [r4, #0]
 8011f02:	89a3      	ldrh	r3, [r4, #12]
 8011f04:	f043 0308 	orr.w	r3, r3, #8
 8011f08:	81a3      	strh	r3, [r4, #12]
 8011f0a:	6923      	ldr	r3, [r4, #16]
 8011f0c:	b94b      	cbnz	r3, 8011f22 <__swsetup_r+0x9a>
 8011f0e:	89a3      	ldrh	r3, [r4, #12]
 8011f10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011f18:	d003      	beq.n	8011f22 <__swsetup_r+0x9a>
 8011f1a:	4621      	mov	r1, r4
 8011f1c:	4630      	mov	r0, r6
 8011f1e:	f000 fa05 	bl	801232c <__smakebuf_r>
 8011f22:	89a0      	ldrh	r0, [r4, #12]
 8011f24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011f28:	f010 0301 	ands.w	r3, r0, #1
 8011f2c:	d00a      	beq.n	8011f44 <__swsetup_r+0xbc>
 8011f2e:	2300      	movs	r3, #0
 8011f30:	60a3      	str	r3, [r4, #8]
 8011f32:	6963      	ldr	r3, [r4, #20]
 8011f34:	425b      	negs	r3, r3
 8011f36:	61a3      	str	r3, [r4, #24]
 8011f38:	6923      	ldr	r3, [r4, #16]
 8011f3a:	b943      	cbnz	r3, 8011f4e <__swsetup_r+0xc6>
 8011f3c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011f40:	d1ba      	bne.n	8011eb8 <__swsetup_r+0x30>
 8011f42:	bd70      	pop	{r4, r5, r6, pc}
 8011f44:	0781      	lsls	r1, r0, #30
 8011f46:	bf58      	it	pl
 8011f48:	6963      	ldrpl	r3, [r4, #20]
 8011f4a:	60a3      	str	r3, [r4, #8]
 8011f4c:	e7f4      	b.n	8011f38 <__swsetup_r+0xb0>
 8011f4e:	2000      	movs	r0, #0
 8011f50:	e7f7      	b.n	8011f42 <__swsetup_r+0xba>
 8011f52:	bf00      	nop
 8011f54:	20000814 	.word	0x20000814
 8011f58:	08012c68 	.word	0x08012c68
 8011f5c:	08012c88 	.word	0x08012c88
 8011f60:	08012c48 	.word	0x08012c48

08011f64 <abort>:
 8011f64:	2006      	movs	r0, #6
 8011f66:	b508      	push	{r3, lr}
 8011f68:	f000 fa9e 	bl	80124a8 <raise>
 8011f6c:	2001      	movs	r0, #1
 8011f6e:	f7f1 fd8c 	bl	8003a8a <_exit>
	...

08011f74 <__sflush_r>:
 8011f74:	898a      	ldrh	r2, [r1, #12]
 8011f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f78:	4605      	mov	r5, r0
 8011f7a:	0710      	lsls	r0, r2, #28
 8011f7c:	460c      	mov	r4, r1
 8011f7e:	d457      	bmi.n	8012030 <__sflush_r+0xbc>
 8011f80:	684b      	ldr	r3, [r1, #4]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	dc04      	bgt.n	8011f90 <__sflush_r+0x1c>
 8011f86:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	dc01      	bgt.n	8011f90 <__sflush_r+0x1c>
 8011f8c:	2000      	movs	r0, #0
 8011f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011f92:	2e00      	cmp	r6, #0
 8011f94:	d0fa      	beq.n	8011f8c <__sflush_r+0x18>
 8011f96:	2300      	movs	r3, #0
 8011f98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011f9c:	682f      	ldr	r7, [r5, #0]
 8011f9e:	602b      	str	r3, [r5, #0]
 8011fa0:	d032      	beq.n	8012008 <__sflush_r+0x94>
 8011fa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011fa4:	89a3      	ldrh	r3, [r4, #12]
 8011fa6:	075a      	lsls	r2, r3, #29
 8011fa8:	d505      	bpl.n	8011fb6 <__sflush_r+0x42>
 8011faa:	6863      	ldr	r3, [r4, #4]
 8011fac:	1ac0      	subs	r0, r0, r3
 8011fae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011fb0:	b10b      	cbz	r3, 8011fb6 <__sflush_r+0x42>
 8011fb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011fb4:	1ac0      	subs	r0, r0, r3
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	4602      	mov	r2, r0
 8011fba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011fbc:	4628      	mov	r0, r5
 8011fbe:	6a21      	ldr	r1, [r4, #32]
 8011fc0:	47b0      	blx	r6
 8011fc2:	1c43      	adds	r3, r0, #1
 8011fc4:	89a3      	ldrh	r3, [r4, #12]
 8011fc6:	d106      	bne.n	8011fd6 <__sflush_r+0x62>
 8011fc8:	6829      	ldr	r1, [r5, #0]
 8011fca:	291d      	cmp	r1, #29
 8011fcc:	d82c      	bhi.n	8012028 <__sflush_r+0xb4>
 8011fce:	4a29      	ldr	r2, [pc, #164]	; (8012074 <__sflush_r+0x100>)
 8011fd0:	40ca      	lsrs	r2, r1
 8011fd2:	07d6      	lsls	r6, r2, #31
 8011fd4:	d528      	bpl.n	8012028 <__sflush_r+0xb4>
 8011fd6:	2200      	movs	r2, #0
 8011fd8:	6062      	str	r2, [r4, #4]
 8011fda:	6922      	ldr	r2, [r4, #16]
 8011fdc:	04d9      	lsls	r1, r3, #19
 8011fde:	6022      	str	r2, [r4, #0]
 8011fe0:	d504      	bpl.n	8011fec <__sflush_r+0x78>
 8011fe2:	1c42      	adds	r2, r0, #1
 8011fe4:	d101      	bne.n	8011fea <__sflush_r+0x76>
 8011fe6:	682b      	ldr	r3, [r5, #0]
 8011fe8:	b903      	cbnz	r3, 8011fec <__sflush_r+0x78>
 8011fea:	6560      	str	r0, [r4, #84]	; 0x54
 8011fec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011fee:	602f      	str	r7, [r5, #0]
 8011ff0:	2900      	cmp	r1, #0
 8011ff2:	d0cb      	beq.n	8011f8c <__sflush_r+0x18>
 8011ff4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011ff8:	4299      	cmp	r1, r3
 8011ffa:	d002      	beq.n	8012002 <__sflush_r+0x8e>
 8011ffc:	4628      	mov	r0, r5
 8011ffe:	f7ff fb29 	bl	8011654 <_free_r>
 8012002:	2000      	movs	r0, #0
 8012004:	6360      	str	r0, [r4, #52]	; 0x34
 8012006:	e7c2      	b.n	8011f8e <__sflush_r+0x1a>
 8012008:	6a21      	ldr	r1, [r4, #32]
 801200a:	2301      	movs	r3, #1
 801200c:	4628      	mov	r0, r5
 801200e:	47b0      	blx	r6
 8012010:	1c41      	adds	r1, r0, #1
 8012012:	d1c7      	bne.n	8011fa4 <__sflush_r+0x30>
 8012014:	682b      	ldr	r3, [r5, #0]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d0c4      	beq.n	8011fa4 <__sflush_r+0x30>
 801201a:	2b1d      	cmp	r3, #29
 801201c:	d001      	beq.n	8012022 <__sflush_r+0xae>
 801201e:	2b16      	cmp	r3, #22
 8012020:	d101      	bne.n	8012026 <__sflush_r+0xb2>
 8012022:	602f      	str	r7, [r5, #0]
 8012024:	e7b2      	b.n	8011f8c <__sflush_r+0x18>
 8012026:	89a3      	ldrh	r3, [r4, #12]
 8012028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801202c:	81a3      	strh	r3, [r4, #12]
 801202e:	e7ae      	b.n	8011f8e <__sflush_r+0x1a>
 8012030:	690f      	ldr	r7, [r1, #16]
 8012032:	2f00      	cmp	r7, #0
 8012034:	d0aa      	beq.n	8011f8c <__sflush_r+0x18>
 8012036:	0793      	lsls	r3, r2, #30
 8012038:	bf18      	it	ne
 801203a:	2300      	movne	r3, #0
 801203c:	680e      	ldr	r6, [r1, #0]
 801203e:	bf08      	it	eq
 8012040:	694b      	ldreq	r3, [r1, #20]
 8012042:	1bf6      	subs	r6, r6, r7
 8012044:	600f      	str	r7, [r1, #0]
 8012046:	608b      	str	r3, [r1, #8]
 8012048:	2e00      	cmp	r6, #0
 801204a:	dd9f      	ble.n	8011f8c <__sflush_r+0x18>
 801204c:	4633      	mov	r3, r6
 801204e:	463a      	mov	r2, r7
 8012050:	4628      	mov	r0, r5
 8012052:	6a21      	ldr	r1, [r4, #32]
 8012054:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8012058:	47e0      	blx	ip
 801205a:	2800      	cmp	r0, #0
 801205c:	dc06      	bgt.n	801206c <__sflush_r+0xf8>
 801205e:	89a3      	ldrh	r3, [r4, #12]
 8012060:	f04f 30ff 	mov.w	r0, #4294967295
 8012064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012068:	81a3      	strh	r3, [r4, #12]
 801206a:	e790      	b.n	8011f8e <__sflush_r+0x1a>
 801206c:	4407      	add	r7, r0
 801206e:	1a36      	subs	r6, r6, r0
 8012070:	e7ea      	b.n	8012048 <__sflush_r+0xd4>
 8012072:	bf00      	nop
 8012074:	20400001 	.word	0x20400001

08012078 <_fflush_r>:
 8012078:	b538      	push	{r3, r4, r5, lr}
 801207a:	690b      	ldr	r3, [r1, #16]
 801207c:	4605      	mov	r5, r0
 801207e:	460c      	mov	r4, r1
 8012080:	b913      	cbnz	r3, 8012088 <_fflush_r+0x10>
 8012082:	2500      	movs	r5, #0
 8012084:	4628      	mov	r0, r5
 8012086:	bd38      	pop	{r3, r4, r5, pc}
 8012088:	b118      	cbz	r0, 8012092 <_fflush_r+0x1a>
 801208a:	6983      	ldr	r3, [r0, #24]
 801208c:	b90b      	cbnz	r3, 8012092 <_fflush_r+0x1a>
 801208e:	f000 f887 	bl	80121a0 <__sinit>
 8012092:	4b14      	ldr	r3, [pc, #80]	; (80120e4 <_fflush_r+0x6c>)
 8012094:	429c      	cmp	r4, r3
 8012096:	d11b      	bne.n	80120d0 <_fflush_r+0x58>
 8012098:	686c      	ldr	r4, [r5, #4]
 801209a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d0ef      	beq.n	8012082 <_fflush_r+0xa>
 80120a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80120a4:	07d0      	lsls	r0, r2, #31
 80120a6:	d404      	bmi.n	80120b2 <_fflush_r+0x3a>
 80120a8:	0599      	lsls	r1, r3, #22
 80120aa:	d402      	bmi.n	80120b2 <_fflush_r+0x3a>
 80120ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80120ae:	f000 f915 	bl	80122dc <__retarget_lock_acquire_recursive>
 80120b2:	4628      	mov	r0, r5
 80120b4:	4621      	mov	r1, r4
 80120b6:	f7ff ff5d 	bl	8011f74 <__sflush_r>
 80120ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80120bc:	4605      	mov	r5, r0
 80120be:	07da      	lsls	r2, r3, #31
 80120c0:	d4e0      	bmi.n	8012084 <_fflush_r+0xc>
 80120c2:	89a3      	ldrh	r3, [r4, #12]
 80120c4:	059b      	lsls	r3, r3, #22
 80120c6:	d4dd      	bmi.n	8012084 <_fflush_r+0xc>
 80120c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80120ca:	f000 f908 	bl	80122de <__retarget_lock_release_recursive>
 80120ce:	e7d9      	b.n	8012084 <_fflush_r+0xc>
 80120d0:	4b05      	ldr	r3, [pc, #20]	; (80120e8 <_fflush_r+0x70>)
 80120d2:	429c      	cmp	r4, r3
 80120d4:	d101      	bne.n	80120da <_fflush_r+0x62>
 80120d6:	68ac      	ldr	r4, [r5, #8]
 80120d8:	e7df      	b.n	801209a <_fflush_r+0x22>
 80120da:	4b04      	ldr	r3, [pc, #16]	; (80120ec <_fflush_r+0x74>)
 80120dc:	429c      	cmp	r4, r3
 80120de:	bf08      	it	eq
 80120e0:	68ec      	ldreq	r4, [r5, #12]
 80120e2:	e7da      	b.n	801209a <_fflush_r+0x22>
 80120e4:	08012c68 	.word	0x08012c68
 80120e8:	08012c88 	.word	0x08012c88
 80120ec:	08012c48 	.word	0x08012c48

080120f0 <std>:
 80120f0:	2300      	movs	r3, #0
 80120f2:	b510      	push	{r4, lr}
 80120f4:	4604      	mov	r4, r0
 80120f6:	e9c0 3300 	strd	r3, r3, [r0]
 80120fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80120fe:	6083      	str	r3, [r0, #8]
 8012100:	8181      	strh	r1, [r0, #12]
 8012102:	6643      	str	r3, [r0, #100]	; 0x64
 8012104:	81c2      	strh	r2, [r0, #14]
 8012106:	6183      	str	r3, [r0, #24]
 8012108:	4619      	mov	r1, r3
 801210a:	2208      	movs	r2, #8
 801210c:	305c      	adds	r0, #92	; 0x5c
 801210e:	f7fc f893 	bl	800e238 <memset>
 8012112:	4b05      	ldr	r3, [pc, #20]	; (8012128 <std+0x38>)
 8012114:	6224      	str	r4, [r4, #32]
 8012116:	6263      	str	r3, [r4, #36]	; 0x24
 8012118:	4b04      	ldr	r3, [pc, #16]	; (801212c <std+0x3c>)
 801211a:	62a3      	str	r3, [r4, #40]	; 0x28
 801211c:	4b04      	ldr	r3, [pc, #16]	; (8012130 <std+0x40>)
 801211e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012120:	4b04      	ldr	r3, [pc, #16]	; (8012134 <std+0x44>)
 8012122:	6323      	str	r3, [r4, #48]	; 0x30
 8012124:	bd10      	pop	{r4, pc}
 8012126:	bf00      	nop
 8012128:	080124e1 	.word	0x080124e1
 801212c:	08012503 	.word	0x08012503
 8012130:	0801253b 	.word	0x0801253b
 8012134:	0801255f 	.word	0x0801255f

08012138 <_cleanup_r>:
 8012138:	4901      	ldr	r1, [pc, #4]	; (8012140 <_cleanup_r+0x8>)
 801213a:	f000 b8af 	b.w	801229c <_fwalk_reent>
 801213e:	bf00      	nop
 8012140:	08012079 	.word	0x08012079

08012144 <__sfmoreglue>:
 8012144:	2268      	movs	r2, #104	; 0x68
 8012146:	b570      	push	{r4, r5, r6, lr}
 8012148:	1e4d      	subs	r5, r1, #1
 801214a:	4355      	muls	r5, r2
 801214c:	460e      	mov	r6, r1
 801214e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012152:	f7ff fae7 	bl	8011724 <_malloc_r>
 8012156:	4604      	mov	r4, r0
 8012158:	b140      	cbz	r0, 801216c <__sfmoreglue+0x28>
 801215a:	2100      	movs	r1, #0
 801215c:	e9c0 1600 	strd	r1, r6, [r0]
 8012160:	300c      	adds	r0, #12
 8012162:	60a0      	str	r0, [r4, #8]
 8012164:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012168:	f7fc f866 	bl	800e238 <memset>
 801216c:	4620      	mov	r0, r4
 801216e:	bd70      	pop	{r4, r5, r6, pc}

08012170 <__sfp_lock_acquire>:
 8012170:	4801      	ldr	r0, [pc, #4]	; (8012178 <__sfp_lock_acquire+0x8>)
 8012172:	f000 b8b3 	b.w	80122dc <__retarget_lock_acquire_recursive>
 8012176:	bf00      	nop
 8012178:	20001849 	.word	0x20001849

0801217c <__sfp_lock_release>:
 801217c:	4801      	ldr	r0, [pc, #4]	; (8012184 <__sfp_lock_release+0x8>)
 801217e:	f000 b8ae 	b.w	80122de <__retarget_lock_release_recursive>
 8012182:	bf00      	nop
 8012184:	20001849 	.word	0x20001849

08012188 <__sinit_lock_acquire>:
 8012188:	4801      	ldr	r0, [pc, #4]	; (8012190 <__sinit_lock_acquire+0x8>)
 801218a:	f000 b8a7 	b.w	80122dc <__retarget_lock_acquire_recursive>
 801218e:	bf00      	nop
 8012190:	2000184a 	.word	0x2000184a

08012194 <__sinit_lock_release>:
 8012194:	4801      	ldr	r0, [pc, #4]	; (801219c <__sinit_lock_release+0x8>)
 8012196:	f000 b8a2 	b.w	80122de <__retarget_lock_release_recursive>
 801219a:	bf00      	nop
 801219c:	2000184a 	.word	0x2000184a

080121a0 <__sinit>:
 80121a0:	b510      	push	{r4, lr}
 80121a2:	4604      	mov	r4, r0
 80121a4:	f7ff fff0 	bl	8012188 <__sinit_lock_acquire>
 80121a8:	69a3      	ldr	r3, [r4, #24]
 80121aa:	b11b      	cbz	r3, 80121b4 <__sinit+0x14>
 80121ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80121b0:	f7ff bff0 	b.w	8012194 <__sinit_lock_release>
 80121b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80121b8:	6523      	str	r3, [r4, #80]	; 0x50
 80121ba:	4b13      	ldr	r3, [pc, #76]	; (8012208 <__sinit+0x68>)
 80121bc:	4a13      	ldr	r2, [pc, #76]	; (801220c <__sinit+0x6c>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80121c2:	42a3      	cmp	r3, r4
 80121c4:	bf08      	it	eq
 80121c6:	2301      	moveq	r3, #1
 80121c8:	4620      	mov	r0, r4
 80121ca:	bf08      	it	eq
 80121cc:	61a3      	streq	r3, [r4, #24]
 80121ce:	f000 f81f 	bl	8012210 <__sfp>
 80121d2:	6060      	str	r0, [r4, #4]
 80121d4:	4620      	mov	r0, r4
 80121d6:	f000 f81b 	bl	8012210 <__sfp>
 80121da:	60a0      	str	r0, [r4, #8]
 80121dc:	4620      	mov	r0, r4
 80121de:	f000 f817 	bl	8012210 <__sfp>
 80121e2:	2200      	movs	r2, #0
 80121e4:	2104      	movs	r1, #4
 80121e6:	60e0      	str	r0, [r4, #12]
 80121e8:	6860      	ldr	r0, [r4, #4]
 80121ea:	f7ff ff81 	bl	80120f0 <std>
 80121ee:	2201      	movs	r2, #1
 80121f0:	2109      	movs	r1, #9
 80121f2:	68a0      	ldr	r0, [r4, #8]
 80121f4:	f7ff ff7c 	bl	80120f0 <std>
 80121f8:	2202      	movs	r2, #2
 80121fa:	2112      	movs	r1, #18
 80121fc:	68e0      	ldr	r0, [r4, #12]
 80121fe:	f7ff ff77 	bl	80120f0 <std>
 8012202:	2301      	movs	r3, #1
 8012204:	61a3      	str	r3, [r4, #24]
 8012206:	e7d1      	b.n	80121ac <__sinit+0xc>
 8012208:	080127ac 	.word	0x080127ac
 801220c:	08012139 	.word	0x08012139

08012210 <__sfp>:
 8012210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012212:	4607      	mov	r7, r0
 8012214:	f7ff ffac 	bl	8012170 <__sfp_lock_acquire>
 8012218:	4b1e      	ldr	r3, [pc, #120]	; (8012294 <__sfp+0x84>)
 801221a:	681e      	ldr	r6, [r3, #0]
 801221c:	69b3      	ldr	r3, [r6, #24]
 801221e:	b913      	cbnz	r3, 8012226 <__sfp+0x16>
 8012220:	4630      	mov	r0, r6
 8012222:	f7ff ffbd 	bl	80121a0 <__sinit>
 8012226:	3648      	adds	r6, #72	; 0x48
 8012228:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801222c:	3b01      	subs	r3, #1
 801222e:	d503      	bpl.n	8012238 <__sfp+0x28>
 8012230:	6833      	ldr	r3, [r6, #0]
 8012232:	b30b      	cbz	r3, 8012278 <__sfp+0x68>
 8012234:	6836      	ldr	r6, [r6, #0]
 8012236:	e7f7      	b.n	8012228 <__sfp+0x18>
 8012238:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801223c:	b9d5      	cbnz	r5, 8012274 <__sfp+0x64>
 801223e:	4b16      	ldr	r3, [pc, #88]	; (8012298 <__sfp+0x88>)
 8012240:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012244:	60e3      	str	r3, [r4, #12]
 8012246:	6665      	str	r5, [r4, #100]	; 0x64
 8012248:	f000 f847 	bl	80122da <__retarget_lock_init_recursive>
 801224c:	f7ff ff96 	bl	801217c <__sfp_lock_release>
 8012250:	2208      	movs	r2, #8
 8012252:	4629      	mov	r1, r5
 8012254:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012258:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801225c:	6025      	str	r5, [r4, #0]
 801225e:	61a5      	str	r5, [r4, #24]
 8012260:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012264:	f7fb ffe8 	bl	800e238 <memset>
 8012268:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801226c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012270:	4620      	mov	r0, r4
 8012272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012274:	3468      	adds	r4, #104	; 0x68
 8012276:	e7d9      	b.n	801222c <__sfp+0x1c>
 8012278:	2104      	movs	r1, #4
 801227a:	4638      	mov	r0, r7
 801227c:	f7ff ff62 	bl	8012144 <__sfmoreglue>
 8012280:	4604      	mov	r4, r0
 8012282:	6030      	str	r0, [r6, #0]
 8012284:	2800      	cmp	r0, #0
 8012286:	d1d5      	bne.n	8012234 <__sfp+0x24>
 8012288:	f7ff ff78 	bl	801217c <__sfp_lock_release>
 801228c:	230c      	movs	r3, #12
 801228e:	603b      	str	r3, [r7, #0]
 8012290:	e7ee      	b.n	8012270 <__sfp+0x60>
 8012292:	bf00      	nop
 8012294:	080127ac 	.word	0x080127ac
 8012298:	ffff0001 	.word	0xffff0001

0801229c <_fwalk_reent>:
 801229c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80122a0:	4606      	mov	r6, r0
 80122a2:	4688      	mov	r8, r1
 80122a4:	2700      	movs	r7, #0
 80122a6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80122aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80122ae:	f1b9 0901 	subs.w	r9, r9, #1
 80122b2:	d505      	bpl.n	80122c0 <_fwalk_reent+0x24>
 80122b4:	6824      	ldr	r4, [r4, #0]
 80122b6:	2c00      	cmp	r4, #0
 80122b8:	d1f7      	bne.n	80122aa <_fwalk_reent+0xe>
 80122ba:	4638      	mov	r0, r7
 80122bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122c0:	89ab      	ldrh	r3, [r5, #12]
 80122c2:	2b01      	cmp	r3, #1
 80122c4:	d907      	bls.n	80122d6 <_fwalk_reent+0x3a>
 80122c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80122ca:	3301      	adds	r3, #1
 80122cc:	d003      	beq.n	80122d6 <_fwalk_reent+0x3a>
 80122ce:	4629      	mov	r1, r5
 80122d0:	4630      	mov	r0, r6
 80122d2:	47c0      	blx	r8
 80122d4:	4307      	orrs	r7, r0
 80122d6:	3568      	adds	r5, #104	; 0x68
 80122d8:	e7e9      	b.n	80122ae <_fwalk_reent+0x12>

080122da <__retarget_lock_init_recursive>:
 80122da:	4770      	bx	lr

080122dc <__retarget_lock_acquire_recursive>:
 80122dc:	4770      	bx	lr

080122de <__retarget_lock_release_recursive>:
 80122de:	4770      	bx	lr

080122e0 <__swhatbuf_r>:
 80122e0:	b570      	push	{r4, r5, r6, lr}
 80122e2:	460e      	mov	r6, r1
 80122e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122e8:	4614      	mov	r4, r2
 80122ea:	2900      	cmp	r1, #0
 80122ec:	461d      	mov	r5, r3
 80122ee:	b096      	sub	sp, #88	; 0x58
 80122f0:	da08      	bge.n	8012304 <__swhatbuf_r+0x24>
 80122f2:	2200      	movs	r2, #0
 80122f4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80122f8:	602a      	str	r2, [r5, #0]
 80122fa:	061a      	lsls	r2, r3, #24
 80122fc:	d410      	bmi.n	8012320 <__swhatbuf_r+0x40>
 80122fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012302:	e00e      	b.n	8012322 <__swhatbuf_r+0x42>
 8012304:	466a      	mov	r2, sp
 8012306:	f000 f951 	bl	80125ac <_fstat_r>
 801230a:	2800      	cmp	r0, #0
 801230c:	dbf1      	blt.n	80122f2 <__swhatbuf_r+0x12>
 801230e:	9a01      	ldr	r2, [sp, #4]
 8012310:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012314:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012318:	425a      	negs	r2, r3
 801231a:	415a      	adcs	r2, r3
 801231c:	602a      	str	r2, [r5, #0]
 801231e:	e7ee      	b.n	80122fe <__swhatbuf_r+0x1e>
 8012320:	2340      	movs	r3, #64	; 0x40
 8012322:	2000      	movs	r0, #0
 8012324:	6023      	str	r3, [r4, #0]
 8012326:	b016      	add	sp, #88	; 0x58
 8012328:	bd70      	pop	{r4, r5, r6, pc}
	...

0801232c <__smakebuf_r>:
 801232c:	898b      	ldrh	r3, [r1, #12]
 801232e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012330:	079d      	lsls	r5, r3, #30
 8012332:	4606      	mov	r6, r0
 8012334:	460c      	mov	r4, r1
 8012336:	d507      	bpl.n	8012348 <__smakebuf_r+0x1c>
 8012338:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801233c:	6023      	str	r3, [r4, #0]
 801233e:	6123      	str	r3, [r4, #16]
 8012340:	2301      	movs	r3, #1
 8012342:	6163      	str	r3, [r4, #20]
 8012344:	b002      	add	sp, #8
 8012346:	bd70      	pop	{r4, r5, r6, pc}
 8012348:	466a      	mov	r2, sp
 801234a:	ab01      	add	r3, sp, #4
 801234c:	f7ff ffc8 	bl	80122e0 <__swhatbuf_r>
 8012350:	9900      	ldr	r1, [sp, #0]
 8012352:	4605      	mov	r5, r0
 8012354:	4630      	mov	r0, r6
 8012356:	f7ff f9e5 	bl	8011724 <_malloc_r>
 801235a:	b948      	cbnz	r0, 8012370 <__smakebuf_r+0x44>
 801235c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012360:	059a      	lsls	r2, r3, #22
 8012362:	d4ef      	bmi.n	8012344 <__smakebuf_r+0x18>
 8012364:	f023 0303 	bic.w	r3, r3, #3
 8012368:	f043 0302 	orr.w	r3, r3, #2
 801236c:	81a3      	strh	r3, [r4, #12]
 801236e:	e7e3      	b.n	8012338 <__smakebuf_r+0xc>
 8012370:	4b0d      	ldr	r3, [pc, #52]	; (80123a8 <__smakebuf_r+0x7c>)
 8012372:	62b3      	str	r3, [r6, #40]	; 0x28
 8012374:	89a3      	ldrh	r3, [r4, #12]
 8012376:	6020      	str	r0, [r4, #0]
 8012378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801237c:	81a3      	strh	r3, [r4, #12]
 801237e:	9b00      	ldr	r3, [sp, #0]
 8012380:	6120      	str	r0, [r4, #16]
 8012382:	6163      	str	r3, [r4, #20]
 8012384:	9b01      	ldr	r3, [sp, #4]
 8012386:	b15b      	cbz	r3, 80123a0 <__smakebuf_r+0x74>
 8012388:	4630      	mov	r0, r6
 801238a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801238e:	f000 f91f 	bl	80125d0 <_isatty_r>
 8012392:	b128      	cbz	r0, 80123a0 <__smakebuf_r+0x74>
 8012394:	89a3      	ldrh	r3, [r4, #12]
 8012396:	f023 0303 	bic.w	r3, r3, #3
 801239a:	f043 0301 	orr.w	r3, r3, #1
 801239e:	81a3      	strh	r3, [r4, #12]
 80123a0:	89a0      	ldrh	r0, [r4, #12]
 80123a2:	4305      	orrs	r5, r0
 80123a4:	81a5      	strh	r5, [r4, #12]
 80123a6:	e7cd      	b.n	8012344 <__smakebuf_r+0x18>
 80123a8:	08012139 	.word	0x08012139

080123ac <memmove>:
 80123ac:	4288      	cmp	r0, r1
 80123ae:	b510      	push	{r4, lr}
 80123b0:	eb01 0402 	add.w	r4, r1, r2
 80123b4:	d902      	bls.n	80123bc <memmove+0x10>
 80123b6:	4284      	cmp	r4, r0
 80123b8:	4623      	mov	r3, r4
 80123ba:	d807      	bhi.n	80123cc <memmove+0x20>
 80123bc:	1e43      	subs	r3, r0, #1
 80123be:	42a1      	cmp	r1, r4
 80123c0:	d008      	beq.n	80123d4 <memmove+0x28>
 80123c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80123c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80123ca:	e7f8      	b.n	80123be <memmove+0x12>
 80123cc:	4601      	mov	r1, r0
 80123ce:	4402      	add	r2, r0
 80123d0:	428a      	cmp	r2, r1
 80123d2:	d100      	bne.n	80123d6 <memmove+0x2a>
 80123d4:	bd10      	pop	{r4, pc}
 80123d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80123da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80123de:	e7f7      	b.n	80123d0 <memmove+0x24>

080123e0 <__malloc_lock>:
 80123e0:	4801      	ldr	r0, [pc, #4]	; (80123e8 <__malloc_lock+0x8>)
 80123e2:	f7ff bf7b 	b.w	80122dc <__retarget_lock_acquire_recursive>
 80123e6:	bf00      	nop
 80123e8:	20001848 	.word	0x20001848

080123ec <__malloc_unlock>:
 80123ec:	4801      	ldr	r0, [pc, #4]	; (80123f4 <__malloc_unlock+0x8>)
 80123ee:	f7ff bf76 	b.w	80122de <__retarget_lock_release_recursive>
 80123f2:	bf00      	nop
 80123f4:	20001848 	.word	0x20001848

080123f8 <_realloc_r>:
 80123f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123fc:	4680      	mov	r8, r0
 80123fe:	4614      	mov	r4, r2
 8012400:	460e      	mov	r6, r1
 8012402:	b921      	cbnz	r1, 801240e <_realloc_r+0x16>
 8012404:	4611      	mov	r1, r2
 8012406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801240a:	f7ff b98b 	b.w	8011724 <_malloc_r>
 801240e:	b92a      	cbnz	r2, 801241c <_realloc_r+0x24>
 8012410:	f7ff f920 	bl	8011654 <_free_r>
 8012414:	4625      	mov	r5, r4
 8012416:	4628      	mov	r0, r5
 8012418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801241c:	f000 f8fa 	bl	8012614 <_malloc_usable_size_r>
 8012420:	4284      	cmp	r4, r0
 8012422:	4607      	mov	r7, r0
 8012424:	d802      	bhi.n	801242c <_realloc_r+0x34>
 8012426:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801242a:	d812      	bhi.n	8012452 <_realloc_r+0x5a>
 801242c:	4621      	mov	r1, r4
 801242e:	4640      	mov	r0, r8
 8012430:	f7ff f978 	bl	8011724 <_malloc_r>
 8012434:	4605      	mov	r5, r0
 8012436:	2800      	cmp	r0, #0
 8012438:	d0ed      	beq.n	8012416 <_realloc_r+0x1e>
 801243a:	42bc      	cmp	r4, r7
 801243c:	4622      	mov	r2, r4
 801243e:	4631      	mov	r1, r6
 8012440:	bf28      	it	cs
 8012442:	463a      	movcs	r2, r7
 8012444:	f7fb feea 	bl	800e21c <memcpy>
 8012448:	4631      	mov	r1, r6
 801244a:	4640      	mov	r0, r8
 801244c:	f7ff f902 	bl	8011654 <_free_r>
 8012450:	e7e1      	b.n	8012416 <_realloc_r+0x1e>
 8012452:	4635      	mov	r5, r6
 8012454:	e7df      	b.n	8012416 <_realloc_r+0x1e>

08012456 <_raise_r>:
 8012456:	291f      	cmp	r1, #31
 8012458:	b538      	push	{r3, r4, r5, lr}
 801245a:	4604      	mov	r4, r0
 801245c:	460d      	mov	r5, r1
 801245e:	d904      	bls.n	801246a <_raise_r+0x14>
 8012460:	2316      	movs	r3, #22
 8012462:	6003      	str	r3, [r0, #0]
 8012464:	f04f 30ff 	mov.w	r0, #4294967295
 8012468:	bd38      	pop	{r3, r4, r5, pc}
 801246a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801246c:	b112      	cbz	r2, 8012474 <_raise_r+0x1e>
 801246e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012472:	b94b      	cbnz	r3, 8012488 <_raise_r+0x32>
 8012474:	4620      	mov	r0, r4
 8012476:	f000 f831 	bl	80124dc <_getpid_r>
 801247a:	462a      	mov	r2, r5
 801247c:	4601      	mov	r1, r0
 801247e:	4620      	mov	r0, r4
 8012480:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012484:	f000 b818 	b.w	80124b8 <_kill_r>
 8012488:	2b01      	cmp	r3, #1
 801248a:	d00a      	beq.n	80124a2 <_raise_r+0x4c>
 801248c:	1c59      	adds	r1, r3, #1
 801248e:	d103      	bne.n	8012498 <_raise_r+0x42>
 8012490:	2316      	movs	r3, #22
 8012492:	6003      	str	r3, [r0, #0]
 8012494:	2001      	movs	r0, #1
 8012496:	e7e7      	b.n	8012468 <_raise_r+0x12>
 8012498:	2400      	movs	r4, #0
 801249a:	4628      	mov	r0, r5
 801249c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80124a0:	4798      	blx	r3
 80124a2:	2000      	movs	r0, #0
 80124a4:	e7e0      	b.n	8012468 <_raise_r+0x12>
	...

080124a8 <raise>:
 80124a8:	4b02      	ldr	r3, [pc, #8]	; (80124b4 <raise+0xc>)
 80124aa:	4601      	mov	r1, r0
 80124ac:	6818      	ldr	r0, [r3, #0]
 80124ae:	f7ff bfd2 	b.w	8012456 <_raise_r>
 80124b2:	bf00      	nop
 80124b4:	20000814 	.word	0x20000814

080124b8 <_kill_r>:
 80124b8:	b538      	push	{r3, r4, r5, lr}
 80124ba:	2300      	movs	r3, #0
 80124bc:	4d06      	ldr	r5, [pc, #24]	; (80124d8 <_kill_r+0x20>)
 80124be:	4604      	mov	r4, r0
 80124c0:	4608      	mov	r0, r1
 80124c2:	4611      	mov	r1, r2
 80124c4:	602b      	str	r3, [r5, #0]
 80124c6:	f7f1 fad0 	bl	8003a6a <_kill>
 80124ca:	1c43      	adds	r3, r0, #1
 80124cc:	d102      	bne.n	80124d4 <_kill_r+0x1c>
 80124ce:	682b      	ldr	r3, [r5, #0]
 80124d0:	b103      	cbz	r3, 80124d4 <_kill_r+0x1c>
 80124d2:	6023      	str	r3, [r4, #0]
 80124d4:	bd38      	pop	{r3, r4, r5, pc}
 80124d6:	bf00      	nop
 80124d8:	2000184c 	.word	0x2000184c

080124dc <_getpid_r>:
 80124dc:	f7f1 babe 	b.w	8003a5c <_getpid>

080124e0 <__sread>:
 80124e0:	b510      	push	{r4, lr}
 80124e2:	460c      	mov	r4, r1
 80124e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124e8:	f000 f89c 	bl	8012624 <_read_r>
 80124ec:	2800      	cmp	r0, #0
 80124ee:	bfab      	itete	ge
 80124f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80124f2:	89a3      	ldrhlt	r3, [r4, #12]
 80124f4:	181b      	addge	r3, r3, r0
 80124f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80124fa:	bfac      	ite	ge
 80124fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80124fe:	81a3      	strhlt	r3, [r4, #12]
 8012500:	bd10      	pop	{r4, pc}

08012502 <__swrite>:
 8012502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012506:	461f      	mov	r7, r3
 8012508:	898b      	ldrh	r3, [r1, #12]
 801250a:	4605      	mov	r5, r0
 801250c:	05db      	lsls	r3, r3, #23
 801250e:	460c      	mov	r4, r1
 8012510:	4616      	mov	r6, r2
 8012512:	d505      	bpl.n	8012520 <__swrite+0x1e>
 8012514:	2302      	movs	r3, #2
 8012516:	2200      	movs	r2, #0
 8012518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801251c:	f000 f868 	bl	80125f0 <_lseek_r>
 8012520:	89a3      	ldrh	r3, [r4, #12]
 8012522:	4632      	mov	r2, r6
 8012524:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012528:	81a3      	strh	r3, [r4, #12]
 801252a:	4628      	mov	r0, r5
 801252c:	463b      	mov	r3, r7
 801252e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012532:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012536:	f000 b817 	b.w	8012568 <_write_r>

0801253a <__sseek>:
 801253a:	b510      	push	{r4, lr}
 801253c:	460c      	mov	r4, r1
 801253e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012542:	f000 f855 	bl	80125f0 <_lseek_r>
 8012546:	1c43      	adds	r3, r0, #1
 8012548:	89a3      	ldrh	r3, [r4, #12]
 801254a:	bf15      	itete	ne
 801254c:	6560      	strne	r0, [r4, #84]	; 0x54
 801254e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012552:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012556:	81a3      	strheq	r3, [r4, #12]
 8012558:	bf18      	it	ne
 801255a:	81a3      	strhne	r3, [r4, #12]
 801255c:	bd10      	pop	{r4, pc}

0801255e <__sclose>:
 801255e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012562:	f000 b813 	b.w	801258c <_close_r>
	...

08012568 <_write_r>:
 8012568:	b538      	push	{r3, r4, r5, lr}
 801256a:	4604      	mov	r4, r0
 801256c:	4608      	mov	r0, r1
 801256e:	4611      	mov	r1, r2
 8012570:	2200      	movs	r2, #0
 8012572:	4d05      	ldr	r5, [pc, #20]	; (8012588 <_write_r+0x20>)
 8012574:	602a      	str	r2, [r5, #0]
 8012576:	461a      	mov	r2, r3
 8012578:	f7f1 faae 	bl	8003ad8 <_write>
 801257c:	1c43      	adds	r3, r0, #1
 801257e:	d102      	bne.n	8012586 <_write_r+0x1e>
 8012580:	682b      	ldr	r3, [r5, #0]
 8012582:	b103      	cbz	r3, 8012586 <_write_r+0x1e>
 8012584:	6023      	str	r3, [r4, #0]
 8012586:	bd38      	pop	{r3, r4, r5, pc}
 8012588:	2000184c 	.word	0x2000184c

0801258c <_close_r>:
 801258c:	b538      	push	{r3, r4, r5, lr}
 801258e:	2300      	movs	r3, #0
 8012590:	4d05      	ldr	r5, [pc, #20]	; (80125a8 <_close_r+0x1c>)
 8012592:	4604      	mov	r4, r0
 8012594:	4608      	mov	r0, r1
 8012596:	602b      	str	r3, [r5, #0]
 8012598:	f7f1 faba 	bl	8003b10 <_close>
 801259c:	1c43      	adds	r3, r0, #1
 801259e:	d102      	bne.n	80125a6 <_close_r+0x1a>
 80125a0:	682b      	ldr	r3, [r5, #0]
 80125a2:	b103      	cbz	r3, 80125a6 <_close_r+0x1a>
 80125a4:	6023      	str	r3, [r4, #0]
 80125a6:	bd38      	pop	{r3, r4, r5, pc}
 80125a8:	2000184c 	.word	0x2000184c

080125ac <_fstat_r>:
 80125ac:	b538      	push	{r3, r4, r5, lr}
 80125ae:	2300      	movs	r3, #0
 80125b0:	4d06      	ldr	r5, [pc, #24]	; (80125cc <_fstat_r+0x20>)
 80125b2:	4604      	mov	r4, r0
 80125b4:	4608      	mov	r0, r1
 80125b6:	4611      	mov	r1, r2
 80125b8:	602b      	str	r3, [r5, #0]
 80125ba:	f7f1 fab4 	bl	8003b26 <_fstat>
 80125be:	1c43      	adds	r3, r0, #1
 80125c0:	d102      	bne.n	80125c8 <_fstat_r+0x1c>
 80125c2:	682b      	ldr	r3, [r5, #0]
 80125c4:	b103      	cbz	r3, 80125c8 <_fstat_r+0x1c>
 80125c6:	6023      	str	r3, [r4, #0]
 80125c8:	bd38      	pop	{r3, r4, r5, pc}
 80125ca:	bf00      	nop
 80125cc:	2000184c 	.word	0x2000184c

080125d0 <_isatty_r>:
 80125d0:	b538      	push	{r3, r4, r5, lr}
 80125d2:	2300      	movs	r3, #0
 80125d4:	4d05      	ldr	r5, [pc, #20]	; (80125ec <_isatty_r+0x1c>)
 80125d6:	4604      	mov	r4, r0
 80125d8:	4608      	mov	r0, r1
 80125da:	602b      	str	r3, [r5, #0]
 80125dc:	f7f1 fab2 	bl	8003b44 <_isatty>
 80125e0:	1c43      	adds	r3, r0, #1
 80125e2:	d102      	bne.n	80125ea <_isatty_r+0x1a>
 80125e4:	682b      	ldr	r3, [r5, #0]
 80125e6:	b103      	cbz	r3, 80125ea <_isatty_r+0x1a>
 80125e8:	6023      	str	r3, [r4, #0]
 80125ea:	bd38      	pop	{r3, r4, r5, pc}
 80125ec:	2000184c 	.word	0x2000184c

080125f0 <_lseek_r>:
 80125f0:	b538      	push	{r3, r4, r5, lr}
 80125f2:	4604      	mov	r4, r0
 80125f4:	4608      	mov	r0, r1
 80125f6:	4611      	mov	r1, r2
 80125f8:	2200      	movs	r2, #0
 80125fa:	4d05      	ldr	r5, [pc, #20]	; (8012610 <_lseek_r+0x20>)
 80125fc:	602a      	str	r2, [r5, #0]
 80125fe:	461a      	mov	r2, r3
 8012600:	f7f1 faaa 	bl	8003b58 <_lseek>
 8012604:	1c43      	adds	r3, r0, #1
 8012606:	d102      	bne.n	801260e <_lseek_r+0x1e>
 8012608:	682b      	ldr	r3, [r5, #0]
 801260a:	b103      	cbz	r3, 801260e <_lseek_r+0x1e>
 801260c:	6023      	str	r3, [r4, #0]
 801260e:	bd38      	pop	{r3, r4, r5, pc}
 8012610:	2000184c 	.word	0x2000184c

08012614 <_malloc_usable_size_r>:
 8012614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012618:	1f18      	subs	r0, r3, #4
 801261a:	2b00      	cmp	r3, #0
 801261c:	bfbc      	itt	lt
 801261e:	580b      	ldrlt	r3, [r1, r0]
 8012620:	18c0      	addlt	r0, r0, r3
 8012622:	4770      	bx	lr

08012624 <_read_r>:
 8012624:	b538      	push	{r3, r4, r5, lr}
 8012626:	4604      	mov	r4, r0
 8012628:	4608      	mov	r0, r1
 801262a:	4611      	mov	r1, r2
 801262c:	2200      	movs	r2, #0
 801262e:	4d05      	ldr	r5, [pc, #20]	; (8012644 <_read_r+0x20>)
 8012630:	602a      	str	r2, [r5, #0]
 8012632:	461a      	mov	r2, r3
 8012634:	f7f1 fa33 	bl	8003a9e <_read>
 8012638:	1c43      	adds	r3, r0, #1
 801263a:	d102      	bne.n	8012642 <_read_r+0x1e>
 801263c:	682b      	ldr	r3, [r5, #0]
 801263e:	b103      	cbz	r3, 8012642 <_read_r+0x1e>
 8012640:	6023      	str	r3, [r4, #0]
 8012642:	bd38      	pop	{r3, r4, r5, pc}
 8012644:	2000184c 	.word	0x2000184c

08012648 <_init>:
 8012648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801264a:	bf00      	nop
 801264c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801264e:	bc08      	pop	{r3}
 8012650:	469e      	mov	lr, r3
 8012652:	4770      	bx	lr

08012654 <_fini>:
 8012654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012656:	bf00      	nop
 8012658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801265a:	bc08      	pop	{r3}
 801265c:	469e      	mov	lr, r3
 801265e:	4770      	bx	lr
