// Seed: 2654539797
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    output wand id_10,
    output supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    output supply1 id_17,
    output uwire id_18,
    input uwire id_19,
    input uwire id_20
);
  wor id_22 = 1;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output supply1 id_2
    , id_16,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input uwire id_7,
    input tri id_8,
    output tri id_9,
    input tri0 id_10,
    output logic id_11,
    input tri1 id_12,
    output tri0 id_13
    , id_17,
    input supply1 id_14
);
  always @(posedge 1 or posedge {1{1}}) begin : LABEL_0
    #1;
    if (1) id_11 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_8,
      id_6,
      id_5,
      id_1,
      id_14,
      id_8,
      id_12,
      id_8,
      id_13,
      id_9,
      id_9,
      id_10,
      id_0,
      id_1,
      id_12,
      id_2,
      id_2,
      id_5,
      id_0,
      id_12
  );
endmodule
