/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [12:0] _07_;
  wire [12:0] _08_;
  wire [8:0] _09_;
  reg [6:0] _10_;
  wire [2:0] _11_;
  reg [13:0] _12_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [21:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire [13:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_20z[8] ? celloutsig_0_20z[1] : celloutsig_0_8z;
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_2z : _00_;
  assign celloutsig_0_10z = celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_1_19z = celloutsig_1_17z ? celloutsig_1_14z : in_data[113];
  assign celloutsig_0_21z = celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_13z;
  assign celloutsig_0_3z = !(_02_ ? in_data[86] : celloutsig_0_2z);
  assign celloutsig_0_40z = !(celloutsig_0_15z ? _01_ : celloutsig_0_33z[3]);
  assign celloutsig_0_52z = !(celloutsig_0_10z ? _03_ : celloutsig_0_25z);
  assign celloutsig_1_0z = !(in_data[120] ? in_data[130] : in_data[130]);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_0_12z = !(_04_ ? celloutsig_0_8z : celloutsig_0_4z);
  assign celloutsig_0_22z = !(celloutsig_0_3z ? _00_ : celloutsig_0_6z);
  assign celloutsig_0_24z = !(celloutsig_0_1z ? in_data[10] : celloutsig_0_6z);
  assign celloutsig_0_25z = !(celloutsig_0_14z ? celloutsig_0_22z : celloutsig_0_8z);
  assign celloutsig_0_39z = ~(celloutsig_0_37z | celloutsig_0_10z);
  assign celloutsig_0_55z = ~(celloutsig_0_43z | _05_);
  assign celloutsig_1_14z = ~(celloutsig_1_0z | celloutsig_1_8z[1]);
  assign celloutsig_1_17z = ~(celloutsig_1_8z[0] | celloutsig_1_0z);
  assign celloutsig_0_9z = ~(_06_ | celloutsig_0_3z);
  assign celloutsig_0_43z = ~((celloutsig_0_38z | celloutsig_0_39z) & celloutsig_0_6z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_28z = celloutsig_0_2z ^ celloutsig_0_6z;
  assign celloutsig_0_8z = celloutsig_0_6z ^ celloutsig_0_1z;
  assign celloutsig_0_15z = in_data[50] ^ celloutsig_0_4z;
  assign celloutsig_0_2z = in_data[80] ^ _00_;
  reg [7:0] _38_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _38_ <= 8'h00;
    else _38_ <= in_data[93:86];
  assign { _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1] } = _38_;
  reg [12:0] _39_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _39_ <= 13'h0000;
    else _39_ <= { celloutsig_0_33z[4:1], _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1], celloutsig_0_24z };
  assign { _08_[12], _01_, _08_[10:0] } = _39_;
  reg [8:0] _40_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _40_ <= 9'h000;
    else _40_ <= in_data[65:57];
  assign { _09_[8:1], _05_ } = _40_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= celloutsig_0_20z[6:0];
  reg [2:0] _42_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _42_ <= 3'h0;
    else _42_ <= { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _11_[2], _03_, _04_ } = _42_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 14'h0000;
    else _12_ <= { in_data[49], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1], celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_29z[20:10], celloutsig_0_1z, celloutsig_0_24z, _11_[2], _03_, _04_, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_16z } >= { _12_[12:3], celloutsig_0_24z, celloutsig_0_1z, _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1] };
  assign celloutsig_0_31z = { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_6z } >= { _00_, _07_[1], celloutsig_0_25z };
  assign celloutsig_0_36z = { celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_1z } >= { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_17z[12:3], celloutsig_0_1z } >= { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_44z = celloutsig_0_27z[20:14] > { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_40z };
  assign celloutsig_0_6z = { _06_, _00_, _07_[1] } > { _11_[2], _03_, celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_5z[19:3] > in_data[133:117];
  assign celloutsig_0_23z = { celloutsig_0_17z[7:2], celloutsig_0_21z, celloutsig_0_3z } > { celloutsig_0_20z[0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_37z = celloutsig_0_33z[4:2] || celloutsig_0_27z[10:8];
  assign celloutsig_0_53z = { celloutsig_0_33z[1], celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_44z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_39z } || { celloutsig_0_17z[7], celloutsig_0_20z };
  assign celloutsig_0_59z = { celloutsig_0_32z, celloutsig_0_52z, celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_12z, celloutsig_0_41z, celloutsig_0_44z } || { _10_[5:0], celloutsig_0_32z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z } || { _00_, _07_[1], celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_67z = celloutsig_0_61z[5] & ~(celloutsig_0_3z);
  assign celloutsig_0_1z = in_data[48] & ~(_07_[6]);
  assign celloutsig_0_29z = { in_data[89], celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_19z, _12_, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z } * { in_data[87:71], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_1_5z = - { in_data[171:156], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_1z, _11_[2], _03_, _04_, celloutsig_0_9z } !== { celloutsig_0_12z, celloutsig_0_3z, _11_[2], _03_, _04_ };
  assign celloutsig_0_18z = { celloutsig_0_8z, _12_ } !== { celloutsig_0_17z[9:8], celloutsig_0_14z, celloutsig_0_13z, _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_38z = | { celloutsig_0_27z[9:3], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_31z };
  assign celloutsig_0_66z = { celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_21z } << _08_[5:3];
  assign celloutsig_1_8z = { celloutsig_1_5z[11:7], celloutsig_1_0z } << celloutsig_1_5z[19:14];
  assign celloutsig_0_33z = { celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_28z } <<< { _07_[6], celloutsig_0_30z, _11_[2], _03_, _04_ };
  assign celloutsig_0_61z = { celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_55z, celloutsig_0_59z } <<< { celloutsig_0_17z[10:0], celloutsig_0_39z, celloutsig_0_53z, celloutsig_0_6z };
  assign celloutsig_0_17z = { in_data[41:33], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_14z } <<< { _07_[8], _02_, _07_[6:4], _06_, _00_, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_10z, _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1] } <<< { _07_[8], _02_, _07_[6:4], _06_, _00_, _07_[1], celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_20z[7:0], _12_ } <<< { in_data[56:52], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_0_32z = ~((celloutsig_0_30z & celloutsig_0_8z) | celloutsig_0_25z);
  assign celloutsig_0_45z = ~((celloutsig_0_4z & celloutsig_0_14z) | celloutsig_0_39z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_0z);
  assign celloutsig_0_16z = ~((_06_ & celloutsig_0_4z) | _04_);
  assign celloutsig_0_19z = ~((celloutsig_0_17z[10] & celloutsig_0_3z) | celloutsig_0_6z);
  assign { _07_[12:9], _07_[7], _07_[3:2], _07_[0] } = { celloutsig_0_33z[4:1], _02_, _06_, _00_, celloutsig_0_24z };
  assign _08_[11] = _01_;
  assign _09_[0] = _05_;
  assign _11_[1:0] = { _03_, _04_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
