In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_gcc_-O3:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>:
       0:	add	x3, x0, #0x80
       4:	adrp	x2, 0 <_ZTVN4llvm2cl6OptionE>
       8:	ldr	x5, [x0, #8]
       c:	dup	v0.2d, x3
      10:	ldr	x2, [x2]
      14:	adrp	x4, 0 <_ZN4llvm2cl15GeneralCategoryE>
      18:	and	x3, x5, #0x80000000
      1c:	ubfiz	x1, x1, #21, #2
      20:	ldr	x4, [x4]
      24:	orr	x1, x1, x3
      28:	add	x2, x2, #0x10
      2c:	add	x6, x0, #0x50
      30:	mov	x5, #0x1                   	// #1
      34:	mov	x3, #0x100000001           	// #4294967297
      38:	stp	x2, x1, [x0]
      3c:	stp	xzr, xzr, [x0, #16]
      40:	stp	xzr, xzr, [x0, #32]
      44:	stp	xzr, xzr, [x0, #48]
      48:	stp	x6, x3, [x0, #64]
      4c:	stp	x4, xzr, [x0, #80]
      50:	str	q0, [x0, #96]
      54:	str	x5, [x0, #112]
      58:	str	wzr, [x0, #120]
      5c:	ret

0000000000000060 <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
      60:	stp	x29, x30, [sp, #-160]!
      64:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
      68:	mov	w6, #0x1                   	// #1
      6c:	mov	x29, sp
      70:	stp	x19, x20, [sp, #16]
      74:	mov	x5, #0x1                   	// #1
      78:	ldr	d0, [x0]
      7c:	stp	x21, x22, [sp, #32]
      80:	add	x21, x8, #0x38
      84:	mov	x19, x8
      88:	stp	x23, x24, [sp, #48]
      8c:	mov	x0, x21
      90:	ldr	x1, [x8, #24]
      94:	str	wzr, [x8, #4]
      98:	ldrh	w3, [x8]
      9c:	ldrb	w2, [x8, #8]
      a0:	and	x1, x1, #0xff800000
      a4:	ldrb	w4, [x8, #16]
      a8:	and	w3, w3, #0xfffffe00
      ac:	and	w2, w2, #0xfffffff8
      b0:	orr	w3, w3, #0x10
      b4:	orr	w2, w2, w6
      b8:	orr	x1, x1, #0x8
      bc:	and	w4, w4, #0xfffffffc
      c0:	strh	w3, [x8]
      c4:	strb	w2, [x8, #8]
      c8:	str	w6, [x8, #12]
      cc:	strb	w4, [x8, #16]
      d0:	str	wzr, [x8, #20]
      d4:	stp	x1, x5, [x8, #24]
      d8:	str	xzr, [x8, #48]
      dc:	str	d0, [x8, #40]
      e0:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
      e4:	adrp	x2, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
      e8:	add	x1, x2, #0x0
      ec:	ldrb	w0, [x19]
      f0:	ldr	w3, [x1, #136]
      f4:	str	w3, [x19, #32]
      f8:	ldrb	w3, [x1, #744]
      fc:	bfi	w0, w3, #1, #1
     100:	strb	w0, [x19]
     104:	ldrb	w3, [x1, #944]
     108:	bfi	w0, w3, #2, #1
     10c:	strb	w0, [x19]
     110:	ldrb	w3, [x1, #1144]
     114:	bfi	w0, w3, #3, #1
     118:	strb	w0, [x19]
     11c:	ldrb	w3, [x1, #1344]
     120:	bfi	w0, w3, #5, #1
     124:	strb	w0, [x19]
     128:	ldrb	w3, [x1, #1544]
     12c:	bfi	w0, w3, #4, #1
     130:	strb	w0, [x19]
     134:	ldr	w3, [x1, #1744]
     138:	str	w3, [x19, #48]
     13c:	ldrb	w3, [x1, #2352]
     140:	bfi	w0, w3, #6, #1
     144:	strb	w0, [x19]
     148:	ldr	w0, [x1, #2552]
     14c:	cbz	w0, 154 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0xf4>
     150:	str	w0, [x19, #28]
     154:	add	x2, x2, #0x0
     158:	ldrb	w6, [x19]
     15c:	ldrb	w5, [x19, #1]
     160:	add	x7, x2, #0xfb8
     164:	ldrb	w4, [x19, #8]
     168:	adrp	x23, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     16c:	ldrb	w8, [x2, #3160]
     170:	add	x20, x23, #0x0
     174:	ldrb	w3, [x19, #16]
     178:	add	x22, sp, #0x40
     17c:	ldrb	w1, [x19, #24]
     180:	mov	x0, x22
     184:	bfi	w6, w8, #7, #1
     188:	strb	w6, [x19]
     18c:	ldrb	w6, [x2, #3360]
     190:	bfxil	w5, w6, #0, #1
     194:	strb	w5, [x19, #1]
     198:	ldr	w5, [x2, #3560]
     19c:	str	w5, [x19, #4]
     1a0:	ldrb	w5, [x2, #3760]
     1a4:	bfxil	w4, w5, #0, #1
     1a8:	strb	w4, [x19, #8]
     1ac:	ldrb	w2, [x2, #3960]
     1b0:	eor	w2, w2, #0x1
     1b4:	bfxil	w3, w2, #0, #1
     1b8:	strb	w3, [x19, #16]
     1bc:	ldrb	w2, [x7, #136]
     1c0:	bfxil	w1, w2, #0, #1
     1c4:	strb	w1, [x19, #24]
     1c8:	ldrb	w2, [x20, #8]
     1cc:	bfi	w1, w2, #2, #1
     1d0:	strb	w1, [x19, #24]
     1d4:	ldrb	w2, [x20, #208]
     1d8:	bfi	w1, w2, #1, #1
     1dc:	strb	w1, [x19, #24]
     1e0:	ldrb	w2, [x20, #408]
     1e4:	bfi	w1, w2, #3, #1
     1e8:	strb	w1, [x19, #24]
     1ec:	ldr	w2, [x20, #608]
     1f0:	ldrh	w1, [x19, #24]
     1f4:	bfi	w1, w2, #6, #8
     1f8:	strh	w1, [x19, #24]
     1fc:	ldrh	w1, [x20, #680]
     200:	ldrb	w3, [x20, #808]
     204:	cmp	w1, #0x0
     208:	ldrb	w2, [x19, #25]
     20c:	cset	w1, ne  // ne = any
     210:	ubfiz	w3, w3, #6, #2
     214:	and	w2, w2, #0x3f
     218:	orr	w1, w3, w1, lsl #7
     21c:	orr	w1, w1, w2
     220:	strb	w1, [x19, #25]
     224:	ldr	w1, [x20, #1008]
     228:	str	w1, [x19, #52]
     22c:	ldrb	w2, [x20, #1616]
     230:	ldrb	w1, [x19, #26]
     234:	bfi	w1, w2, #1, #1
     238:	strb	w1, [x19, #26]
     23c:	ldrb	w2, [x20, #1816]
     240:	bfi	w1, w2, #4, #1
     244:	strb	w1, [x19, #26]
     248:	ldrb	w2, [x20, #2016]
     24c:	bfi	w1, w2, #5, #1
     250:	strb	w1, [x19, #26]
     254:	ldrb	w2, [x20, #2216]
     258:	bfi	w1, w2, #6, #1
     25c:	strb	w1, [x19, #26]
     260:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     264:	ldrb	w4, [x20, #2416]
     268:	mov	w5, #0x281                 	// #641
     26c:	ldrb	w2, [x20, #2616]
     270:	mov	w6, #0xfffffd7e            	// #-642
     274:	ldrb	w0, [x20, #3016]
     278:	add	x1, x20, #0xc90
     27c:	ldrh	w3, [sp, #64]
     280:	orr	w2, w4, w2, lsl #7
     284:	ldr	w4, [x20, #2816]
     288:	ubfiz	w0, w0, #9, #7
     28c:	and	w3, w3, w6
     290:	orr	w2, w2, w0
     294:	add	x0, x22, #0x8
     298:	and	w2, w2, w5
     29c:	str	w4, [sp, #68]
     2a0:	orr	w2, w2, w3
     2a4:	strh	w2, [sp, #64]
     2a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     2ac:	ldrb	w7, [x20, #3472]
     2b0:	add	x8, x22, #0x18
     2b4:	ldrb	w2, [sp, #64]
     2b8:	ldrb	w6, [x20, #3672]
     2bc:	ldrb	w0, [x20, #3872]
     2c0:	bfi	w2, w7, #2, #1
     2c4:	ldrb	w3, [sp, #65]
     2c8:	ldrh	w9, [x19, #56]
     2cc:	bfi	w2, w6, #3, #1
     2d0:	and	x13, x3, #0x1
     2d4:	ubfx	x12, x3, #1, #1
     2d8:	ubfx	x11, x3, #2, #1
     2dc:	bfi	w2, w0, #4, #1
     2e0:	ubfiz	w13, w13, #8, #8
     2e4:	and	x16, x2, #0x1
     2e8:	ubfiz	w12, w12, #9, #7
     2ec:	ubfx	x5, x2, #1, #1
     2f0:	ubfx	x1, x2, #5, #1
     2f4:	ubfx	x14, x2, #6, #1
     2f8:	ubfx	x4, x2, #7, #1
     2fc:	ubfiz	w5, w5, #1, #15
     300:	ubfiz	w15, w1, #5, #11
     304:	orr	w5, w5, w16
     308:	and	w4, w4, #0xff
     30c:	orr	w1, w5, w7, lsl #2
     310:	ubfiz	w5, w14, #6, #10
     314:	orr	w1, w1, w6, lsl #3
     318:	ubfiz	w4, w4, #7, #9
     31c:	orr	w1, w1, w0, lsl #4
     320:	ubfx	x3, x3, #3, #1
     324:	orr	w1, w1, w15
     328:	ubfiz	w11, w11, #10, #6
     32c:	orr	w0, w1, w5
     330:	ubfiz	w3, w3, #11, #5
     334:	orr	w0, w0, w4
     338:	ldr	w10, [sp, #68]
     33c:	orr	w0, w0, w13
     340:	strb	w2, [sp, #64]
     344:	orr	w0, w0, w12
     348:	orr	w0, w0, w11
     34c:	orr	w0, w0, w3
     350:	ldr	x1, [sp, #72]
     354:	bfxil	w9, w0, #0, #12
     358:	strh	w9, [x19, #56]
     35c:	str	w10, [x21, #4]
     360:	cmp	x1, x8
     364:	ldr	x0, [x19, #64]
     368:	b.eq	558 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4f8>  // b.none
     36c:	add	x2, x19, #0x50
     370:	add	x4, x19, #0x40
     374:	cmp	x0, x2
     378:	ldp	x3, x2, [sp, #80]
     37c:	b.eq	4e4 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x484>  // b.none
     380:	ldr	x4, [x4, #16]
     384:	stp	x1, x3, [x19, #64]
     388:	str	x2, [x19, #80]
     38c:	cbz	x0, 4ec <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x48c>
     390:	str	x0, [sp, #72]
     394:	str	x4, [sp, #88]
     398:	str	xzr, [sp, #80]
     39c:	add	x2, x22, #0x38
     3a0:	strb	wzr, [x0]
     3a4:	ldr	x1, [sp, #104]
     3a8:	ldr	x0, [x19, #96]
     3ac:	cmp	x1, x2
     3b0:	b.eq	510 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4b0>  // b.none
     3b4:	add	x2, x19, #0x70
     3b8:	add	x4, x19, #0x60
     3bc:	cmp	x0, x2
     3c0:	ldp	x3, x2, [sp, #112]
     3c4:	b.eq	584 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x524>  // b.none
     3c8:	ldr	x4, [x4, #16]
     3cc:	stp	x1, x3, [x19, #96]
     3d0:	str	x2, [x19, #112]
     3d4:	cbz	x0, 58c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x52c>
     3d8:	str	x0, [sp, #104]
     3dc:	str	x4, [sp, #120]
     3e0:	str	xzr, [sp, #112]
     3e4:	add	x1, x19, #0x80
     3e8:	strb	wzr, [x0]
     3ec:	ldur	q0, [sp, #136]
     3f0:	stp	xzr, xzr, [sp, #136]
     3f4:	ldr	x24, [x1, #8]
     3f8:	ldr	x21, [x19, #128]
     3fc:	str	q0, [x19, #128]
     400:	ldr	x2, [sp, #152]
     404:	str	x2, [x1, #16]
     408:	str	xzr, [sp, #152]
     40c:	cmp	x21, x24
     410:	mov	x20, x21
     414:	b.eq	438 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3d8>  // b.none
     418:	mov	x1, x20
     41c:	add	x20, x20, #0x20
     420:	ldr	x0, [x1], #16
     424:	cmp	x0, x1
     428:	b.eq	53c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4dc>  // b.none
     42c:	bl	0 <_ZdlPv>
     430:	cmp	x24, x20
     434:	b.ne	418 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3b8>  // b.any
     438:	cbz	x21, 444 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3e4>
     43c:	mov	x0, x21
     440:	bl	0 <_ZdlPv>
     444:	ldp	x20, x21, [sp, #136]
     448:	cmp	x20, x21
     44c:	b.eq	474 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x414>  // b.none
     450:	mov	x1, x20
     454:	add	x20, x20, #0x20
     458:	ldr	x0, [x1], #16
     45c:	cmp	x0, x1
     460:	b.eq	548 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4e8>  // b.none
     464:	bl	0 <_ZdlPv>
     468:	cmp	x21, x20
     46c:	b.ne	450 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3f0>  // b.any
     470:	ldr	x21, [sp, #136]
     474:	cbz	x21, 480 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x420>
     478:	mov	x0, x21
     47c:	bl	0 <_ZdlPv>
     480:	ldr	x0, [sp, #104]
     484:	add	x1, x22, #0x38
     488:	cmp	x0, x1
     48c:	b.eq	494 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x434>  // b.none
     490:	bl	0 <_ZdlPv>
     494:	ldr	x0, [sp, #72]
     498:	add	x22, x22, #0x18
     49c:	cmp	x0, x22
     4a0:	b.eq	4a8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x448>  // b.none
     4a4:	bl	0 <_ZdlPv>
     4a8:	add	x23, x23, #0x0
     4ac:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     4b0:	add	x1, x1, #0x0
     4b4:	mov	x0, x19
     4b8:	ldr	w2, [x23, #4072]
     4bc:	str	w2, [x19, #36]
     4c0:	ldr	w2, [x1, #328]
     4c4:	str	w2, [x19, #40]
     4c8:	ldr	w1, [x1, #936]
     4cc:	str	w1, [x19, #44]
     4d0:	ldp	x19, x20, [sp, #16]
     4d4:	ldp	x21, x22, [sp, #32]
     4d8:	ldp	x23, x24, [sp, #48]
     4dc:	ldp	x29, x30, [sp], #160
     4e0:	ret
     4e4:	stp	x1, x3, [x19, #64]
     4e8:	str	x2, [x19, #80]
     4ec:	add	x0, x22, #0x18
     4f0:	str	x0, [sp, #72]
     4f4:	str	xzr, [sp, #80]
     4f8:	add	x2, x22, #0x38
     4fc:	strb	wzr, [x0]
     500:	ldr	x1, [sp, #104]
     504:	ldr	x0, [x19, #96]
     508:	cmp	x1, x2
     50c:	b.ne	3b4 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x354>  // b.any
     510:	ldr	x2, [sp, #112]
     514:	cbz	x2, 52c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4cc>
     518:	cmp	x2, #0x1
     51c:	b.eq	598 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x538>  // b.none
     520:	bl	0 <memcpy>
     524:	ldr	x0, [x19, #96]
     528:	ldr	x2, [sp, #112]
     52c:	str	x2, [x19, #104]
     530:	strb	wzr, [x0, x2]
     534:	ldr	x0, [sp, #104]
     538:	b	3e0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x380>
     53c:	cmp	x24, x20
     540:	b.ne	418 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3b8>  // b.any
     544:	b	438 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3d8>
     548:	cmp	x21, x20
     54c:	b.ne	450 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3f0>  // b.any
     550:	ldr	x21, [sp, #136]
     554:	b	474 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x414>
     558:	ldr	x2, [sp, #80]
     55c:	cbz	x2, 574 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x514>
     560:	cmp	x2, #0x1
     564:	b.eq	5ac <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x54c>  // b.none
     568:	bl	0 <memcpy>
     56c:	ldr	x0, [x19, #64]
     570:	ldr	x2, [sp, #80]
     574:	str	x2, [x19, #72]
     578:	strb	wzr, [x0, x2]
     57c:	ldr	x0, [sp, #72]
     580:	b	398 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x338>
     584:	stp	x1, x3, [x19, #96]
     588:	str	x2, [x19, #112]
     58c:	add	x0, x22, #0x38
     590:	str	x0, [sp, #104]
     594:	b	3e0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x380>
     598:	ldrb	w1, [sp, #120]
     59c:	strb	w1, [x0]
     5a0:	ldr	x0, [x19, #96]
     5a4:	ldr	x2, [sp, #112]
     5a8:	b	52c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4cc>
     5ac:	ldrb	w1, [sp, #88]
     5b0:	strb	w1, [x0]
     5b4:	ldr	x0, [x19, #64]
     5b8:	ldr	x2, [sp, #80]
     5bc:	b	574 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x514>

00000000000005c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>:
     5c0:	stp	x29, x30, [sp, #-64]!
     5c4:	mov	x29, sp
     5c8:	stp	x19, x20, [sp, #16]
     5cc:	stp	x21, x22, [sp, #32]
     5d0:	add	x22, x0, #0x10
     5d4:	str	x22, [x0]
     5d8:	cbz	x1, 690 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0xd0>
     5dc:	mov	x20, x0
     5e0:	mov	x21, x1
     5e4:	mov	x0, x1
     5e8:	bl	0 <strlen>
     5ec:	str	x0, [sp, #56]
     5f0:	mov	x19, x0
     5f4:	cmp	x0, #0xf
     5f8:	b.hi	640 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x80>  // b.pmore
     5fc:	cmp	x0, #0x1
     600:	b.ne	624 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x64>  // b.any
     604:	ldrb	w0, [x21]
     608:	str	x19, [x20, #8]
     60c:	strb	w0, [x20, #16]
     610:	strb	wzr, [x22, x19]
     614:	ldp	x19, x20, [sp, #16]
     618:	ldp	x21, x22, [sp, #32]
     61c:	ldp	x29, x30, [sp], #64
     620:	ret
     624:	cbnz	x0, 660 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0xa0>
     628:	str	x19, [x20, #8]
     62c:	strb	wzr, [x22, x19]
     630:	ldp	x19, x20, [sp, #16]
     634:	ldp	x21, x22, [sp, #32]
     638:	ldp	x29, x30, [sp], #64
     63c:	ret
     640:	add	x1, sp, #0x38
     644:	mov	x0, x20
     648:	mov	x2, #0x0                   	// #0
     64c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     650:	mov	x22, x0
     654:	str	x0, [x20]
     658:	ldr	x1, [sp, #56]
     65c:	str	x1, [x20, #16]
     660:	mov	x2, x19
     664:	mov	x1, x21
     668:	mov	x0, x22
     66c:	bl	0 <memcpy>
     670:	ldr	x22, [x20]
     674:	ldr	x19, [sp, #56]
     678:	str	x19, [x20, #8]
     67c:	strb	wzr, [x22, x19]
     680:	ldp	x19, x20, [sp, #16]
     684:	ldp	x21, x22, [sp, #32]
     688:	ldp	x29, x30, [sp], #64
     68c:	ret
     690:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     694:	add	x0, x0, #0x0
     698:	bl	0 <_ZSt19__throw_logic_errorPKc>
     69c:	nop

00000000000006a0 <_ZL9getCPUStrv>:
     6a0:	stp	x29, x30, [sp, #-64]!
     6a4:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     6a8:	add	x0, x0, #0x0
     6ac:	mov	x29, sp
     6b0:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     6b4:	add	x1, x1, #0x0
     6b8:	stp	x19, x20, [sp, #16]
     6bc:	mov	x19, x8
     6c0:	add	x20, x8, #0x10
     6c4:	stp	x21, x22, [sp, #32]
     6c8:	add	x21, x0, #0x580
     6cc:	add	x0, x0, #0x608
     6d0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     6d4:	cbnz	w0, 728 <_ZL9getCPUStrv+0x88>
     6d8:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     6dc:	mov	x22, x0
     6e0:	mov	x21, x1
     6e4:	cbz	x0, 774 <_ZL9getCPUStrv+0xd4>
     6e8:	str	x20, [x19]
     6ec:	cmp	x1, #0xf
     6f0:	str	x1, [sp, #56]
     6f4:	mov	x0, x1
     6f8:	b.hi	798 <_ZL9getCPUStrv+0xf8>  // b.pmore
     6fc:	cmp	x1, #0x1
     700:	b.ne	810 <_ZL9getCPUStrv+0x170>  // b.any
     704:	ldrb	w1, [x22]
     708:	strb	w1, [x19, #16]
     70c:	str	x0, [x19, #8]
     710:	strb	wzr, [x20, x0]
     714:	mov	x0, x19
     718:	ldp	x19, x20, [sp, #16]
     71c:	ldp	x21, x22, [sp, #32]
     720:	ldp	x29, x30, [sp], #64
     724:	ret
     728:	str	x20, [x19]
     72c:	ldp	x22, x21, [x21, #136]
     730:	cmn	x22, x21
     734:	ccmp	x22, #0x0, #0x0, ne  // ne = any
     738:	b.eq	818 <_ZL9getCPUStrv+0x178>  // b.none
     73c:	str	x21, [sp, #56]
     740:	cmp	x21, #0xf
     744:	b.hi	7d4 <_ZL9getCPUStrv+0x134>  // b.pmore
     748:	cmp	x21, #0x1
     74c:	b.ne	790 <_ZL9getCPUStrv+0xf0>  // b.any
     750:	ldrb	w0, [x22]
     754:	strb	w0, [x19, #16]
     758:	str	x21, [x19, #8]
     75c:	mov	x0, x19
     760:	strb	wzr, [x20, x21]
     764:	ldp	x19, x20, [sp, #16]
     768:	ldp	x21, x22, [sp, #32]
     76c:	ldp	x29, x30, [sp], #64
     770:	ret
     774:	stp	x20, xzr, [x19]
     778:	mov	x0, x19
     77c:	strb	wzr, [x19, #16]
     780:	ldp	x19, x20, [sp, #16]
     784:	ldp	x21, x22, [sp, #32]
     788:	ldp	x29, x30, [sp], #64
     78c:	ret
     790:	cbz	x21, 758 <_ZL9getCPUStrv+0xb8>
     794:	b	7f4 <_ZL9getCPUStrv+0x154>
     798:	add	x1, sp, #0x38
     79c:	mov	x0, x19
     7a0:	mov	x2, #0x0                   	// #0
     7a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     7a8:	mov	x20, x0
     7ac:	str	x0, [x19]
     7b0:	ldr	x1, [sp, #56]
     7b4:	str	x1, [x19, #16]
     7b8:	mov	x0, x20
     7bc:	mov	x2, x21
     7c0:	mov	x1, x22
     7c4:	bl	0 <memcpy>
     7c8:	ldr	x20, [x19]
     7cc:	ldr	x0, [sp, #56]
     7d0:	b	70c <_ZL9getCPUStrv+0x6c>
     7d4:	add	x1, sp, #0x38
     7d8:	mov	x0, x19
     7dc:	mov	x2, #0x0                   	// #0
     7e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     7e4:	mov	x20, x0
     7e8:	str	x0, [x19]
     7ec:	ldr	x1, [sp, #56]
     7f0:	str	x1, [x19, #16]
     7f4:	mov	x2, x21
     7f8:	mov	x0, x20
     7fc:	mov	x1, x22
     800:	bl	0 <memcpy>
     804:	ldr	x20, [x19]
     808:	ldr	x21, [sp, #56]
     80c:	b	758 <_ZL9getCPUStrv+0xb8>
     810:	cbz	x1, 70c <_ZL9getCPUStrv+0x6c>
     814:	b	7b8 <_ZL9getCPUStrv+0x118>
     818:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     81c:	add	x0, x0, #0x0
     820:	bl	0 <_ZSt19__throw_logic_errorPKc>
     824:	nop

0000000000000828 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
     828:	stp	x29, x30, [sp, #-32]!
     82c:	mov	x29, sp
     830:	str	x19, [sp, #16]
     834:	mov	x19, x0
     838:	bl	0 <_ZN4llvm4errsEv>
     83c:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     840:	add	x1, x1, #0x0
     844:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     848:	ldp	x1, x2, [x19]
     84c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     850:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     854:	add	x1, x1, #0x0
     858:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     85c:	mov	w0, #0x1                   	// #1
     860:	bl	0 <exit>
     864:	nop

0000000000000868 <_ZL14getFeaturesStrv>:
     868:	stp	x29, x30, [sp, #-128]!
     86c:	mov	x2, #0x0                   	// #0
     870:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     874:	mov	x29, sp
     878:	stp	x19, x20, [sp, #16]
     87c:	add	x19, sp, #0x48
     880:	mov	x0, x19
     884:	add	x1, x1, #0x0
     888:	mov	x20, x8
     88c:	stp	x21, x22, [sp, #32]
     890:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     894:	adrp	x21, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     898:	add	x0, x21, #0x0
     89c:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     8a0:	add	x0, x0, #0x608
     8a4:	add	x1, x1, #0x0
     8a8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     8ac:	cbz	w0, 97c <_ZL14getFeaturesStrv+0x114>
     8b0:	add	x21, x21, #0x0
     8b4:	mov	w22, #0x0                   	// #0
     8b8:	mov	x1, #0x0                   	// #0
     8bc:	ldr	x2, [x21, #2200]
     8c0:	ldr	x0, [x21, #2208]
     8c4:	cmp	x2, x0
     8c8:	b.eq	90c <_ZL14getFeaturesStrv+0xa4>  // b.none
     8cc:	nop
     8d0:	lsl	x1, x1, #5
     8d4:	mov	x0, x19
     8d8:	add	x4, x2, x1
     8dc:	mov	w3, #0x1                   	// #1
     8e0:	add	w22, w22, #0x1
     8e4:	ldr	x1, [x2, x1]
     8e8:	ldr	x2, [x4, #8]
     8ec:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     8f0:	ldr	x2, [x21, #2200]
     8f4:	mov	w1, w22
     8f8:	ldr	x0, [x21, #2208]
     8fc:	sub	x0, x0, x2
     900:	asr	x0, x0, #5
     904:	cmp	x0, w22, uxtw
     908:	b.ne	8d0 <_ZL14getFeaturesStrv+0x68>  // b.any
     90c:	mov	x0, x19
     910:	mov	x8, x20
     914:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
     918:	ldp	x19, x21, [sp, #72]
     91c:	cmp	x19, x21
     920:	b.eq	94c <_ZL14getFeaturesStrv+0xe4>  // b.none
     924:	nop
     928:	mov	x1, x19
     92c:	add	x19, x19, #0x20
     930:	ldr	x0, [x1], #16
     934:	cmp	x0, x1
     938:	b.eq	96c <_ZL14getFeaturesStrv+0x104>  // b.none
     93c:	bl	0 <_ZdlPv>
     940:	cmp	x19, x21
     944:	b.ne	928 <_ZL14getFeaturesStrv+0xc0>  // b.any
     948:	ldr	x21, [sp, #72]
     94c:	cbz	x21, 958 <_ZL14getFeaturesStrv+0xf0>
     950:	mov	x0, x21
     954:	bl	0 <_ZdlPv>
     958:	mov	x0, x20
     95c:	ldp	x19, x20, [sp, #16]
     960:	ldp	x21, x22, [sp, #32]
     964:	ldp	x29, x30, [sp], #128
     968:	ret
     96c:	cmp	x21, x19
     970:	b.ne	928 <_ZL14getFeaturesStrv+0xc0>  // b.any
     974:	ldr	x21, [sp, #72]
     978:	b	94c <_ZL14getFeaturesStrv+0xe4>
     97c:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     980:	str	xzr, [sp, #96]
     984:	ldr	q0, [x0]
     988:	add	x0, sp, #0x60
     98c:	stur	q0, [sp, #104]
     990:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     994:	tst	w0, #0xff
     998:	b.ne	9fc <_ZL14getFeaturesStrv+0x194>  // b.any
     99c:	ldr	w0, [sp, #108]
     9a0:	ldr	x2, [sp, #96]
     9a4:	cbz	w0, 9f0 <_ZL14getFeaturesStrv+0x188>
     9a8:	ldr	w1, [sp, #104]
     9ac:	cbz	w1, 9f0 <_ZL14getFeaturesStrv+0x188>
     9b0:	str	x23, [sp, #48]
     9b4:	sub	w23, w1, #0x1
     9b8:	add	x23, x23, #0x1
     9bc:	mov	x22, #0x0                   	// #0
     9c0:	lsl	x23, x23, #3
     9c4:	nop
     9c8:	ldr	x0, [x2, x22]
     9cc:	add	x22, x22, #0x8
     9d0:	cmp	x0, #0x0
     9d4:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     9d8:	b.eq	9e4 <_ZL14getFeaturesStrv+0x17c>  // b.none
     9dc:	bl	0 <free>
     9e0:	ldr	x2, [sp, #96]
     9e4:	cmp	x23, x22
     9e8:	b.ne	9c8 <_ZL14getFeaturesStrv+0x160>  // b.any
     9ec:	ldr	x23, [sp, #48]
     9f0:	mov	x0, x2
     9f4:	bl	0 <free>
     9f8:	b	8b0 <_ZL14getFeaturesStrv+0x48>
     9fc:	ldr	w0, [sp, #104]
     a00:	add	x22, sp, #0x40
     a04:	ldr	x1, [sp, #96]
     a08:	cmp	w0, #0x0
     a0c:	cset	w2, eq  // eq = none
     a10:	mov	x0, x22
     a14:	str	x23, [sp, #48]
     a18:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     a1c:	ldr	w3, [sp, #104]
     a20:	mov	x0, x22
     a24:	ldr	x1, [sp, #96]
     a28:	mov	w2, #0x1                   	// #1
     a2c:	ldr	x22, [sp, #64]
     a30:	add	x1, x1, x3, lsl #3
     a34:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     a38:	ldr	x23, [sp, #64]
     a3c:	cmp	x23, x22
     a40:	b.eq	a8c <_ZL14getFeaturesStrv+0x224>  // b.none
     a44:	ldr	x1, [x22]
     a48:	mov	x0, x19
     a4c:	ldrb	w3, [x1, #8]
     a50:	ldr	x2, [x1], #16
     a54:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     a58:	ldr	x1, [x22, #8]
     a5c:	add	x2, x22, #0x8
     a60:	add	x0, x22, #0x10
     a64:	cmp	x1, #0x0
     a68:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     a6c:	b.ne	a94 <_ZL14getFeaturesStrv+0x22c>  // b.any
     a70:	mov	x22, x0
     a74:	ldr	x1, [x0], #8
     a78:	cmp	x1, #0x0
     a7c:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     a80:	b.eq	a70 <_ZL14getFeaturesStrv+0x208>  // b.none
     a84:	cmp	x23, x22
     a88:	b.ne	a48 <_ZL14getFeaturesStrv+0x1e0>  // b.any
     a8c:	ldr	x23, [sp, #48]
     a90:	b	99c <_ZL14getFeaturesStrv+0x134>
     a94:	mov	x22, x2
     a98:	b	a84 <_ZL14getFeaturesStrv+0x21c>
     a9c:	nop

0000000000000aa0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     aa0:	movi	v0.4s, #0x0
     aa4:	sub	sp, sp, #0x4c0
     aa8:	stp	x29, x30, [sp]
     aac:	mov	x29, sp
     ab0:	stp	x21, x22, [sp, #32]
     ab4:	add	x21, sp, #0x190
     ab8:	add	x5, x21, #0x20
     abc:	add	x4, x21, #0x50
     ac0:	add	x3, x21, #0x70
     ac4:	add	x2, x21, #0xa8
     ac8:	str	w1, [sp, #108]
     acc:	mov	x1, #0x400000000           	// #17179869184
     ad0:	stp	x27, x28, [sp, #80]
     ad4:	add	x28, sp, #0xa0
     ad8:	stp	x19, x20, [sp, #16]
     adc:	mov	x19, x0
     ae0:	mov	x0, x28
     ae4:	stp	x23, x24, [sp, #48]
     ae8:	add	x22, sp, #0x300
     aec:	stp	x25, x26, [sp, #64]
     af0:	adrp	x25, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     af4:	str	q0, [sp, #400]
     af8:	stp	x5, xzr, [sp, #416]
     afc:	strb	wzr, [sp, #432]
     b00:	str	xzr, [sp, #448]
     b04:	str	wzr, [sp, #456]
     b08:	stp	x4, xzr, [sp, #464]
     b0c:	strb	wzr, [sp, #480]
     b10:	stp	x3, xzr, [sp, #496]
     b14:	strb	wzr, [sp, #512]
     b18:	str	q0, [sp, #528]
     b1c:	str	xzr, [sp, #544]
     b20:	str	x2, [sp, #552]
     b24:	str	x1, [sp, #560]
     b28:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     b2c:	add	x6, sp, #0x300
     b30:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     b34:	add	x0, x0, #0x0
     b38:	mov	x3, #0x2                   	// #2
     b3c:	ldp	x2, x1, [x19]
     b40:	stp	x0, x3, [x6, #16]
     b44:	add	x0, sp, #0x220
     b48:	stp	x2, x1, [x6]
     b4c:	add	x4, x25, #0x0
     b50:	add	x8, sp, #0xa8
     b54:	ldp	x10, x11, [x0, #224]
     b58:	mov	x2, x28
     b5c:	ldp	x6, x7, [x0, #240]
     b60:	mov	x1, x21
     b64:	add	x0, sp, #0x80
     b68:	mov	x5, #0x0                   	// #0
     b6c:	mov	w3, #0x1                   	// #1
     b70:	stp	x10, x11, [sp, #128]
     b74:	stp	x6, x7, [sp, #144]
     b78:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     b7c:	ldr	x0, [sp, #168]
     b80:	cbz	x0, 1474 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9d4>
     b84:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     b88:	mov	x2, #0x3                   	// #3
     b8c:	add	x1, x1, #0x0
     b90:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     b94:	mov	x26, x0
     b98:	cbz	x0, 145c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9bc>
     b9c:	add	x24, sp, #0xd0
     ba0:	add	x20, sp, #0xf0
     ba4:	ldr	x2, [sp, #168]
     ba8:	add	x3, x24, #0x10
     bac:	mov	x1, x20
     bb0:	mov	x0, x22
     bb4:	str	xzr, [sp, #168]
     bb8:	stp	x3, xzr, [sp, #208]
     bbc:	strb	wzr, [sp, #224]
     bc0:	str	x2, [sp, #240]
     bc4:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     bc8:	ldr	x19, [sp, #240]
     bcc:	cbz	x19, be4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x144>
     bd0:	mov	x0, x19
     bd4:	bl	0 <_ZN4llvm6ModuleD1Ev>
     bd8:	mov	x0, x19
     bdc:	mov	x1, #0x2c8                 	// #712
     be0:	bl	0 <_ZdlPvm>
     be4:	adrp	x19, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     be8:	add	x4, x19, #0x0
     bec:	add	x4, x4, #0x710
     bf0:	mov	x1, #0x0                   	// #0
     bf4:	ldr	x2, [sp, #1008]
     bf8:	add	x0, x22, #0xe8
     bfc:	ldr	x3, [x4, #136]
     c00:	ldr	x4, [x4, #144]
     c04:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     c08:	mov	x8, x20
     c0c:	bl	6a0 <_ZL9getCPUStrv>
     c10:	ldp	x3, x4, [sp, #240]
     c14:	mov	x1, #0x0                   	// #0
     c18:	ldr	x2, [sp, #1040]
     c1c:	add	x0, x22, #0x108
     c20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     c24:	ldr	x0, [sp, #240]
     c28:	add	x1, x20, #0x10
     c2c:	cmp	x0, x1
     c30:	b.eq	c38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x198>  // b.none
     c34:	bl	0 <_ZdlPv>
     c38:	add	x23, sp, #0xb8
     c3c:	add	x1, x25, #0x0
     c40:	mov	x0, x23
     c44:	mov	x2, #0x0                   	// #0
     c48:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     c4c:	add	x0, x19, #0x0
     c50:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
     c54:	add	x0, x0, #0x608
     c58:	add	x1, x1, #0x0
     c5c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     c60:	cbz	w0, 12c0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x820>
     c64:	add	x19, x19, #0x0
     c68:	mov	x1, #0x0                   	// #0
     c6c:	mov	w25, #0x0                   	// #0
     c70:	ldr	x2, [x19, #2200]
     c74:	ldr	x0, [x19, #2208]
     c78:	cmp	x0, x2
     c7c:	b.eq	cbc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x21c>  // b.none
     c80:	lsl	x1, x1, #5
     c84:	mov	x0, x23
     c88:	add	x4, x2, x1
     c8c:	mov	w3, #0x1                   	// #1
     c90:	add	w25, w25, #0x1
     c94:	ldr	x1, [x2, x1]
     c98:	ldr	x2, [x4, #8]
     c9c:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     ca0:	ldr	x2, [x19, #2200]
     ca4:	mov	w1, w25
     ca8:	ldr	x0, [x19, #2208]
     cac:	sub	x0, x0, x2
     cb0:	asr	x0, x0, #5
     cb4:	cmp	x0, w25, uxtw
     cb8:	b.ne	c80 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1e0>  // b.any
     cbc:	ldp	x25, x27, [sp, #184]
     cc0:	mov	x23, #0x0                   	// #0
     cc4:	sub	x0, x27, x25
     cc8:	cmp	xzr, x0, asr #5
     ccc:	asr	x1, x0, #5
     cd0:	b.eq	cec <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x24c>  // b.none
     cd4:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
     cd8:	cmp	x1, x2
     cdc:	b.hi	148c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9ec>  // b.pmore
     ce0:	bl	0 <_Znwm>
     ce4:	mov	x23, x0
     ce8:	ldp	x25, x27, [sp, #184]
     cec:	mov	x19, x23
     cf0:	cmp	x25, x27
     cf4:	b.ne	d24 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x284>  // b.any
     cf8:	b	1380 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8e0>
     cfc:	cmp	x4, #0x1
     d00:	b.ne	1278 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7d8>  // b.any
     d04:	ldrb	w1, [x5]
     d08:	strb	w1, [x19, #16]
     d0c:	str	x4, [x19, #8]
     d10:	add	x25, x25, #0x20
     d14:	strb	wzr, [x0, x4]
     d18:	cmp	x27, x25
     d1c:	add	x19, x19, #0x20
     d20:	b.eq	da0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x300>  // b.none
     d24:	add	x0, x19, #0x10
     d28:	str	x0, [x19]
     d2c:	ldp	x5, x4, [x25]
     d30:	cmn	x5, x4
     d34:	ccmp	x5, #0x0, #0x0, ne  // ne = any
     d38:	b.eq	1418 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x978>  // b.none
     d3c:	str	x4, [sp, #240]
     d40:	cmp	x4, #0xf
     d44:	b.ls	cfc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x25c>  // b.plast
     d48:	mov	x1, x20
     d4c:	mov	x0, x19
     d50:	mov	x2, #0x0                   	// #0
     d54:	str	x5, [sp, #96]
     d58:	str	x4, [sp, #112]
     d5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     d60:	ldr	x5, [sp, #96]
     d64:	str	x0, [x19]
     d68:	ldr	x4, [sp, #112]
     d6c:	ldr	x1, [sp, #240]
     d70:	str	x1, [x19, #16]
     d74:	mov	x2, x4
     d78:	mov	x1, x5
     d7c:	bl	0 <memcpy>
     d80:	add	x25, x25, #0x20
     d84:	ldr	x0, [x19]
     d88:	cmp	x27, x25
     d8c:	ldr	x4, [sp, #240]
     d90:	str	x4, [x19, #8]
     d94:	add	x19, x19, #0x20
     d98:	strb	wzr, [x0, x4]
     d9c:	b.ne	d24 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x284>  // b.any
     da0:	ldp	x25, x27, [sp, #184]
     da4:	sub	x0, x19, x23
     da8:	asr	x0, x0, #5
     dac:	str	x0, [sp, #96]
     db0:	cmp	x25, x27
     db4:	b.eq	ddc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x33c>  // b.none
     db8:	mov	x2, x25
     dbc:	add	x25, x25, #0x20
     dc0:	ldr	x0, [x2], #16
     dc4:	cmp	x0, x2
     dc8:	b.eq	1280 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7e0>  // b.none
     dcc:	bl	0 <_ZdlPv>
     dd0:	cmp	x25, x27
     dd4:	b.ne	db8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>  // b.any
     dd8:	ldr	x27, [sp, #184]
     ddc:	cbz	x27, de8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x348>
     de0:	mov	x0, x27
     de4:	bl	0 <_ZdlPv>
     de8:	ldr	x27, [sp, #1064]
     dec:	ldr	w1, [sp, #1072]
     df0:	add	x25, x27, x1, lsl #5
     df4:	cmp	x27, x25
     df8:	b.eq	e1c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x37c>  // b.none
     dfc:	sub	x25, x25, #0x20
     e00:	mov	x3, x25
     e04:	ldr	x0, [x3], #16
     e08:	cmp	x0, x3
     e0c:	b.eq	df4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x354>  // b.none
     e10:	bl	0 <_ZdlPv>
     e14:	cmp	x27, x25
     e18:	b.ne	dfc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>  // b.any
     e1c:	ldr	x1, [sp, #96]
     e20:	str	wzr, [sp, #1072]
     e24:	ldr	w0, [sp, #1076]
     e28:	cmp	x0, x1
     e2c:	b.cc	1338 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x898>  // b.lo, b.ul, b.last
     e30:	ldr	x3, [sp, #1064]
     e34:	mov	x0, #0x0                   	// #0
     e38:	cmp	x23, x19
     e3c:	mov	x1, #0x0                   	// #0
     e40:	add	x25, x3, x0
     e44:	b.eq	1358 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8b8>  // b.none
     e48:	mov	x27, x23
     e4c:	b	e84 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3e4>
     e50:	cmp	x4, #0x1
     e54:	ldr	x0, [x25]
     e58:	b.ne	1290 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7f0>  // b.any
     e5c:	ldrb	w1, [x6]
     e60:	strb	w1, [x0]
     e64:	ldr	x0, [x25]
     e68:	ldr	x4, [sp, #240]
     e6c:	str	x4, [x25, #8]
     e70:	strb	wzr, [x0, x4]
     e74:	add	x27, x27, #0x20
     e78:	cmp	x19, x27
     e7c:	add	x25, x25, #0x20
     e80:	b.eq	ef8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x458>  // b.none
     e84:	add	x0, x25, #0x10
     e88:	str	x0, [x25]
     e8c:	ldp	x6, x4, [x27]
     e90:	cmn	x6, x4
     e94:	ccmp	x6, #0x0, #0x0, ne  // ne = any
     e98:	b.eq	1418 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x978>  // b.none
     e9c:	str	x4, [sp, #240]
     ea0:	cmp	x4, #0xf
     ea4:	b.ls	e50 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3b0>  // b.plast
     ea8:	mov	x1, x20
     eac:	mov	x0, x25
     eb0:	mov	x2, #0x0                   	// #0
     eb4:	stp	x6, x4, [sp, #112]
     eb8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     ebc:	ldp	x6, x4, [sp, #112]
     ec0:	str	x0, [x25]
     ec4:	ldr	x1, [sp, #240]
     ec8:	str	x1, [x25, #16]
     ecc:	mov	x2, x4
     ed0:	mov	x1, x6
     ed4:	bl	0 <memcpy>
     ed8:	add	x27, x27, #0x20
     edc:	ldr	x0, [x25]
     ee0:	cmp	x19, x27
     ee4:	ldr	x4, [sp, #240]
     ee8:	str	x4, [x25, #8]
     eec:	add	x25, x25, #0x20
     ef0:	strb	wzr, [x0, x4]
     ef4:	b.ne	e84 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3e4>  // b.any
     ef8:	ldr	x2, [sp, #96]
     efc:	ldr	w0, [sp, #1072]
     f00:	ldr	w1, [sp, #1076]
     f04:	add	x0, x0, x2
     f08:	cmp	x0, x1
     f0c:	b.hi	143c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x99c>  // b.pmore
     f10:	mov	x25, x23
     f14:	str	w0, [sp, #1072]
     f18:	mov	x1, x25
     f1c:	add	x25, x25, #0x20
     f20:	ldr	x0, [x1], #16
     f24:	cmp	x0, x1
     f28:	b.eq	12a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x804>  // b.none
     f2c:	bl	0 <_ZdlPv>
     f30:	cmp	x25, x19
     f34:	b.ne	f18 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x478>  // b.any
     f38:	cbz	x23, f44 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a4>
     f3c:	mov	x0, x23
     f40:	bl	0 <_ZdlPv>
     f44:	mov	w1, #0x1                   	// #1
     f48:	mov	x0, #0x1010                	// #4112
     f4c:	str	w1, [sp, #776]
     f50:	str	x24, [sp, #784]
     f54:	bl	0 <_Znwm>
     f58:	mov	x1, #0x0                   	// #0
     f5c:	mov	x19, x0
     f60:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
     f64:	str	x19, [sp, #240]
     f68:	mov	x1, x20
     f6c:	mov	x0, x22
     f70:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
     f74:	ldr	x0, [sp, #240]
     f78:	cbz	x0, f88 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4e8>
     f7c:	ldr	x1, [x0]
     f80:	ldr	x1, [x1, #8]
     f84:	blr	x1
     f88:	ldr	w0, [sp, #108]
     f8c:	mov	x8, x20
     f90:	str	w0, [sp, #792]
     f94:	bl	60 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     f98:	ldrb	w8, [sp, #256]
     f9c:	add	x1, x20, #0x40
     fa0:	ldrb	w4, [sp, #848]
     fa4:	add	x0, x22, #0x80
     fa8:	ldr	x2, [sp, #856]
     fac:	bfxil	w4, w8, #0, #2
     fb0:	ldrh	w10, [sp, #240]
     fb4:	ldp	x3, x8, [sp, #264]
     fb8:	and	x2, x2, #0xff800000
     fbc:	ldrh	w6, [sp, #832]
     fc0:	ldrb	w9, [sp, #248]
     fc4:	ldrh	w7, [sp, #296]
     fc8:	ldrb	w5, [sp, #840]
     fcc:	bfxil	w6, w10, #0, #9
     fd0:	and	x3, x3, #0xffffffff007fffff
     fd4:	ldr	w11, [sp, #244]
     fd8:	orr	x2, x2, x3
     fdc:	ldrh	w3, [sp, #888]
     fe0:	bfxil	w5, w9, #0, #3
     fe4:	ldr	w10, [sp, #252]
     fe8:	ldr	w9, [sp, #260]
     fec:	bfxil	w3, w7, #0, #12
     ff0:	strh	w6, [sp, #832]
     ff4:	ldr	w6, [sp, #300]
     ff8:	ldr	x7, [sp, #288]
     ffc:	str	w11, [sp, #836]
    1000:	ldr	d0, [sp, #280]
    1004:	strb	w5, [sp, #840]
    1008:	str	w10, [sp, #844]
    100c:	strb	w4, [sp, #848]
    1010:	str	w9, [sp, #852]
    1014:	str	x2, [sp, #856]
    1018:	str	x8, [sp, #864]
    101c:	str	d0, [sp, #872]
    1020:	str	x7, [sp, #880]
    1024:	strh	w3, [sp, #888]
    1028:	str	w6, [sp, #892]
    102c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1030:	add	x1, x20, #0x60
    1034:	add	x0, x22, #0xa0
    1038:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    103c:	add	x1, x20, #0x80
    1040:	add	x0, x22, #0xc0
    1044:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1048:	ldp	x19, x23, [sp, #368]
    104c:	cmp	x19, x23
    1050:	b.eq	107c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5dc>  // b.none
    1054:	nop
    1058:	mov	x1, x19
    105c:	add	x19, x19, #0x20
    1060:	ldr	x0, [x1], #16
    1064:	cmp	x0, x1
    1068:	b.eq	12b0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x810>  // b.none
    106c:	bl	0 <_ZdlPv>
    1070:	cmp	x19, x23
    1074:	b.ne	1058 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5b8>  // b.any
    1078:	ldr	x23, [sp, #368]
    107c:	cbz	x23, 1088 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5e8>
    1080:	mov	x0, x23
    1084:	bl	0 <_ZdlPv>
    1088:	ldr	x0, [sp, #336]
    108c:	add	x1, x20, #0x70
    1090:	cmp	x0, x1
    1094:	b.eq	109c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5fc>  // b.none
    1098:	bl	0 <_ZdlPv>
    109c:	ldr	x0, [sp, #304]
    10a0:	add	x1, x20, #0x50
    10a4:	cmp	x0, x1
    10a8:	b.eq	10b0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x610>  // b.none
    10ac:	bl	0 <_ZdlPv>
    10b0:	mov	x0, x22
    10b4:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
    10b8:	mov	x1, x0
    10bc:	mov	x0, x22
    10c0:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
    10c4:	mov	x19, x0
    10c8:	cbz	x0, 1424 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x984>
    10cc:	ldr	x2, [x0]
    10d0:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    10d4:	add	x1, x1, #0x0
    10d8:	ldr	x3, [x2, #112]
    10dc:	cmp	x3, x1
    10e0:	b.ne	1374 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8d4>  // b.any
    10e4:	ldr	x2, [x2, #120]
    10e8:	mov	x0, x19
    10ec:	mov	w1, #0x0                   	// #0
    10f0:	adrp	x20, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    10f4:	add	x20, x20, #0x0
    10f8:	mov	x23, #0x3e00                	// #15872
    10fc:	blr	x2
    1100:	ldr	x2, [x19]
    1104:	mov	x1, x26
    1108:	mov	x0, x19
    110c:	ldr	x2, [x2, #128]
    1110:	blr	x2
    1114:	mov	x25, x0
    1118:	ldr	w1, [sp, #108]
    111c:	cmp	w1, #0x0
    1120:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1124:	add	x1, x1, #0x0
    1128:	csel	x20, x20, x1, eq  // eq = none
    112c:	mov	x1, #0x1f00                	// #7936
    1130:	add	x26, x20, x1
    1134:	mov	x27, x1
    1138:	add	x2, x20, x23
    113c:	add	x1, x20, x27
    1140:	mov	x0, x20
    1144:	mov	w3, #0x40                  	// #64
    1148:	add	x20, x20, #0x100
    114c:	blr	x25
    1150:	cmp	x26, x20
    1154:	b.ne	1138 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x698>  // b.any
    1158:	ldr	x2, [x19]
    115c:	mov	x0, x19
    1160:	mov	w1, #0x1                   	// #1
    1164:	add	x24, x24, #0x10
    1168:	ldr	x2, [x2, #120]
    116c:	blr	x2
    1170:	ldr	x1, [x19]
    1174:	mov	x0, x19
    1178:	ldr	x1, [x1, #16]
    117c:	blr	x1
    1180:	mov	x0, x22
    1184:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
    1188:	ldr	x0, [sp, #208]
    118c:	cmp	x0, x24
    1190:	b.eq	1198 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6f8>  // b.none
    1194:	bl	0 <_ZdlPv>
    1198:	ldr	x19, [sp, #168]
    119c:	cbz	x19, 11b4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x714>
    11a0:	mov	x0, x19
    11a4:	bl	0 <_ZN4llvm6ModuleD1Ev>
    11a8:	mov	x0, x19
    11ac:	mov	x1, #0x2c8                 	// #712
    11b0:	bl	0 <_ZdlPvm>
    11b4:	mov	x0, x28
    11b8:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    11bc:	ldr	w19, [sp, #560]
    11c0:	mov	w0, #0x30                  	// #48
    11c4:	ldr	x20, [sp, #552]
    11c8:	umaddl	x19, w19, w0, x20
    11cc:	cmp	x20, x19
    11d0:	b.eq	11fc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x75c>  // b.none
    11d4:	nop
    11d8:	ldur	x0, [x19, #-32]
    11dc:	sub	x19, x19, #0x30
    11e0:	add	x1, x19, #0x20
    11e4:	cmp	x0, x1
    11e8:	b.eq	1298 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7f8>  // b.none
    11ec:	bl	0 <_ZdlPv>
    11f0:	cmp	x20, x19
    11f4:	b.ne	11d8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x738>  // b.any
    11f8:	ldr	x19, [sp, #552]
    11fc:	add	x0, x21, #0xa8
    1200:	cmp	x19, x0
    1204:	b.eq	1210 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x770>  // b.none
    1208:	mov	x0, x19
    120c:	bl	0 <free>
    1210:	ldr	x0, [sp, #528]
    1214:	cbz	x0, 121c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x77c>
    1218:	bl	0 <_ZdlPv>
    121c:	ldr	x0, [sp, #496]
    1220:	add	x1, x21, #0x70
    1224:	cmp	x0, x1
    1228:	b.eq	1230 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x790>  // b.none
    122c:	bl	0 <_ZdlPv>
    1230:	ldr	x0, [sp, #464]
    1234:	add	x1, x21, #0x50
    1238:	cmp	x0, x1
    123c:	b.eq	1244 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7a4>  // b.none
    1240:	bl	0 <_ZdlPv>
    1244:	ldr	x0, [sp, #416]
    1248:	add	x21, x21, #0x20
    124c:	cmp	x0, x21
    1250:	b.eq	1258 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7b8>  // b.none
    1254:	bl	0 <_ZdlPv>
    1258:	ldp	x29, x30, [sp]
    125c:	ldp	x19, x20, [sp, #16]
    1260:	ldp	x21, x22, [sp, #32]
    1264:	ldp	x23, x24, [sp, #48]
    1268:	ldp	x25, x26, [sp, #64]
    126c:	ldp	x27, x28, [sp, #80]
    1270:	add	sp, sp, #0x4c0
    1274:	ret
    1278:	cbz	x4, d0c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x26c>
    127c:	b	d74 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d4>
    1280:	cmp	x25, x27
    1284:	b.ne	db8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>  // b.any
    1288:	ldr	x27, [sp, #184]
    128c:	b	ddc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x33c>
    1290:	cbz	x4, e6c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3cc>
    1294:	b	ecc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x42c>
    1298:	cmp	x20, x19
    129c:	b.ne	11d8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x738>  // b.any
    12a0:	b	11f8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x758>
    12a4:	cmp	x25, x19
    12a8:	b.ne	f18 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x478>  // b.any
    12ac:	b	f38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>
    12b0:	cmp	x23, x19
    12b4:	b.ne	1058 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5b8>  // b.any
    12b8:	ldr	x23, [sp, #368]
    12bc:	b	107c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5dc>
    12c0:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    12c4:	str	xzr, [sp, #240]
    12c8:	ldr	q0, [x0]
    12cc:	mov	x0, x20
    12d0:	stur	q0, [sp, #248]
    12d4:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
    12d8:	tst	w0, #0xff
    12dc:	b.ne	1388 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8e8>  // b.any
    12e0:	ldr	w0, [sp, #252]
    12e4:	ldr	x2, [sp, #240]
    12e8:	cbz	w0, 132c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x88c>
    12ec:	ldr	w1, [sp, #248]
    12f0:	cbz	w1, 132c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x88c>
    12f4:	sub	w1, w1, #0x1
    12f8:	mov	x25, #0x0                   	// #0
    12fc:	add	x1, x1, #0x1
    1300:	lsl	x27, x1, #3
    1304:	nop
    1308:	ldr	x0, [x2, x25]
    130c:	cmp	x0, #0x0
    1310:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    1314:	b.eq	1320 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x880>  // b.none
    1318:	bl	0 <free>
    131c:	ldr	x2, [sp, #240]
    1320:	add	x25, x25, #0x8
    1324:	cmp	x27, x25
    1328:	b.ne	1308 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x868>  // b.any
    132c:	mov	x0, x2
    1330:	bl	0 <free>
    1334:	b	c64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c4>
    1338:	add	x0, x22, #0x128
    133c:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1340:	ldr	w1, [sp, #1072]
    1344:	cmp	x23, x19
    1348:	ldr	x3, [sp, #1064]
    134c:	lsl	x0, x1, #5
    1350:	add	x25, x3, x0
    1354:	b.ne	e48 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a8>  // b.any
    1358:	ldr	x2, [sp, #96]
    135c:	ldr	w0, [sp, #1076]
    1360:	add	x25, x2, x1
    1364:	cmp	x25, x0
    1368:	b.hi	143c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x99c>  // b.pmore
    136c:	str	w25, [sp, #1072]
    1370:	b	f38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>
    1374:	blr	x3
    1378:	ldr	x2, [x19]
    137c:	b	10e4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x644>
    1380:	str	xzr, [sp, #96]
    1384:	b	ddc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x33c>
    1388:	ldr	w0, [sp, #248]
    138c:	add	x25, sp, #0xb0
    1390:	ldr	x1, [sp, #240]
    1394:	cmp	w0, #0x0
    1398:	cset	w2, eq  // eq = none
    139c:	mov	x0, x25
    13a0:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    13a4:	ldr	w3, [sp, #248]
    13a8:	mov	x0, x25
    13ac:	ldr	x1, [sp, #240]
    13b0:	mov	w2, #0x1                   	// #1
    13b4:	ldr	x27, [sp, #176]
    13b8:	add	x1, x1, x3, lsl #3
    13bc:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    13c0:	ldr	x25, [sp, #176]
    13c4:	cmp	x27, x25
    13c8:	b.eq	12e0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x840>  // b.none
    13cc:	ldr	x1, [x27]
    13d0:	mov	x0, x23
    13d4:	ldrb	w3, [x1, #8]
    13d8:	ldr	x2, [x1], #16
    13dc:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    13e0:	ldr	x1, [x27, #8]
    13e4:	add	x0, x27, #0x8
    13e8:	cmp	x1, #0x0
    13ec:	ccmn	x1, #0x8, #0x4, ne  // ne = any
    13f0:	b.ne	1408 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x968>  // b.any
    13f4:	nop
    13f8:	ldr	x1, [x0, #8]!
    13fc:	cmp	x1, #0x0
    1400:	ccmn	x1, #0x8, #0x4, ne  // ne = any
    1404:	b.eq	13f8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x958>  // b.none
    1408:	cmp	x25, x0
    140c:	b.eq	12e0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x840>  // b.none
    1410:	mov	x27, x0
    1414:	b	13d0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x930>
    1418:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    141c:	add	x0, x0, #0x0
    1420:	bl	0 <_ZSt19__throw_logic_errorPKc>
    1424:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1428:	add	x1, x1, #0x0
    142c:	mov	x0, x20
    1430:	bl	5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1434:	mov	x0, x20
    1438:	bl	828 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    143c:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1440:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1444:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1448:	add	x3, x3, #0x0
    144c:	add	x1, x1, #0x0
    1450:	add	x0, x0, #0x0
    1454:	mov	w2, #0x43                  	// #67
    1458:	bl	0 <__assert_fail>
    145c:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1460:	add	x1, x1, #0x0
    1464:	mov	x0, x22
    1468:	bl	5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    146c:	mov	x0, x22
    1470:	bl	828 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1474:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1478:	add	x1, x1, #0x0
    147c:	mov	x0, x22
    1480:	bl	5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1484:	mov	x0, x22
    1488:	bl	828 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    148c:	bl	0 <_ZSt17__throw_bad_allocv>

0000000000001490 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
    1490:	movi	v0.4s, #0x0
    1494:	sub	sp, sp, #0x4d0
    1498:	stp	x29, x30, [sp, #32]
    149c:	add	x29, sp, #0x20
    14a0:	stp	x19, x20, [sp, #48]
    14a4:	add	x20, sp, #0x360
    14a8:	add	x5, x20, #0x20
    14ac:	str	x5, [sp, #880]
    14b0:	add	x5, sp, #0x3a0
    14b4:	add	x4, x20, #0x50
    14b8:	add	x3, x20, #0x70
    14bc:	add	x2, x20, #0xa8
    14c0:	stp	x21, x22, [sp, #64]
    14c4:	add	x22, sp, #0x138
    14c8:	stp	x23, x24, [sp, #80]
    14cc:	mov	x21, x0
    14d0:	mov	x0, x22
    14d4:	stp	x25, x26, [sp, #96]
    14d8:	add	x19, sp, #0x2a0
    14dc:	stp	x27, x28, [sp, #112]
    14e0:	stp	x4, xzr, [x5]
    14e4:	stp	x3, xzr, [x5, #32]
    14e8:	str	w1, [sp, #148]
    14ec:	mov	x1, #0x400000000           	// #17179869184
    14f0:	str	x8, [sp, #200]
    14f4:	str	x22, [sp, #232]
    14f8:	str	q0, [sp, #864]
    14fc:	str	xzr, [sp, #888]
    1500:	strb	wzr, [sp, #896]
    1504:	str	xzr, [sp, #912]
    1508:	str	wzr, [sp, #920]
    150c:	strb	wzr, [sp, #944]
    1510:	strb	wzr, [sp, #976]
    1514:	str	q0, [sp, #992]
    1518:	str	xzr, [sp, #1008]
    151c:	str	x2, [sp, #1016]
    1520:	str	x1, [sp, #1024]
    1524:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
    1528:	add	x6, sp, #0x2a0
    152c:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1530:	add	x0, x0, #0x0
    1534:	mov	x3, #0x2                   	// #2
    1538:	ldp	x2, x1, [x21]
    153c:	stp	x0, x3, [x6, #16]
    1540:	add	x0, sp, #0x290
    1544:	stp	x2, x1, [x6]
    1548:	add	x8, sp, #0x140
    154c:	mov	x2, x22
    1550:	ldp	x10, x11, [x0, #16]
    1554:	mov	x1, x20
    1558:	ldp	x6, x7, [x0, #32]
    155c:	adrp	x4, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1560:	add	x0, sp, #0x110
    1564:	add	x4, x4, #0x0
    1568:	mov	x5, #0x0                   	// #0
    156c:	mov	w3, #0x1                   	// #1
    1570:	stp	x10, x11, [sp, #272]
    1574:	stp	x6, x7, [sp, #288]
    1578:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
    157c:	ldr	x21, [sp, #320]
    1580:	cbz	x21, 1f60 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xad0>
    1584:	bl	0 <_ZN4llvm4errsEv>
    1588:	mov	x1, x0
    158c:	mov	x2, #0x0                   	// #0
    1590:	mov	x0, x21
    1594:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
    1598:	tst	w0, #0xff
    159c:	b.ne	1f60 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xad0>  // b.any
    15a0:	ldr	x2, [sp, #320]
    15a4:	add	x22, sp, #0x1d0
    15a8:	mov	x0, x22
    15ac:	mov	w3, #0x104                 	// #260
    15b0:	add	x2, x2, #0xf0
    15b4:	mov	x1, x19
    15b8:	add	x23, sp, #0x170
    15bc:	add	x21, sp, #0x208
    15c0:	str	x21, [sp, #136]
    15c4:	add	x24, sp, #0x1b0
    15c8:	str	x22, [sp, #216]
    15cc:	str	x23, [sp, #240]
    15d0:	str	x2, [sp, #672]
    15d4:	str	xzr, [sp, #680]
    15d8:	strh	w3, [sp, #688]
    15dc:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    15e0:	mov	x8, x21
    15e4:	bl	60 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    15e8:	add	x4, x23, #0x10
    15ec:	adrp	x21, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    15f0:	add	x3, x21, #0x0
    15f4:	mov	x2, x23
    15f8:	add	x0, x3, #0x798
    15fc:	mov	x1, x22
    1600:	str	x3, [sp, #128]
    1604:	add	x22, sp, #0x190
    1608:	stp	x4, xzr, [sp, #368]
    160c:	strb	wzr, [sp, #384]
    1610:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
    1614:	ldr	x1, [sp, #320]
    1618:	mov	x23, x0
    161c:	mov	x8, x22
    1620:	ldp	x26, x25, [x1, #240]
    1624:	bl	6a0 <_ZL9getCPUStrv>
    1628:	mov	x8, x24
    162c:	ldp	x28, x27, [sp, #400]
    1630:	bl	868 <_ZL14getFeaturesStrv>
    1634:	ldr	x3, [sp, #128]
    1638:	ldp	x4, x5, [sp, #432]
    163c:	add	x3, x3, #0x8f0
    1640:	ldrh	w0, [x3, #8]
    1644:	cbnz	w0, 19e0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x550>
    1648:	add	x21, x21, #0x0
    164c:	mov	w3, #0x0                   	// #0
    1650:	mov	w1, #0x0                   	// #0
    1654:	ldrh	w0, [x21, #2904]
    1658:	cbz	w0, 19f4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x564>
    165c:	ldr	w2, [x21, #3032]
    1660:	mov	w0, #0x1                   	// #1
    1664:	stp	x26, x25, [sp, #328]
    1668:	mov	x21, #0x0                   	// #0
    166c:	mov	x25, #0x0                   	// #0
    1670:	ldr	x26, [x23, #88]
    1674:	bfxil	x21, x3, #0, #32
    1678:	bfxil	x25, x2, #0, #32
    167c:	str	x5, [sp, #128]
    1680:	bfi	x21, x1, #32, #8
    1684:	bfi	x25, x0, #32, #8
    1688:	cbz	x26, 1ef4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa64>
    168c:	mov	w2, #0x105                 	// #261
    1690:	add	x0, sp, #0x148
    1694:	add	x1, sp, #0x158
    1698:	str	x4, [sp, #152]
    169c:	stp	x0, xzr, [sp, #344]
    16a0:	mov	x0, x19
    16a4:	strh	w2, [sp, #360]
    16a8:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    16ac:	ldp	x5, x6, [sp, #128]
    16b0:	str	x25, [sp]
    16b4:	ldr	x4, [sp, #152]
    16b8:	strb	wzr, [sp, #16]
    16bc:	ldr	w0, [sp, #148]
    16c0:	mov	x2, x28
    16c4:	str	w0, [sp, #8]
    16c8:	mov	x1, x19
    16cc:	mov	x7, x21
    16d0:	mov	x3, x27
    16d4:	mov	x0, x23
    16d8:	blr	x26
    16dc:	ldr	x2, [sp, #672]
    16e0:	str	x0, [sp, #208]
    16e4:	add	x1, x19, #0x10
    16e8:	cmp	x2, x1
    16ec:	b.eq	16f8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x268>  // b.none
    16f0:	mov	x0, x2
    16f4:	bl	0 <_ZdlPv>
    16f8:	ldr	x4, [sp, #432]
    16fc:	add	x0, x24, #0x10
    1700:	cmp	x4, x0
    1704:	b.eq	1710 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x280>  // b.none
    1708:	mov	x0, x4
    170c:	bl	0 <_ZdlPv>
    1710:	ldr	x0, [sp, #400]
    1714:	add	x1, x22, #0x10
    1718:	cmp	x0, x1
    171c:	b.eq	1724 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x294>  // b.none
    1720:	bl	0 <_ZdlPv>
    1724:	mov	x8, x22
    1728:	bl	6a0 <_ZL9getCPUStrv>
    172c:	ldr	x0, [sp, #400]
    1730:	str	x0, [sp, #224]
    1734:	ldr	x0, [sp, #408]
    1738:	mov	x8, x24
    173c:	str	x0, [sp, #128]
    1740:	bl	868 <_ZL14getFeaturesStrv>
    1744:	ldr	x0, [sp, #320]
    1748:	ldp	x28, x27, [sp, #432]
    174c:	add	x1, x0, #0x18
    1750:	ldr	x21, [x0, #32]
    1754:	str	x1, [sp, #176]
    1758:	cmp	x21, x1
    175c:	b.eq	1a88 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5f8>  // b.none
    1760:	adrp	x23, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1764:	add	x23, x23, #0x0
    1768:	sub	x0, x23, #0xf0
    176c:	str	x0, [sp, #184]
    1770:	add	x0, sp, #0x158
    1774:	str	x0, [sp, #192]
    1778:	stp	x20, x22, [sp, #248]
    177c:	str	x24, [sp, #264]
    1780:	ldr	x0, [x21]
    1784:	tst	w0, #0x4
    1788:	b.ne	1f50 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xac0>  // b.any
    178c:	sub	x0, x21, #0x38
    1790:	bl	0 <_ZNK4llvm8Function10getContextEv>
    1794:	movi	v0.4s, #0x0
    1798:	mov	x25, x0
    179c:	ldr	x0, [x21, #56]
    17a0:	str	x0, [sp, #328]
    17a4:	add	x0, sp, #0x290
    17a8:	add	x1, x19, #0x18
    17ac:	str	wzr, [sp, #696]
    17b0:	str	xzr, [sp, #704]
    17b4:	str	x1, [sp, #712]
    17b8:	str	x1, [sp, #720]
    17bc:	str	xzr, [sp, #728]
    17c0:	strh	wzr, [sp, #736]
    17c4:	strh	wzr, [sp, #738]
    17c8:	str	xzr, [sp, #760]
    17cc:	str	xzr, [sp, #768]
    17d0:	str	q0, [sp, #672]
    17d4:	stur	q0, [x0, #88]
    17d8:	ldr	x0, [sp, #128]
    17dc:	cbnz	x0, 1a00 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x570>
    17e0:	cbnz	x27, 1a40 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5b0>
    17e4:	ldr	x1, [sp, #184]
    17e8:	ldrh	w0, [x1, #8]
    17ec:	cbz	w0, 1808 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x378>
    17f0:	ldr	w0, [x1, #136]
    17f4:	cbz	w0, 1e4c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9bc>
    17f8:	cmp	w0, #0x1
    17fc:	b.eq	1e90 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa00>  // b.none
    1800:	cmp	w0, #0x2
    1804:	b.eq	1ed0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa40>  // b.none
    1808:	ldrh	w1, [x23, #376]
    180c:	cbz	w1, 1838 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a8>
    1810:	ldrb	w0, [x23, #504]
    1814:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1818:	add	x1, x1, #0x0
    181c:	cbnz	w0, 1e3c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9ac>
    1820:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1824:	add	x3, x3, #0x0
    1828:	mov	x4, #0x5                   	// #5
    182c:	mov	x0, x19
    1830:	mov	x2, #0x12                  	// #18
    1834:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1838:	ldrb	w0, [x23, #704]
    183c:	cbnz	w0, 1e1c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x98c>
    1840:	ldrh	w0, [x23, #776]
    1844:	cbz	w0, 1970 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4e0>
    1848:	ldr	x22, [x21, #24]
    184c:	add	x24, x21, #0x10
    1850:	cmp	x22, x24
    1854:	b.eq	1970 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4e0>  // b.none
    1858:	adrp	x6, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    185c:	add	x20, x6, #0x0
    1860:	mov	x5, x21
    1864:	mov	x6, x28
    1868:	mov	x7, x19
    186c:	mov	x28, x27
    1870:	mov	x27, x23
    1874:	mov	x23, x20
    1878:	str	x24, [sp, #152]
    187c:	nop
    1880:	ldr	x0, [x22]
    1884:	tst	w0, #0x4
    1888:	b.ne	1f40 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xab0>  // b.any
    188c:	ldr	x26, [x22, #24]
    1890:	add	x24, x22, #0x10
    1894:	mov	x21, x5
    1898:	mov	w19, #0x2d                  	// #45
    189c:	cmp	x26, x24
    18a0:	b.ne	18b4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x424>  // b.any
    18a4:	b	194c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4bc>
    18a8:	ldr	x26, [x26, #8]
    18ac:	cmp	x24, x26
    18b0:	b.eq	1948 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4b8>  // b.none
    18b4:	ldr	x0, [x26]
    18b8:	tst	w0, #0x4
    18bc:	b.ne	1e70 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9e0>  // b.any
    18c0:	ldurb	w0, [x26, #-8]
    18c4:	cmp	w0, #0x50
    18c8:	b.ne	18a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x418>  // b.any
    18cc:	ldur	x0, [x26, #-48]
    18d0:	cbz	x0, 18a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x418>
    18d4:	ldrb	w1, [x0, #16]
    18d8:	cbnz	w1, 18a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x418>
    18dc:	ldr	w0, [x0, #36]
    18e0:	cmp	w0, #0xf9
    18e4:	ccmp	w0, w19, #0x4, ne  // ne = any
    18e8:	b.ne	18a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x418>  // b.any
    18ec:	ldr	x3, [x27, #904]
    18f0:	mov	x2, #0xe                   	// #14
    18f4:	ldr	x4, [x27, #912]
    18f8:	mov	x1, x23
    18fc:	mov	x0, x25
    1900:	stp	x6, x7, [sp, #160]
    1904:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
    1908:	mov	x20, x0
    190c:	ldr	x1, [x26, #32]
    1910:	sub	x0, x26, #0x18
    1914:	str	x1, [sp, #344]
    1918:	bl	0 <_ZNK4llvm5Value10getContextEv>
    191c:	mov	x1, x0
    1920:	ldr	x0, [sp, #192]
    1924:	mov	x3, x20
    1928:	mov	w2, #0xffffffff            	// #-1
    192c:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
    1930:	str	x0, [sp, #344]
    1934:	str	x0, [x26, #32]
    1938:	ldr	x26, [x26, #8]
    193c:	ldp	x6, x7, [sp, #160]
    1940:	cmp	x24, x26
    1944:	b.ne	18b4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x424>  // b.any
    1948:	mov	x5, x21
    194c:	ldr	x22, [x22, #8]
    1950:	ldr	x0, [sp, #152]
    1954:	cmp	x0, x22
    1958:	b.ne	1880 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3f0>  // b.any
    195c:	mov	x23, x27
    1960:	mov	x21, x5
    1964:	mov	x27, x28
    1968:	mov	x19, x7
    196c:	mov	x28, x6
    1970:	mov	x1, x25
    1974:	mov	x3, x19
    1978:	add	x0, sp, #0x148
    197c:	mov	w2, #0xffffffff            	// #-1
    1980:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
    1984:	str	x0, [x21, #56]
    1988:	add	x26, x19, #0x10
    198c:	ldr	x20, [sp, #704]
    1990:	cbz	x20, 1a6c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5dc>
    1994:	ldr	x1, [x20, #24]
    1998:	mov	x0, x26
    199c:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    19a0:	ldr	x0, [x20, #64]
    19a4:	add	x1, x20, #0x50
    19a8:	ldr	x22, [x20, #16]
    19ac:	cmp	x0, x1
    19b0:	b.eq	19b8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x528>  // b.none
    19b4:	bl	0 <_ZdlPv>
    19b8:	ldr	x0, [x20, #32]
    19bc:	add	x1, x20, #0x30
    19c0:	cmp	x0, x1
    19c4:	b.eq	1a60 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5d0>  // b.none
    19c8:	bl	0 <_ZdlPv>
    19cc:	mov	x0, x20
    19d0:	bl	0 <_ZdlPv>
    19d4:	cbz	x22, 1a6c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5dc>
    19d8:	mov	x20, x22
    19dc:	b	1994 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x504>
    19e0:	add	x21, x21, #0x0
    19e4:	ldr	w3, [x3, #136]
    19e8:	mov	w1, #0x1                   	// #1
    19ec:	ldrh	w0, [x21, #2904]
    19f0:	cbnz	w0, 165c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1cc>
    19f4:	mov	w2, #0x0                   	// #0
    19f8:	mov	w0, #0x0                   	// #0
    19fc:	b	1664 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1d4>
    1a00:	adrp	x26, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1a04:	add	x26, x26, #0x0
    1a08:	mov	x1, x26
    1a0c:	add	x0, x21, #0x38
    1a10:	mov	x2, #0xa                   	// #10
    1a14:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
    1a18:	tst	w0, #0xff
    1a1c:	b.ne	17e0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x350>  // b.any
    1a20:	ldr	x4, [sp, #128]
    1a24:	mov	x1, x26
    1a28:	ldr	x3, [sp, #224]
    1a2c:	mov	x0, x19
    1a30:	mov	x2, #0xa                   	// #10
    1a34:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1a38:	cbz	x27, 17e4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x354>
    1a3c:	nop
    1a40:	mov	x3, x28
    1a44:	mov	x4, x27
    1a48:	mov	x0, x19
    1a4c:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1a50:	mov	x2, #0xf                   	// #15
    1a54:	add	x1, x1, #0x0
    1a58:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1a5c:	b	17e4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x354>
    1a60:	mov	x0, x20
    1a64:	bl	0 <_ZdlPv>
    1a68:	cbnz	x22, 19d8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x548>
    1a6c:	ldr	x21, [x21, #8]
    1a70:	ldr	x0, [sp, #176]
    1a74:	cmp	x0, x21
    1a78:	b.ne	1780 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2f0>  // b.any
    1a7c:	ldp	x20, x22, [sp, #248]
    1a80:	ldr	x24, [sp, #264]
    1a84:	ldr	x28, [sp, #432]
    1a88:	add	x0, x24, #0x10
    1a8c:	cmp	x28, x0
    1a90:	b.eq	1a9c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x60c>  // b.none
    1a94:	mov	x0, x28
    1a98:	bl	0 <_ZdlPv>
    1a9c:	ldr	x0, [sp, #400]
    1aa0:	add	x1, x22, #0x10
    1aa4:	cmp	x0, x1
    1aa8:	b.eq	1ab0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x620>  // b.none
    1aac:	bl	0 <_ZdlPv>
    1ab0:	add	x21, sp, #0x158
    1ab4:	mov	x0, x21
    1ab8:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
    1abc:	mov	x0, #0x118                 	// #280
    1ac0:	bl	0 <_Znwm>
    1ac4:	ldr	x1, [sp, #216]
    1ac8:	mov	x23, x0
    1acc:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
    1ad0:	mov	x1, x23
    1ad4:	mov	x0, x21
    1ad8:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1adc:	ldr	x0, [sp, #208]
    1ae0:	mov	x8, x19
    1ae4:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
    1ae8:	mov	x0, x19
    1aec:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
    1af0:	mov	x1, x0
    1af4:	mov	x0, x21
    1af8:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1afc:	ldr	x3, [sp, #688]
    1b00:	cbz	x3, 1b14 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x684>
    1b04:	mov	x1, x19
    1b08:	mov	x0, x19
    1b0c:	mov	w2, #0x3                   	// #3
    1b10:	blr	x3
    1b14:	ldr	x0, [sp, #208]
    1b18:	mov	x1, x21
    1b1c:	add	x23, x24, #0x10
    1b20:	ldr	x2, [x0]
    1b24:	ldr	x2, [x2, #104]
    1b28:	blr	x2
    1b2c:	mov	x1, x0
    1b30:	mov	x0, x21
    1b34:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1b38:	mov	w0, #0x1                   	// #1
    1b3c:	bl	0 <_ZN4llvm18createVerifierPassEb>
    1b40:	mov	x1, x0
    1b44:	mov	x0, x21
    1b48:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1b4c:	mov	x0, x19
    1b50:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
    1b54:	str	wzr, [sp, #676]
    1b58:	ldr	w0, [sp, #148]
    1b5c:	mov	w2, #0x0                   	// #0
    1b60:	mov	w1, #0x0                   	// #0
    1b64:	str	w0, [sp, #672]
    1b68:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
    1b6c:	mov	x3, x0
    1b70:	mov	w2, #0x1                   	// #1
    1b74:	mov	x1, x21
    1b78:	mov	x0, x19
    1b7c:	str	x3, [sp, #688]
    1b80:	strb	w2, [sp, #715]
    1b84:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
    1b88:	mov	x0, x19
    1b8c:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
    1b90:	adrp	x3, 0 <_ZTVN4llvm18raw_string_ostreamE>
    1b94:	add	x4, x22, #0x10
    1b98:	stp	x4, xzr, [sp, #400]
    1b9c:	add	x4, sp, #0x2a0
    1ba0:	mov	w5, #0x1                   	// #1
    1ba4:	ldr	x3, [x3]
    1ba8:	stp	xzr, xzr, [x4, #16]
    1bac:	mov	w2, #0x0                   	// #0
    1bb0:	add	x3, x3, #0x10
    1bb4:	stp	x3, xzr, [x4]
    1bb8:	mov	x1, x24
    1bbc:	mov	x0, x19
    1bc0:	strb	wzr, [sp, #416]
    1bc4:	stp	x23, xzr, [sp, #432]
    1bc8:	strb	wzr, [sp, #448]
    1bcc:	str	w5, [sp, #704]
    1bd0:	str	x22, [sp, #712]
    1bd4:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
    1bd8:	mov	x1, x0
    1bdc:	mov	x0, x21
    1be0:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1be4:	ldr	x0, [sp, #432]
    1be8:	cmp	x0, x23
    1bec:	b.eq	1bf4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x764>  // b.none
    1bf0:	bl	0 <_ZdlPv>
    1bf4:	ldr	x1, [sp, #320]
    1bf8:	mov	x0, x21
    1bfc:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
    1c00:	ldr	x0, [sp, #680]
    1c04:	ldr	x1, [sp, #696]
    1c08:	cmp	x1, x0
    1c0c:	b.eq	1c18 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x788>  // b.none
    1c10:	mov	x0, x19
    1c14:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    1c18:	ldr	x2, [sp, #200]
    1c1c:	ldr	x1, [sp, #712]
    1c20:	add	x0, x2, #0x10
    1c24:	str	x0, [x2]
    1c28:	ldp	x25, x23, [x1]
    1c2c:	cmn	x25, x23
    1c30:	ccmp	x25, #0x0, #0x0, ne  // ne = any
    1c34:	b.eq	1f78 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xae8>  // b.none
    1c38:	str	x23, [sp, #432]
    1c3c:	cmp	x23, #0xf
    1c40:	b.hi	1f04 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa74>  // b.pmore
    1c44:	cmp	x23, #0x1
    1c48:	b.ne	1efc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa6c>  // b.any
    1c4c:	ldrb	w1, [x25]
    1c50:	strb	w1, [x2, #16]
    1c54:	ldr	x1, [sp, #200]
    1c58:	add	x22, x22, #0x10
    1c5c:	str	x23, [x1, #8]
    1c60:	strb	wzr, [x0, x23]
    1c64:	mov	x0, x19
    1c68:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    1c6c:	ldr	x0, [sp, #400]
    1c70:	cmp	x0, x22
    1c74:	b.eq	1c7c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7ec>  // b.none
    1c78:	bl	0 <_ZdlPv>
    1c7c:	mov	x0, x21
    1c80:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
    1c84:	ldr	x0, [sp, #208]
    1c88:	ldr	x1, [x0]
    1c8c:	ldr	x1, [x1, #8]
    1c90:	blr	x1
    1c94:	ldr	x0, [sp, #240]
    1c98:	add	x1, x0, #0x10
    1c9c:	ldr	x0, [sp, #368]
    1ca0:	cmp	x0, x1
    1ca4:	b.eq	1cac <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x81c>  // b.none
    1ca8:	bl	0 <_ZdlPv>
    1cac:	ldr	x19, [sp, #648]
    1cb0:	ldr	x21, [sp, #656]
    1cb4:	cmp	x19, x21
    1cb8:	b.eq	1ce4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x854>  // b.none
    1cbc:	nop
    1cc0:	mov	x1, x19
    1cc4:	add	x19, x19, #0x20
    1cc8:	ldr	x0, [x1], #16
    1ccc:	cmp	x0, x1
    1cd0:	b.eq	1ec0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa30>  // b.none
    1cd4:	bl	0 <_ZdlPv>
    1cd8:	cmp	x21, x19
    1cdc:	b.ne	1cc0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x830>  // b.any
    1ce0:	ldr	x21, [sp, #648]
    1ce4:	cbz	x21, 1cf0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x860>
    1ce8:	mov	x0, x21
    1cec:	bl	0 <_ZdlPv>
    1cf0:	ldr	x1, [sp, #136]
    1cf4:	ldr	x0, [sp, #616]
    1cf8:	add	x1, x1, #0x70
    1cfc:	cmp	x0, x1
    1d00:	b.eq	1d08 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x878>  // b.none
    1d04:	bl	0 <_ZdlPv>
    1d08:	ldr	x1, [sp, #136]
    1d0c:	ldr	x0, [sp, #584]
    1d10:	add	x1, x1, #0x50
    1d14:	cmp	x0, x1
    1d18:	b.eq	1d20 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x890>  // b.none
    1d1c:	bl	0 <_ZdlPv>
    1d20:	ldr	x1, [sp, #216]
    1d24:	ldr	x0, [sp, #464]
    1d28:	add	x1, x1, #0x10
    1d2c:	cmp	x0, x1
    1d30:	b.eq	1d38 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8a8>  // b.none
    1d34:	bl	0 <_ZdlPv>
    1d38:	ldr	x19, [sp, #320]
    1d3c:	cbz	x19, 1d54 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8c4>
    1d40:	mov	x0, x19
    1d44:	bl	0 <_ZN4llvm6ModuleD1Ev>
    1d48:	mov	x0, x19
    1d4c:	mov	x1, #0x2c8                 	// #712
    1d50:	bl	0 <_ZdlPvm>
    1d54:	ldr	x0, [sp, #232]
    1d58:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    1d5c:	ldr	w19, [sp, #1024]
    1d60:	ldr	x21, [sp, #1016]
    1d64:	mov	w0, #0x30                  	// #48
    1d68:	umaddl	x19, w19, w0, x21
    1d6c:	cmp	x21, x19
    1d70:	b.eq	1d9c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x90c>  // b.none
    1d74:	nop
    1d78:	ldur	x0, [x19, #-32]
    1d7c:	sub	x19, x19, #0x30
    1d80:	add	x1, x19, #0x20
    1d84:	cmp	x0, x1
    1d88:	b.eq	1eb4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa24>  // b.none
    1d8c:	bl	0 <_ZdlPv>
    1d90:	cmp	x21, x19
    1d94:	b.ne	1d78 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8e8>  // b.any
    1d98:	ldr	x19, [sp, #1016]
    1d9c:	add	x0, x20, #0xa8
    1da0:	cmp	x19, x0
    1da4:	b.eq	1db0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x920>  // b.none
    1da8:	mov	x0, x19
    1dac:	bl	0 <free>
    1db0:	ldr	x0, [sp, #992]
    1db4:	cbz	x0, 1dbc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x92c>
    1db8:	bl	0 <_ZdlPv>
    1dbc:	ldr	x0, [sp, #960]
    1dc0:	add	x1, x20, #0x70
    1dc4:	cmp	x0, x1
    1dc8:	b.eq	1dd0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x940>  // b.none
    1dcc:	bl	0 <_ZdlPv>
    1dd0:	ldr	x0, [sp, #928]
    1dd4:	add	x1, x20, #0x50
    1dd8:	cmp	x0, x1
    1ddc:	b.eq	1de4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x954>  // b.none
    1de0:	bl	0 <_ZdlPv>
    1de4:	ldr	x0, [sp, #880]
    1de8:	add	x20, x20, #0x20
    1dec:	cmp	x0, x20
    1df0:	b.eq	1df8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x968>  // b.none
    1df4:	bl	0 <_ZdlPv>
    1df8:	ldp	x29, x30, [sp, #32]
    1dfc:	ldp	x19, x20, [sp, #48]
    1e00:	ldp	x21, x22, [sp, #64]
    1e04:	ldp	x23, x24, [sp, #80]
    1e08:	ldp	x25, x26, [sp, #96]
    1e0c:	ldp	x27, x28, [sp, #112]
    1e10:	ldr	x0, [sp, #200]
    1e14:	add	sp, sp, #0x4d0
    1e18:	ret
    1e1c:	mov	x0, x19
    1e20:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e24:	mov	x3, #0x0                   	// #0
    1e28:	add	x1, x1, #0x0
    1e2c:	mov	x4, #0x0                   	// #0
    1e30:	mov	x2, #0xc                   	// #12
    1e34:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1e38:	b	1840 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3b0>
    1e3c:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e40:	mov	x4, #0x4                   	// #4
    1e44:	add	x3, x3, #0x0
    1e48:	b	182c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x39c>
    1e4c:	mov	x0, x19
    1e50:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e54:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e58:	add	x1, x1, #0x0
    1e5c:	add	x3, x3, #0x0
    1e60:	mov	x4, #0x3                   	// #3
    1e64:	mov	x2, #0xd                   	// #13
    1e68:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1e6c:	b	1808 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x378>
    1e70:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e74:	add	x3, x3, #0x0
    1e78:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e7c:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e80:	add	x1, x1, #0x0
    1e84:	add	x0, x0, #0x0
    1e88:	mov	w2, #0x8b                  	// #139
    1e8c:	bl	0 <__assert_fail>
    1e90:	mov	x0, x19
    1e94:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e98:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1e9c:	add	x1, x1, #0x0
    1ea0:	add	x3, x3, #0x0
    1ea4:	mov	x4, #0x8                   	// #8
    1ea8:	mov	x2, #0xd                   	// #13
    1eac:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1eb0:	b	1808 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x378>
    1eb4:	cmp	x21, x19
    1eb8:	b.ne	1d78 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8e8>  // b.any
    1ebc:	b	1d98 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x908>
    1ec0:	cmp	x21, x19
    1ec4:	b.ne	1cc0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x830>  // b.any
    1ec8:	ldr	x21, [sp, #648]
    1ecc:	b	1ce4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x854>
    1ed0:	mov	x0, x19
    1ed4:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1ed8:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1edc:	add	x1, x1, #0x0
    1ee0:	add	x3, x3, #0x0
    1ee4:	mov	x4, #0x4                   	// #4
    1ee8:	mov	x2, #0xd                   	// #13
    1eec:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1ef0:	b	1808 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x378>
    1ef4:	str	xzr, [sp, #208]
    1ef8:	b	16fc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x26c>
    1efc:	cbz	x23, 1c54 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7c4>
    1f00:	b	1f24 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa94>
    1f04:	mov	x1, x24
    1f08:	mov	x2, #0x0                   	// #0
    1f0c:	ldr	x24, [sp, #200]
    1f10:	mov	x0, x24
    1f14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    1f18:	ldr	x1, [sp, #432]
    1f1c:	str	x0, [x24]
    1f20:	str	x1, [x24, #16]
    1f24:	mov	x2, x23
    1f28:	mov	x1, x25
    1f2c:	bl	0 <memcpy>
    1f30:	ldr	x0, [sp, #200]
    1f34:	ldr	x23, [sp, #432]
    1f38:	ldr	x0, [x0]
    1f3c:	b	1c54 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7c4>
    1f40:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1f44:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1f48:	add	x3, x3, #0x0
    1f4c:	b	1e7c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9ec>
    1f50:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1f54:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1f58:	add	x3, x3, #0x0
    1f5c:	b	1e7c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9ec>
    1f60:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1f64:	add	x1, x1, #0x0
    1f68:	mov	x0, x19
    1f6c:	bl	5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1f70:	mov	x0, x19
    1f74:	bl	828 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1f78:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1f7c:	add	x0, x0, #0x0
    1f80:	bl	0 <_ZSt19__throw_logic_errorPKc>
    1f84:	nop

0000000000001f88 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
    1f88:	stp	x29, x30, [sp, #-128]!
    1f8c:	mov	x2, #0x5d00                	// #23808
    1f90:	mov	x29, sp
    1f94:	stp	x19, x20, [sp, #16]
    1f98:	mov	x19, x1
    1f9c:	adrp	x20, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1fa0:	add	x20, x20, #0x0
    1fa4:	stp	x21, x22, [sp, #32]
    1fa8:	mov	x1, x20
    1fac:	mov	x21, x0
    1fb0:	adrp	x22, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1fb4:	add	x0, x22, #0x0
    1fb8:	str	x23, [sp, #48]
    1fbc:	bl	0 <memcpy>
    1fc0:	adrp	x23, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    1fc4:	mov	x2, #0x5d00                	// #23808
    1fc8:	mov	x1, x20
    1fcc:	add	x0, x23, #0x0
    1fd0:	bl	0 <memcpy>
    1fd4:	ldp	x2, x3, [x19]
    1fd8:	mov	w19, #0x2                   	// #2
    1fdc:	cmp	x2, x3
    1fe0:	b.ne	1ff4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6c>  // b.any
    1fe4:	b	2038 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb0>
    1fe8:	add	x2, x2, #0x8
    1fec:	cmp	x3, x2
    1ff0:	b.eq	2038 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb0>  // b.none
    1ff4:	ldr	x0, [x2]
    1ff8:	ldrb	w1, [x0]
    1ffc:	cmp	w1, #0x2d
    2000:	b.ne	1fe8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>  // b.any
    2004:	ldrb	w1, [x0, #1]
    2008:	cmp	w1, #0x4f
    200c:	b.ne	1fe8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>  // b.any
    2010:	ldrb	w1, [x0, #2]
    2014:	cmp	w1, #0x32
    2018:	b.eq	20c0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x138>  // b.none
    201c:	b.hi	20a0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x118>  // b.pmore
    2020:	cmp	w1, #0x30
    2024:	b.ne	20b0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x128>  // b.any
    2028:	add	x2, x2, #0x8
    202c:	mov	w19, #0x0                   	// #0
    2030:	cmp	x3, x2
    2034:	b.ne	1ff4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6c>  // b.any
    2038:	add	x20, sp, #0x40
    203c:	mov	w1, w19
    2040:	mov	x8, x20
    2044:	mov	x0, x21
    2048:	bl	1490 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    204c:	mov	w1, w19
    2050:	mov	x0, x20
    2054:	bl	aa0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    2058:	mov	x0, x21
    205c:	mov	w1, #0x0                   	// #0
    2060:	bl	aa0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    2064:	add	x1, x23, #0x0
    2068:	add	x0, x22, #0x0
    206c:	mov	x2, #0x5d00                	// #23808
    2070:	bl	0 <memcmp>
    2074:	cbnz	w0, 20e0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x158>
    2078:	ldr	x0, [sp, #64]
    207c:	add	x20, x20, #0x10
    2080:	cmp	x0, x20
    2084:	b.eq	208c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x104>  // b.none
    2088:	bl	0 <_ZdlPv>
    208c:	ldp	x19, x20, [sp, #16]
    2090:	ldp	x21, x22, [sp, #32]
    2094:	ldr	x23, [sp, #48]
    2098:	ldp	x29, x30, [sp], #128
    209c:	ret
    20a0:	cmp	w1, #0x33
    20a4:	b.ne	20c8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x140>  // b.any
    20a8:	mov	w19, #0x3                   	// #3
    20ac:	b	1fe8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>
    20b0:	cmp	w1, #0x31
    20b4:	b.ne	20c8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x140>  // b.any
    20b8:	mov	w19, #0x1                   	// #1
    20bc:	b	1fe8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>
    20c0:	mov	w19, #0x2                   	// #2
    20c4:	b	1fe8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>
    20c8:	bl	0 <_ZN4llvm4errsEv>
    20cc:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    20d0:	add	x1, x1, #0x0
    20d4:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    20d8:	mov	w0, #0x1                   	// #1
    20dc:	bl	0 <exit>
    20e0:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
    20e4:	add	x1, x1, #0x0
    20e8:	add	x19, sp, #0x60
    20ec:	mov	x0, x19
    20f0:	bl	5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    20f4:	mov	x0, x19
    20f8:	bl	828 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

Disassembly of section .text._ZN4llvm15ExecutionEngine14finalizeObjectEv:

0000000000000000 <_ZN4llvm15ExecutionEngine14finalizeObjectEv>:
   0:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w0, [x1, #8]
  18:	ldrb	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xb8
   c:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	x0, [x0, #160]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldp	x22, x21, [x19, #136]
  2c:	cmp	x22, x21
  30:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  34:	mov	x20, x22
  38:	mov	x1, x20
  3c:	add	x20, x20, #0x20
  40:	ldr	x0, [x1], #16
  44:	cmp	x0, x1
  48:	b.eq	6c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x6c>  // b.none
  4c:	bl	0 <_ZdlPv>
  50:	cmp	x21, x20
  54:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  58:	str	x22, [x19, #144]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldp	x29, x30, [sp], #48
  68:	ret
  6c:	cmp	x21, x20
  70:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  74:	b	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x58>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	x4, [x1, #16]
  18:	ldr	x2, [x3, #16]
  1c:	cmp	x2, x4
  20:	b.eq	28 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x28>  // b.none
  24:	ret
  28:	mov	w0, #0x0                   	// #0
  2c:	cbz	x2, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	ldr	x1, [x1, #8]
  3c:	ldr	x0, [x3, #8]
  40:	bl	0 <memcmp>
  44:	cmp	w0, #0x0
  48:	cset	w0, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x1, x0, [x0, #96]
  14:	cmp	x1, x0
  18:	b.eq	20 <_ZN4llvm2cl5aliasD1Ev+0x20>  // b.none
  1c:	bl	0 <free>
  20:	ldr	x0, [x19, #64]
  24:	add	x19, x19, #0x50
  28:	cmp	x0, x19
  2c:	b.eq	3c <_ZN4llvm2cl5aliasD1Ev+0x3c>  // b.none
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <free>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	c4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xc4>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x20, x21
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x1, x19, #0x50
  a0:	cmp	x0, x1
  a4:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xac>  // b.none
  a8:	bl	0 <free>
  ac:	mov	x0, x19
  b0:	mov	x1, #0xe0                  	// #224
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x21, [sp, #32]
  bc:	ldp	x29, x30, [sp], #48
  c0:	b	0 <_ZdlPvm>
  c4:	cmp	x21, x20
  c8:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.any
  cc:	ldr	x21, [x19, #136]
  d0:	b	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x7c>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x19, x19, #0x50
  88:	cmp	x0, x19
  8c:	b.eq	9c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x9c>  // b.none
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #32
  98:	b	0 <free>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xb8>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x20, x21
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x19, x19, #0x50
  a0:	cmp	x0, x19
  a4:	b.eq	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xc8>  // b.none
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldr	x21, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <free>
  b8:	cmp	x21, x20
  bc:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.any
  c0:	ldr	x21, [x19, #136]
  c4:	b	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x7c>
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldr	x21, [sp, #32]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w24, w1
  1c:	str	x25, [sp, #64]
  20:	str	wzr, [sp, #92]
  24:	ldr	x0, [x0, #168]
  28:	ldr	x0, [x0, #24]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	str	x0, [x19, #24]
  54:	ldr	x21, [sp, #32]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	cmp	x1, x0
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	e4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xe4>  // b.none
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	mov	x26, x1
  28:	str	x27, [sp, #80]
  2c:	ldp	x19, x27, [x1]
  30:	ldr	x21, [x0]
  34:	ldr	x0, [x0, #16]
  38:	sub	x24, x27, x19
  3c:	sub	x0, x0, x21
  40:	asr	x22, x24, #5
  44:	asr	x0, x0, #5
  48:	cmp	x0, x24, asr #5
  4c:	b.cc	f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xf4>  // b.lo, b.ul, b.last
  50:	ldr	x20, [x23, #8]
  54:	sub	x1, x20, x21
  58:	cmp	x22, x1, asr #5
  5c:	asr	x25, x1, #5
  60:	b.hi	218 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x218>  // b.pmore
  64:	cmp	x24, #0x0
  68:	b.le	a0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa0>
  6c:	mov	x20, x21
  70:	mov	x1, x19
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  7c:	add	x19, x19, #0x20
  80:	add	x20, x20, #0x20
  84:	subs	x22, x22, #0x1
  88:	b.ne	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x70>  // b.any
  8c:	cmp	x24, #0x0
  90:	mov	x0, #0x20                  	// #32
  94:	csel	x0, x24, x0, gt
  98:	ldr	x20, [x23, #8]
  9c:	add	x21, x21, x0
  a0:	cmp	x21, x20
  a4:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xc8>  // b.none
  a8:	mov	x1, x21
  ac:	add	x21, x21, #0x20
  b0:	ldr	x0, [x1], #16
  b4:	cmp	x0, x1
  b8:	b.eq	208 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x208>  // b.none
  bc:	bl	0 <_ZdlPv>
  c0:	cmp	x20, x21
  c4:	b.ne	a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa8>  // b.any
  c8:	ldr	x21, [x23]
  cc:	add	x24, x21, x24
  d0:	str	x24, [x23, #8]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x21, x22, [sp, #32]
  dc:	ldp	x25, x26, [sp, #64]
  e0:	ldr	x27, [sp, #80]
  e4:	mov	x0, x23
  e8:	ldp	x23, x24, [sp, #48]
  ec:	ldp	x29, x30, [sp], #112
  f0:	ret
  f4:	cbz	x22, 2f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2f0>
  f8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  fc:	cmp	x22, x0
 100:	b.hi	31c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x31c>  // b.pmore
 104:	mov	x0, x24
 108:	bl	0 <_Znwm>
 10c:	mov	x22, x0
 110:	mov	x21, x22
 114:	cmp	x19, x27
 118:	add	x26, sp, #0x68
 11c:	b.ne	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x14c>  // b.any
 120:	b	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1b8>
 124:	cmp	x20, #0x1
 128:	b.ne	2f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2f8>  // b.any
 12c:	ldrb	w1, [x25]
 130:	strb	w1, [x21, #16]
 134:	str	x20, [x21, #8]
 138:	add	x19, x19, #0x20
 13c:	strb	wzr, [x0, x20]
 140:	cmp	x27, x19
 144:	add	x21, x21, #0x20
 148:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1b8>  // b.none
 14c:	add	x0, x21, #0x10
 150:	str	x0, [x21]
 154:	ldp	x25, x20, [x19]
 158:	cmn	x25, x20
 15c:	ccmp	x25, #0x0, #0x0, ne  // ne = any
 160:	b.eq	310 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x310>  // b.none
 164:	str	x20, [sp, #104]
 168:	cmp	x20, #0xf
 16c:	b.ls	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x124>  // b.plast
 170:	mov	x1, x26
 174:	mov	x0, x21
 178:	mov	x2, #0x0                   	// #0
 17c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 180:	ldr	x1, [sp, #104]
 184:	str	x0, [x21]
 188:	str	x1, [x21, #16]
 18c:	mov	x2, x20
 190:	mov	x1, x25
 194:	bl	0 <memcpy>
 198:	add	x19, x19, #0x20
 19c:	ldr	x0, [x21]
 1a0:	cmp	x27, x19
 1a4:	ldr	x20, [sp, #104]
 1a8:	str	x20, [x21, #8]
 1ac:	add	x21, x21, #0x20
 1b0:	strb	wzr, [x0, x20]
 1b4:	b.ne	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x14c>  // b.any
 1b8:	ldp	x19, x20, [x23]
 1bc:	cmp	x19, x20
 1c0:	b.eq	1ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1ec>  // b.none
 1c4:	nop
 1c8:	mov	x1, x19
 1cc:	add	x19, x19, #0x20
 1d0:	ldr	x0, [x1], #16
 1d4:	cmp	x0, x1
 1d8:	b.eq	300 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x300>  // b.none
 1dc:	bl	0 <_ZdlPv>
 1e0:	cmp	x20, x19
 1e4:	b.ne	1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>  // b.any
 1e8:	ldr	x20, [x23]
 1ec:	cbz	x20, 1f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1f8>
 1f0:	mov	x0, x20
 1f4:	bl	0 <_ZdlPv>
 1f8:	add	x24, x22, x24
 1fc:	str	x22, [x23]
 200:	str	x24, [x23, #16]
 204:	b	d0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd0>
 208:	cmp	x20, x21
 20c:	b.ne	a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa8>  // b.any
 210:	ldr	x21, [x23]
 214:	b	cc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xcc>
 218:	cmp	x1, #0x0
 21c:	b.le	248 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x248>
 220:	mov	x1, x19
 224:	mov	x0, x21
 228:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 22c:	add	x19, x19, #0x20
 230:	add	x21, x21, #0x20
 234:	subs	x25, x25, #0x1
 238:	b.ne	220 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x220>  // b.any
 23c:	ldp	x21, x20, [x23]
 240:	ldp	x19, x27, [x26]
 244:	sub	x1, x20, x21
 248:	add	x19, x19, x1
 24c:	add	x25, sp, #0x68
 250:	cmp	x19, x27
 254:	b.ne	284 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x284>  // b.any
 258:	b	cc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xcc>
 25c:	ldrb	w1, [x21]
 260:	strb	w1, [x0]
 264:	ldr	x0, [x20]
 268:	ldr	x22, [sp, #104]
 26c:	str	x22, [x20, #8]
 270:	strb	wzr, [x0, x22]
 274:	add	x19, x19, #0x20
 278:	cmp	x19, x27
 27c:	add	x20, x20, #0x20
 280:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xc8>  // b.none
 284:	add	x0, x20, #0x10
 288:	str	x0, [x20]
 28c:	ldp	x21, x22, [x19]
 290:	cmn	x21, x22
 294:	ccmp	x21, #0x0, #0x0, ne  // ne = any
 298:	b.eq	310 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x310>  // b.none
 29c:	str	x22, [sp, #104]
 2a0:	cmp	x22, #0xf
 2a4:	b.hi	2bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2bc>  // b.pmore
 2a8:	cmp	x22, #0x1
 2ac:	ldr	x0, [x20]
 2b0:	b.eq	25c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x25c>  // b.none
 2b4:	cbz	x22, 26c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x26c>
 2b8:	b	2d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2d8>
 2bc:	mov	x1, x25
 2c0:	mov	x0, x20
 2c4:	mov	x2, #0x0                   	// #0
 2c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2cc:	str	x0, [x20]
 2d0:	ldr	x1, [sp, #104]
 2d4:	str	x1, [x20, #16]
 2d8:	mov	x2, x22
 2dc:	mov	x1, x21
 2e0:	bl	0 <memcpy>
 2e4:	ldr	x0, [x20]
 2e8:	ldr	x22, [sp, #104]
 2ec:	b	26c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x26c>
 2f0:	mov	x22, #0x0                   	// #0
 2f4:	b	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x110>
 2f8:	cbz	x20, 134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x134>
 2fc:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>
 300:	cmp	x20, x19
 304:	b.ne	1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>  // b.any
 308:	ldr	x20, [x23]
 30c:	b	1ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1ec>
 310:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 314:	add	x0, x0, #0x0
 318:	bl	0 <_ZSt19__throw_logic_errorPKc>
 31c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x13, x0
   8:	mov	x12, x1
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	mov	x7, x2
  1c:	ldp	x8, x9, [x13]
  20:	stp	x8, x9, [sp, #32]
  24:	mov	x6, x3
  28:	ldp	x8, x9, [x2]
  2c:	stp	x8, x9, [sp, #112]
  30:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
  34:	ldp	x8, x9, [x4]
  38:	stp	x8, x9, [sp, #192]
  3c:	ldr	d0, [x0]
  40:	ldp	x8, x9, [x13, #16]
  44:	stp	x8, x9, [sp, #48]
  48:	add	x1, x19, #0x10
  4c:	ldp	x8, x9, [x12, #16]
  50:	stp	x8, x9, [sp, #88]
  54:	mov	x0, x19
  58:	ldp	x8, x9, [x7, #16]
  5c:	stp	x8, x9, [sp, #128]
  60:	mov	x3, #0x28                  	// #40
  64:	ldp	x8, x9, [x6, #16]
  68:	stp	x8, x9, [sp, #168]
  6c:	mov	x2, #0x6                   	// #6
  70:	ldp	x8, x9, [x4, #16]
  74:	stp	x8, x9, [sp, #208]
  78:	add	x20, sp, #0x20
  7c:	ldp	x10, x11, [x12]
  80:	stp	x10, x11, [sp, #72]
  84:	ldr	x8, [x13, #32]
  88:	str	x8, [sp, #64]
  8c:	ldp	x10, x11, [x6]
  90:	stp	x10, x11, [sp, #152]
  94:	ldr	x8, [x12, #32]
  98:	str	x8, [sp, #104]
  9c:	ldr	x7, [x7, #32]
  a0:	ldp	x10, x11, [x5]
  a4:	str	x7, [sp, #144]
  a8:	ldr	x6, [x6, #32]
  ac:	str	x6, [sp, #184]
  b0:	ldp	x6, x7, [x5, #16]
  b4:	str	x1, [x19]
  b8:	ldr	x4, [x4, #32]
  bc:	str	x4, [sp, #224]
  c0:	ldr	x4, [x5, #32]
  c4:	str	d0, [x19, #8]
  c8:	stp	x10, x11, [sp, #232]
  cc:	stp	x6, x7, [sp, #248]
  d0:	str	x4, [sp, #264]
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w4, [x19, #8]
  dc:	mov	w0, #0x28                  	// #40
  e0:	ldr	x3, [x19]
  e4:	mov	x1, x20
  e8:	mov	x2, #0xf0                  	// #240
  ec:	umaddl	x0, w4, w0, x3
  f0:	bl	0 <memcpy>
  f4:	ldp	w0, w2, [x19, #8]
  f8:	mov	w1, w0
  fc:	add	x1, x1, #0x6
 100:	cmp	x1, x2
 104:	b.hi	120 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_+0x120>  // b.pmore
 108:	add	w1, w0, #0x6
 10c:	str	w1, [x19, #8]
 110:	mov	x0, x19
 114:	ldp	x19, x20, [sp, #16]
 118:	ldp	x29, x30, [sp], #272
 11c:	ret
 120:	adrp	x3, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 124:	adrp	x1, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 128:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 12c:	add	x3, x3, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x0, x0, #0x0
 138:	mov	w2, #0x43                  	// #67
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	1fc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1fc>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x0, [sp, #136]
 128:	ldp	x8, x0, [x25]
 12c:	str	x0, [x22, #8]
 130:	ldp	x6, x7, [x25, #16]
 134:	stp	x6, x7, [x22, #16]
 138:	mov	x0, x20
 13c:	ldr	x26, [sp, #160]
 140:	str	x8, [x22]
 144:	ldr	x6, [x25, #32]
 148:	mov	x27, x8
 14c:	ldr	x3, [sp, #176]
 150:	stp	x3, x6, [sp, #104]
 154:	ldr	w3, [x25, #16]
 158:	mov	x1, x8
 15c:	mov	x2, x26
 160:	str	x6, [x22, #32]
 164:	str	w3, [sp, #120]
 168:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 16c:	ldr	w6, [x28, #184]
 170:	cmp	w0, w6
 174:	b.ne	32c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.any
 178:	ldr	w1, [x28, #188]
 17c:	cmp	w0, w1
 180:	b.cs	21c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.hs, b.nlast
 184:	mov	w1, #0x30                  	// #48
 188:	ldr	x8, [x28, #176]
 18c:	umull	x1, w0, w1
 190:	add	x0, x8, x1
 194:	str	x27, [x8, x1]
 198:	ldr	x1, [x23]
 19c:	mov	w7, #0x1                   	// #1
 1a0:	ldr	x2, [sp, #104]
 1a4:	stp	x26, x2, [x0, #8]
 1a8:	add	x1, x1, #0x10
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	w2, [sp, #120]
 1b8:	str	x1, [x0, #32]
 1bc:	str	w2, [x0, #40]
 1c0:	strb	w7, [x0, #44]
 1c4:	ldp	w0, w6, [x28, #184]
 1c8:	mov	w1, w0
 1cc:	add	x1, x1, #0x1
 1d0:	cmp	x1, x6
 1d4:	b.hi	30c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 1d8:	add	w0, w0, #0x1
 1dc:	str	w0, [x28, #184]
 1e0:	mov	x1, x27
 1e4:	mov	x2, x26
 1e8:	ldr	x0, [x20, #8]
 1ec:	add	x25, x25, #0x28
 1f0:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1f4:	cmp	x21, x25
 1f8:	b.ne	128 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x128>  // b.any
 1fc:	mov	x0, x28
 200:	ldp	x19, x20, [sp, #16]
 204:	ldp	x21, x22, [sp, #32]
 208:	ldp	x23, x24, [sp, #48]
 20c:	ldp	x25, x26, [sp, #64]
 210:	ldp	x27, x28, [sp, #80]
 214:	ldp	x29, x30, [sp], #192
 218:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 21c:	mov	w1, w1
 220:	mov	x0, #0xffffffff            	// #4294967295
 224:	add	x1, x1, #0x2
 228:	orr	x1, x1, x1, lsr #1
 22c:	orr	x1, x1, x1, lsr #2
 230:	orr	x1, x1, x1, lsr #4
 234:	orr	x1, x1, x1, lsr #8
 238:	orr	x7, x1, x1, lsr #16
 23c:	orr	x1, x7, x1, lsr #32
 240:	add	x1, x1, #0x1
 244:	cmp	x1, x0
 248:	b.hi	2f4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2f4>  // b.pmore
 24c:	add	x0, x1, x1, lsl #1
 250:	str	w1, [sp, #124]
 254:	lsl	x0, x0, #4
 258:	str	w6, [sp, #128]
 25c:	str	x1, [sp, #144]
 260:	bl	0 <malloc>
 264:	ldr	w6, [sp, #128]
 268:	mov	x8, x0
 26c:	cbz	x0, 34c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x34c>
 270:	mov	w1, #0x30                  	// #48
 274:	mov	x10, x8
 278:	ldr	x0, [x28, #176]
 27c:	umull	x1, w6, w1
 280:	add	x11, x0, x1
 284:	mov	x9, x0
 288:	cmp	x0, x11
 28c:	b.eq	2c4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2c4>  // b.none
 290:	ldp	x6, x7, [x9]
 294:	stp	x6, x7, [x10]
 298:	add	x9, x9, #0x30
 29c:	ldp	x6, x7, [x9, #-32]
 2a0:	stp	x6, x7, [x10, #16]
 2a4:	add	x10, x10, #0x30
 2a8:	ldur	w6, [x9, #-8]
 2ac:	stur	w6, [x10, #-8]
 2b0:	ldurb	w6, [x9, #-4]
 2b4:	cmp	x11, x9
 2b8:	stur	x19, [x10, #-16]
 2bc:	sturb	w6, [x10, #-4]
 2c0:	b.ne	290 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x290>  // b.any
 2c4:	cmp	x24, x0
 2c8:	b.eq	2e4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2cc:	str	x8, [sp, #128]
 2d0:	bl	0 <free>
 2d4:	ldr	w1, [x28, #184]
 2d8:	mov	w0, #0x30                  	// #48
 2dc:	ldr	x8, [sp, #128]
 2e0:	umull	x1, w1, w0
 2e4:	ldr	w0, [sp, #124]
 2e8:	str	x8, [x28, #176]
 2ec:	str	w0, [x28, #188]
 2f0:	b	190 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x190>
 2f4:	mov	x1, x0
 2f8:	mov	w0, #0xffffffd0            	// #-48
 2fc:	mov	w2, #0xffffffff            	// #-1
 300:	movk	x0, #0x2f, lsl #32
 304:	str	w2, [sp, #124]
 308:	b	258 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x258>
 30c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 310:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 314:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 318:	add	x3, x3, #0x0
 31c:	add	x1, x1, #0x0
 320:	add	x0, x0, #0x0
 324:	mov	w2, #0x43                  	// #67
 328:	bl	0 <__assert_fail>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x355                 	// #853
 348:	bl	0 <__assert_fail>
 34c:	ldr	x0, [sp, #136]
 350:	mov	w1, #0x1                   	// #1
 354:	str	x8, [sp, #128]
 358:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 35c:	ldr	w6, [x28, #184]
 360:	ldr	x8, [sp, #128]
 364:	b	270 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x11, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x10, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x9, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x22, x4
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	ldr	x0, [x0]
  58:	and	x6, x6, #0x80000000
  5c:	ldr	x19, [x23]
  60:	stp	x6, xzr, [x28, #8]
  64:	adrp	x6, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  68:	ldr	x7, [x7]
  6c:	stp	xzr, xzr, [x28, #40]
  70:	add	x19, x19, #0x10
  74:	stp	xzr, x9, [x28, #56]
  78:	stp	xzr, x10, [x28, #88]
  7c:	stp	x10, x26, [x28, #104]
  80:	stp	x2, x3, [sp, #104]
  84:	add	x2, x0, #0x10
  88:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	str	wzr, [x28, #120]
  90:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  94:	stp	x11, x7, [x28, #72]
  98:	mov	x7, #0x800000000           	// #34359738368
  9c:	ldr	x6, [x6]
  a0:	str	wzr, [x28, #136]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	add	x6, x6, #0x10
  b0:	strb	w26, [x28, #156]
  b4:	str	x2, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x3, [x3]
  c4:	str	x6, [x28, #160]
  c8:	ldp	x25, x27, [sp, #104]
  cc:	stp	x24, x7, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x3, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	1fc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1fc>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x0, [sp, #136]
 128:	ldp	x8, x0, [x25]
 12c:	str	x0, [x22, #8]
 130:	ldp	x6, x7, [x25, #16]
 134:	stp	x6, x7, [x22, #16]
 138:	mov	x0, x20
 13c:	ldr	x26, [sp, #160]
 140:	str	x8, [x22]
 144:	ldr	x6, [x25, #32]
 148:	mov	x27, x8
 14c:	ldr	x3, [sp, #176]
 150:	stp	x3, x6, [sp, #104]
 154:	ldr	w3, [x25, #16]
 158:	mov	x1, x8
 15c:	mov	x2, x26
 160:	str	x6, [x22, #32]
 164:	str	w3, [sp, #120]
 168:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 16c:	ldr	w6, [x28, #184]
 170:	cmp	w0, w6
 174:	b.ne	32c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.any
 178:	ldr	w1, [x28, #188]
 17c:	cmp	w0, w1
 180:	b.cs	21c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.hs, b.nlast
 184:	mov	w1, #0x30                  	// #48
 188:	ldr	x8, [x28, #176]
 18c:	umull	x1, w0, w1
 190:	add	x0, x8, x1
 194:	str	x27, [x8, x1]
 198:	ldr	x1, [x23]
 19c:	mov	w7, #0x1                   	// #1
 1a0:	ldr	x2, [sp, #104]
 1a4:	stp	x26, x2, [x0, #8]
 1a8:	add	x1, x1, #0x10
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	w2, [sp, #120]
 1b8:	str	x1, [x0, #32]
 1bc:	str	w2, [x0, #40]
 1c0:	strb	w7, [x0, #44]
 1c4:	ldp	w0, w6, [x28, #184]
 1c8:	mov	w1, w0
 1cc:	add	x1, x1, #0x1
 1d0:	cmp	x1, x6
 1d4:	b.hi	30c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 1d8:	add	w0, w0, #0x1
 1dc:	str	w0, [x28, #184]
 1e0:	mov	x1, x27
 1e4:	mov	x2, x26
 1e8:	ldr	x0, [x20, #8]
 1ec:	add	x25, x25, #0x28
 1f0:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1f4:	cmp	x21, x25
 1f8:	b.ne	128 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x128>  // b.any
 1fc:	mov	x0, x28
 200:	ldp	x19, x20, [sp, #16]
 204:	ldp	x21, x22, [sp, #32]
 208:	ldp	x23, x24, [sp, #48]
 20c:	ldp	x25, x26, [sp, #64]
 210:	ldp	x27, x28, [sp, #80]
 214:	ldp	x29, x30, [sp], #192
 218:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 21c:	mov	w1, w1
 220:	mov	x0, #0xffffffff            	// #4294967295
 224:	add	x1, x1, #0x2
 228:	orr	x1, x1, x1, lsr #1
 22c:	orr	x1, x1, x1, lsr #2
 230:	orr	x1, x1, x1, lsr #4
 234:	orr	x1, x1, x1, lsr #8
 238:	orr	x7, x1, x1, lsr #16
 23c:	orr	x1, x7, x1, lsr #32
 240:	add	x1, x1, #0x1
 244:	cmp	x1, x0
 248:	b.hi	2f4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2f4>  // b.pmore
 24c:	add	x0, x1, x1, lsl #1
 250:	str	w1, [sp, #124]
 254:	lsl	x0, x0, #4
 258:	str	w6, [sp, #128]
 25c:	str	x1, [sp, #144]
 260:	bl	0 <malloc>
 264:	ldr	w6, [sp, #128]
 268:	mov	x8, x0
 26c:	cbz	x0, 34c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x34c>
 270:	mov	w1, #0x30                  	// #48
 274:	mov	x10, x8
 278:	ldr	x0, [x28, #176]
 27c:	umull	x1, w6, w1
 280:	add	x11, x0, x1
 284:	mov	x9, x0
 288:	cmp	x0, x11
 28c:	b.eq	2c4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2c4>  // b.none
 290:	ldp	x6, x7, [x9]
 294:	stp	x6, x7, [x10]
 298:	add	x9, x9, #0x30
 29c:	ldp	x6, x7, [x9, #-32]
 2a0:	stp	x6, x7, [x10, #16]
 2a4:	add	x10, x10, #0x30
 2a8:	ldur	w6, [x9, #-8]
 2ac:	stur	w6, [x10, #-8]
 2b0:	ldurb	w6, [x9, #-4]
 2b4:	cmp	x11, x9
 2b8:	stur	x19, [x10, #-16]
 2bc:	sturb	w6, [x10, #-4]
 2c0:	b.ne	290 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x290>  // b.any
 2c4:	cmp	x24, x0
 2c8:	b.eq	2e4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2cc:	str	x8, [sp, #128]
 2d0:	bl	0 <free>
 2d4:	ldr	w1, [x28, #184]
 2d8:	mov	w0, #0x30                  	// #48
 2dc:	ldr	x8, [sp, #128]
 2e0:	umull	x1, w1, w0
 2e4:	ldr	w0, [sp, #124]
 2e8:	str	x8, [x28, #176]
 2ec:	str	w0, [x28, #188]
 2f0:	b	190 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x190>
 2f4:	mov	x1, x0
 2f8:	mov	w0, #0xffffffd0            	// #-48
 2fc:	mov	w2, #0xffffffff            	// #-1
 300:	movk	x0, #0x2f, lsl #32
 304:	str	w2, [sp, #124]
 308:	b	258 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x258>
 30c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 310:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 314:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 318:	add	x3, x3, #0x0
 31c:	add	x1, x1, #0x0
 320:	add	x0, x0, #0x0
 324:	mov	w2, #0x43                  	// #67
 328:	bl	0 <__assert_fail>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x355                 	// #853
 348:	bl	0 <__assert_fail>
 34c:	ldr	x0, [sp, #136]
 350:	mov	w1, #0x1                   	// #1
 354:	str	x8, [sp, #128]
 358:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 35c:	ldr	w6, [x28, #184]
 360:	ldr	x8, [sp, #128]
 364:	b	270 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x7, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x8, [x8]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	str	x12, [x28, #72]
  88:	stp	xzr, x11, [x28, #88]
  8c:	stp	x11, x26, [x28, #104]
  90:	str	x3, [sp, #104]
  94:	add	x3, x0, #0x10
  98:	str	wzr, [x28, #120]
  9c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a0:	str	x8, [x28, #80]
  a4:	ldr	x6, [x6]
  a8:	str	wzr, [x28, #136]
  ac:	str	x19, [x28, #144]
  b0:	str	wzr, [x28, #152]
  b4:	add	x6, x6, #0x10
  b8:	strb	w26, [x28, #156]
  bc:	str	x3, [x20], #160
  c0:	ldr	x1, [x0]
  c4:	str	x28, [x20, #8]
  c8:	ldr	x7, [x7]
  cc:	str	x6, [x28, #160]
  d0:	stp	x24, x2, [x28, #176]
  d4:	mov	x0, x21
  d8:	str	x1, [x28, #592]
  dc:	str	x7, [x28, #600]
  e0:	ldr	x27, [sp, #104]
  e4:	str	x4, [sp, #104]
  e8:	bl	0 <strlen>
  ec:	mov	x2, x0
  f0:	mov	x1, x21
  f4:	mov	x0, x28
  f8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  fc:	ldr	w21, [x22, #8]
 100:	ldr	x1, [x25]
 104:	str	x1, [x28, #32]
 108:	ldr	x0, [x27]
 10c:	mov	w2, #0x28                  	// #40
 110:	ldr	x1, [x25, #8]
 114:	str	x1, [x28, #40]
 118:	ldr	x1, [x22]
 11c:	ldr	w3, [x0]
 120:	str	w3, [x28, #136]
 124:	strb	w26, [x28, #156]
 128:	umaddl	x21, w21, w2, x1
 12c:	ldr	w0, [x0]
 130:	cmp	x1, x21
 134:	str	w0, [x28, #152]
 138:	b.eq	224 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x224>  // b.none
 13c:	add	x22, sp, #0x98
 140:	mov	x25, x1
 144:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 148:	add	x0, x0, #0x0
 14c:	str	x0, [sp, #136]
 150:	ldp	x8, x0, [x25]
 154:	str	x0, [x22, #8]
 158:	ldp	x6, x7, [x25, #16]
 15c:	stp	x6, x7, [x22, #16]
 160:	mov	x0, x20
 164:	ldr	x26, [sp, #160]
 168:	str	x8, [x22]
 16c:	ldr	x6, [x25, #32]
 170:	mov	x27, x8
 174:	ldr	x3, [sp, #176]
 178:	stp	x3, x6, [sp, #104]
 17c:	ldr	w3, [x25, #16]
 180:	mov	x1, x8
 184:	mov	x2, x26
 188:	str	x6, [x22, #32]
 18c:	str	w3, [sp, #120]
 190:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 194:	ldr	w6, [x28, #184]
 198:	cmp	w0, w6
 19c:	b.ne	354 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x354>  // b.any
 1a0:	ldr	w1, [x28, #188]
 1a4:	cmp	w0, w1
 1a8:	b.cs	244 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x244>  // b.hs, b.nlast
 1ac:	mov	w1, #0x30                  	// #48
 1b0:	ldr	x8, [x28, #176]
 1b4:	umull	x1, w0, w1
 1b8:	add	x0, x8, x1
 1bc:	str	x27, [x8, x1]
 1c0:	ldr	x1, [x23]
 1c4:	mov	w7, #0x1                   	// #1
 1c8:	ldr	x2, [sp, #104]
 1cc:	stp	x26, x2, [x0, #8]
 1d0:	add	x1, x1, #0x10
 1d4:	ldr	x2, [sp, #112]
 1d8:	str	x2, [x0, #24]
 1dc:	ldr	w2, [sp, #120]
 1e0:	str	x1, [x0, #32]
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	ldp	w0, w6, [x28, #184]
 1f0:	mov	w1, w0
 1f4:	add	x1, x1, #0x1
 1f8:	cmp	x1, x6
 1fc:	b.hi	334 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x334>  // b.pmore
 200:	add	w0, w0, #0x1
 204:	str	w0, [x28, #184]
 208:	mov	x1, x27
 20c:	mov	x2, x26
 210:	ldr	x0, [x20, #8]
 214:	add	x25, x25, #0x28
 218:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 21c:	cmp	x21, x25
 220:	b.ne	150 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 224:	mov	x0, x28
 228:	ldp	x19, x20, [sp, #16]
 22c:	ldp	x21, x22, [sp, #32]
 230:	ldp	x23, x24, [sp, #48]
 234:	ldp	x25, x26, [sp, #64]
 238:	ldp	x27, x28, [sp, #80]
 23c:	ldp	x29, x30, [sp], #192
 240:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 244:	mov	w1, w1
 248:	mov	x0, #0xffffffff            	// #4294967295
 24c:	add	x1, x1, #0x2
 250:	orr	x1, x1, x1, lsr #1
 254:	orr	x1, x1, x1, lsr #2
 258:	orr	x1, x1, x1, lsr #4
 25c:	orr	x1, x1, x1, lsr #8
 260:	orr	x7, x1, x1, lsr #16
 264:	orr	x1, x7, x1, lsr #32
 268:	add	x1, x1, #0x1
 26c:	cmp	x1, x0
 270:	b.hi	31c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 274:	add	x0, x1, x1, lsl #1
 278:	str	w1, [sp, #124]
 27c:	lsl	x0, x0, #4
 280:	str	w6, [sp, #128]
 284:	str	x1, [sp, #144]
 288:	bl	0 <malloc>
 28c:	ldr	w6, [sp, #128]
 290:	mov	x8, x0
 294:	cbz	x0, 374 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x374>
 298:	mov	w1, #0x30                  	// #48
 29c:	mov	x10, x8
 2a0:	ldr	x0, [x28, #176]
 2a4:	umull	x1, w6, w1
 2a8:	add	x11, x0, x1
 2ac:	mov	x9, x0
 2b0:	cmp	x0, x11
 2b4:	b.eq	2ec <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2ec>  // b.none
 2b8:	ldp	x6, x7, [x9]
 2bc:	stp	x6, x7, [x10]
 2c0:	add	x9, x9, #0x30
 2c4:	ldp	x6, x7, [x9, #-32]
 2c8:	stp	x6, x7, [x10, #16]
 2cc:	add	x10, x10, #0x30
 2d0:	ldur	w6, [x9, #-8]
 2d4:	stur	w6, [x10, #-8]
 2d8:	ldurb	w6, [x9, #-4]
 2dc:	cmp	x11, x9
 2e0:	stur	x19, [x10, #-16]
 2e4:	sturb	w6, [x10, #-4]
 2e8:	b.ne	2b8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b8>  // b.any
 2ec:	cmp	x24, x0
 2f0:	b.eq	30c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f4:	str	x8, [sp, #128]
 2f8:	bl	0 <free>
 2fc:	ldr	w1, [x28, #184]
 300:	mov	w0, #0x30                  	// #48
 304:	ldr	x8, [sp, #128]
 308:	umull	x1, w1, w0
 30c:	ldr	w0, [sp, #124]
 310:	str	x8, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b8>
 31c:	mov	x1, x0
 320:	mov	w0, #0xffffffd0            	// #-48
 324:	mov	w2, #0xffffffff            	// #-1
 328:	movk	x0, #0x2f, lsl #32
 32c:	str	w2, [sp, #124]
 330:	b	280 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x280>
 334:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 338:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	add	x3, x3, #0x0
 344:	add	x1, x1, #0x0
 348:	add	x0, x0, #0x0
 34c:	mov	w2, #0x43                  	// #67
 350:	bl	0 <__assert_fail>
 354:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 358:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	add	x3, x3, #0x0
 364:	add	x1, x1, #0x0
 368:	add	x0, x0, #0x0
 36c:	mov	w2, #0x355                 	// #853
 370:	bl	0 <__assert_fail>
 374:	ldr	x0, [sp, #136]
 378:	mov	w1, #0x1                   	// #1
 37c:	str	x8, [sp, #128]
 380:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 384:	ldr	w6, [x28, #184]
 388:	ldr	x8, [sp, #128]
 38c:	b	298 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x298>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x11, x0
   8:	mov	x10, x1
   c:	mov	x29, sp
  10:	mov	x3, x2
  14:	str	x19, [sp, #16]
  18:	add	x0, x8, #0x10
  1c:	mov	x19, x8
  20:	ldp	x4, x5, [x10]
  24:	stp	x4, x5, [sp, #80]
  28:	add	x1, sp, #0x28
  2c:	ldp	x8, x9, [x11]
  30:	stp	x8, x9, [sp, #40]
  34:	mov	x2, #0x78                  	// #120
  38:	ldp	x6, x7, [x11, #16]
  3c:	stp	x6, x7, [sp, #56]
  40:	ldp	x12, x13, [x3]
  44:	str	x0, [x19]
  48:	ldp	x6, x7, [x3, #16]
  4c:	stp	x12, x13, [sp, #120]
  50:	ldp	x8, x9, [x10, #16]
  54:	stp	x8, x9, [sp, #96]
  58:	ldr	x4, [x11, #32]
  5c:	str	x4, [sp, #72]
  60:	ldr	x3, [x3, #32]
  64:	stp	x6, x7, [sp, #136]
  68:	ldr	x4, [x10, #32]
  6c:	str	x4, [sp, #112]
  70:	str	x3, [sp, #152]
  74:	bl	0 <memcpy>
  78:	mov	x1, #0x3                   	// #3
  7c:	mov	x0, x19
  80:	movk	x1, #0x4, lsl #32
  84:	str	x1, [x19, #8]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #160
  90:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x2
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x2, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x25, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x0, [x27]
  f8:	mov	w2, #0x28                  	// #40
  fc:	ldr	x1, [x22]
 100:	ldr	w3, [x0]
 104:	str	w3, [x28, #136]
 108:	mov	x27, x1
 10c:	umaddl	x21, w21, w2, x1
 110:	strb	w26, [x28, #156]
 114:	ldr	x2, [x25]
 118:	cmp	x1, x21
 11c:	ldr	w0, [x0]
 120:	ldr	x1, [x25, #8]
 124:	stp	x2, x1, [x28, #32]
 128:	str	w0, [x28, #152]
 12c:	b.eq	214 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 130:	add	x22, sp, #0x98
 134:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 138:	add	x0, x0, #0x0
 13c:	str	x0, [sp, #136]
 140:	ldp	x8, x0, [x27]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x27, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x25, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x27, #32]
 160:	mov	x26, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #104]
 16c:	ldr	w3, [x27, #16]
 170:	mov	x1, x8
 174:	mov	x2, x25
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w6, [x28, #184]
 188:	cmp	w0, w6
 18c:	b.ne	344 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x344>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w0, w1
 198:	b.cs	234 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 19c:	mov	w1, #0x30                  	// #48
 1a0:	ldr	x8, [x28, #176]
 1a4:	umull	x1, w0, w1
 1a8:	add	x0, x8, x1
 1ac:	str	x26, [x8, x1]
 1b0:	ldr	x1, [x23]
 1b4:	mov	w7, #0x1                   	// #1
 1b8:	ldr	x2, [sp, #104]
 1bc:	stp	x25, x2, [x0, #8]
 1c0:	add	x1, x1, #0x10
 1c4:	ldr	x2, [sp, #112]
 1c8:	str	x2, [x0, #24]
 1cc:	ldr	w2, [sp, #120]
 1d0:	str	x1, [x0, #32]
 1d4:	str	w2, [x0, #40]
 1d8:	strb	w7, [x0, #44]
 1dc:	ldp	w0, w6, [x28, #184]
 1e0:	mov	w1, w0
 1e4:	add	x1, x1, #0x1
 1e8:	cmp	x1, x6
 1ec:	b.hi	324 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x324>  // b.pmore
 1f0:	add	w0, w0, #0x1
 1f4:	str	w0, [x28, #184]
 1f8:	mov	x1, x26
 1fc:	mov	x2, x25
 200:	ldr	x0, [x20, #8]
 204:	add	x27, x27, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x27
 210:	b.ne	140 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	mov	w1, w1
 238:	mov	x0, #0xffffffff            	// #4294967295
 23c:	add	x1, x1, #0x2
 240:	orr	x1, x1, x1, lsr #1
 244:	orr	x1, x1, x1, lsr #2
 248:	orr	x1, x1, x1, lsr #4
 24c:	orr	x1, x1, x1, lsr #8
 250:	orr	x7, x1, x1, lsr #16
 254:	orr	x1, x7, x1, lsr #32
 258:	add	x1, x1, #0x1
 25c:	cmp	x1, x0
 260:	b.hi	30c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 264:	add	x0, x1, x1, lsl #1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w6, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w6, [sp, #128]
 280:	mov	x8, x0
 284:	cbz	x0, 364 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x364>
 288:	mov	w1, #0x30                  	// #48
 28c:	mov	x10, x8
 290:	ldr	x0, [x28, #176]
 294:	umull	x1, w6, w1
 298:	add	x11, x0, x1
 29c:	mov	x9, x0
 2a0:	cmp	x0, x11
 2a4:	b.eq	2dc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2dc>  // b.none
 2a8:	ldp	x6, x7, [x9]
 2ac:	stp	x6, x7, [x10]
 2b0:	add	x9, x9, #0x30
 2b4:	ldp	x6, x7, [x9, #-32]
 2b8:	stp	x6, x7, [x10, #16]
 2bc:	add	x10, x10, #0x30
 2c0:	ldur	w6, [x9, #-8]
 2c4:	stur	w6, [x10, #-8]
 2c8:	ldurb	w6, [x9, #-4]
 2cc:	cmp	x11, x9
 2d0:	stur	x19, [x10, #-16]
 2d4:	sturb	w6, [x10, #-4]
 2d8:	b.ne	2a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2a8>  // b.any
 2dc:	cmp	x24, x0
 2e0:	b.eq	2fc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2fc>  // b.none
 2e4:	str	x8, [sp, #128]
 2e8:	bl	0 <free>
 2ec:	ldr	w1, [x28, #184]
 2f0:	mov	w0, #0x30                  	// #48
 2f4:	ldr	x8, [sp, #128]
 2f8:	umull	x1, w1, w0
 2fc:	ldr	w0, [sp, #124]
 300:	str	x8, [x28, #176]
 304:	str	w0, [x28, #188]
 308:	b	1a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1a8>
 30c:	mov	x1, x0
 310:	mov	w0, #0xffffffd0            	// #-48
 314:	mov	w2, #0xffffffff            	// #-1
 318:	movk	x0, #0x2f, lsl #32
 31c:	str	w2, [sp, #124]
 320:	b	270 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>
 324:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 328:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 32c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	add	x3, x3, #0x0
 334:	add	x1, x1, #0x0
 338:	add	x0, x0, #0x0
 33c:	mov	w2, #0x43                  	// #67
 340:	bl	0 <__assert_fail>
 344:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 348:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 34c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 350:	add	x3, x3, #0x0
 354:	add	x1, x1, #0x0
 358:	add	x0, x0, #0x0
 35c:	mov	w2, #0x355                 	// #853
 360:	bl	0 <__assert_fail>
 364:	ldr	x0, [sp, #136]
 368:	mov	w1, #0x1                   	// #1
 36c:	str	x8, [sp, #128]
 370:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 374:	ldr	w6, [x28, #184]
 378:	ldr	x8, [sp, #128]
 37c:	b	288 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	cbz	x1, 88 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x88>
   4:	stp	x29, x30, [sp, #-48]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x0
  1c:	ldr	x1, [x19, #24]
  20:	mov	x0, x21
  24:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  28:	ldr	x0, [x19, #64]
  2c:	add	x1, x19, #0x50
  30:	ldr	x20, [x19, #16]
  34:	cmp	x0, x1
  38:	b.eq	40 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x40>  // b.none
  3c:	bl	0 <_ZdlPv>
  40:	ldr	x2, [x19, #32]
  44:	add	x1, x19, #0x30
  48:	mov	x0, x19
  4c:	cmp	x2, x1
  50:	b.eq	70 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x70>  // b.none
  54:	mov	x0, x2
  58:	bl	0 <_ZdlPv>
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPv>
  64:	cbz	x20, 78 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x78>
  68:	mov	x19, x20
  6c:	b	1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x1c>
  70:	bl	0 <_ZdlPv>
  74:	cbnz	x20, 68 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x68>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	str	x1, [sp, #72]
  24:	b.hi	1b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1b8>  // b.pmore
  28:	ldr	w0, [x20, #12]
  2c:	mov	x2, #0xffffffff            	// #4294967295
  30:	str	x2, [sp, #88]
  34:	add	x0, x0, #0x2
  38:	orr	x0, x0, x0, lsr #1
  3c:	orr	x0, x0, x0, lsr #2
  40:	orr	x0, x0, x0, lsr #4
  44:	orr	x0, x0, x0, lsr #8
  48:	orr	x1, x0, x0, lsr #16
  4c:	orr	x0, x1, x0, lsr #32
  50:	add	x0, x0, #0x1
  54:	cmp	x0, x19
  58:	csel	x1, x0, x19, cs  // cs = hs, nlast
  5c:	cmp	x1, x2
  60:	b.hi	188 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x188>  // b.pmore
  64:	mov	w22, w1
  68:	lsl	x0, x1, #5
  6c:	str	x1, [sp, #80]
  70:	bl	0 <malloc>
  74:	mov	x21, x0
  78:	cbz	x0, 1a0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1a0>
  7c:	ldr	x1, [x20]
  80:	ldr	w19, [x20, #8]
  84:	add	x19, x1, x19, lsl #5
  88:	cmp	x1, x19
  8c:	b.eq	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>  // b.none
  90:	sub	x19, x19, x1
  94:	mov	x2, x21
  98:	add	x1, x1, #0x10
  9c:	add	x19, x21, x19
  a0:	str	x23, [sp, #48]
  a4:	b	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>
  a8:	str	x0, [x2]
  ac:	add	x2, x2, #0x20
  b0:	ldr	x0, [x1]
  b4:	stur	x0, [x2, #-16]
  b8:	ldur	x0, [x1, #-8]
  bc:	stur	x0, [x2, #-24]
  c0:	stp	x1, xzr, [x1, #-16]
  c4:	cmp	x2, x19
  c8:	strb	wzr, [x1], #32
  cc:	b.eq	108 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x108>  // b.none
  d0:	add	x0, x2, #0x10
  d4:	str	x0, [x2]
  d8:	ldur	x0, [x1, #-16]
  dc:	cmp	x0, x1
  e0:	b.ne	a8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xa8>  // b.any
  e4:	ldp	x4, x5, [x1]
  e8:	stp	x4, x5, [x2, #16]
  ec:	add	x2, x2, #0x20
  f0:	ldur	x0, [x1, #-8]
  f4:	stur	x0, [x2, #-24]
  f8:	stp	x1, xzr, [x1, #-16]
  fc:	cmp	x2, x19
 100:	strb	wzr, [x1], #32
 104:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 108:	ldr	x23, [x20]
 10c:	ldr	w19, [x20, #8]
 110:	add	x19, x23, x19, lsl #5
 114:	cmp	x23, x19
 118:	b.eq	1cc <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1cc>  // b.none
 11c:	nop
 120:	sub	x19, x19, #0x20
 124:	mov	x1, x19
 128:	ldr	x0, [x1], #16
 12c:	cmp	x0, x1
 130:	b.eq	174 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x174>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	cmp	x19, x23
 13c:	b.ne	120 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x120>  // b.any
 140:	ldr	x19, [x20]
 144:	ldr	x23, [sp, #48]
 148:	add	x0, x20, #0x10
 14c:	cmp	x19, x0
 150:	b.eq	15c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x15c>  // b.none
 154:	mov	x0, x19
 158:	bl	0 <free>
 15c:	str	x21, [x20]
 160:	str	w22, [x20, #12]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x29, x30, [sp], #96
 170:	ret
 174:	cmp	x19, x23
 178:	b.ne	120 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x120>  // b.any
 17c:	ldr	x19, [x20]
 180:	ldr	x23, [sp, #48]
 184:	b	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>
 188:	mov	x0, #0x1fffffffe0          	// #137438953440
 18c:	mov	w22, #0xffffffff            	// #-1
 190:	str	x2, [sp, #80]
 194:	bl	0 <malloc>
 198:	mov	x21, x0
 19c:	cbnz	x0, 7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 1a0:	mov	x21, #0x0                   	// #0
 1a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 1a8:	mov	w1, #0x1                   	// #1
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1b4:	b	7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 1b8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 1bc:	mov	w1, #0x1                   	// #1
 1c0:	add	x0, x0, #0x0
 1c4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1c8:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x28>
 1cc:	ldr	x23, [sp, #48]
 1d0:	b	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	b.eq	5c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x5c>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x20, x1
  20:	ldr	w21, [x1, #8]
  24:	ldr	w2, [x0, #8]
  28:	mov	w22, w21
  2c:	cmp	x2, w21, uxtw
  30:	b.cc	6c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x6c>  // b.lo, b.ul, b.last
  34:	cbz	x22, 54 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x54>
  38:	ldr	x0, [x0]
  3c:	lsl	x2, x22, #3
  40:	ldr	x1, [x1]
  44:	bl	0 <memmove>
  48:	ldr	w0, [x19, #12]
  4c:	cmp	x22, x0
  50:	b.hi	12c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x12c>  // b.pmore
  54:	str	w21, [x19, #8]
  58:	ldp	x21, x22, [sp, #32]
  5c:	mov	x0, x19
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret
  6c:	str	x23, [sp, #48]
  70:	ldr	w1, [x0, #12]
  74:	cmp	x22, x1
  78:	b.hi	104 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x104>  // b.pmore
  7c:	lsl	x23, x2, #3
  80:	ldr	x0, [x0]
  84:	ldr	x3, [x20]
  88:	cbnz	x2, d4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd4>
  8c:	lsl	x2, x22, #3
  90:	add	x1, x3, x23
  94:	add	x3, x3, x2
  98:	cmp	x1, x3
  9c:	b.eq	b8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb8>  // b.none
  a0:	sub	x2, x2, x23
  a4:	add	x0, x0, x23
  a8:	bl	0 <memcpy>
  ac:	ldr	w0, [x19, #12]
  b0:	cmp	x22, x0
  b4:	b.hi	130 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x130>  // b.pmore
  b8:	str	w21, [x19, #8]
  bc:	mov	x0, x19
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldr	x23, [sp, #48]
  cc:	ldp	x29, x30, [sp], #64
  d0:	ret
  d4:	mov	x1, x3
  d8:	mov	x2, x23
  dc:	bl	0 <memmove>
  e0:	ldr	w2, [x20, #8]
  e4:	ldr	x0, [x19]
  e8:	ldr	x1, [x20]
  ec:	lsl	x2, x2, #3
  f0:	add	x3, x1, x2
  f4:	add	x1, x1, x23
  f8:	cmp	x1, x3
  fc:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
 100:	b	ac <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xac>
 104:	str	wzr, [x0, #8]
 108:	add	x1, x0, #0x10
 10c:	mov	x2, x22
 110:	mov	x3, #0x8                   	// #8
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x23, #0x0                   	// #0
 11c:	ldr	w2, [x20, #8]
 120:	ldr	x0, [x19]
 124:	ldr	x1, [x20]
 128:	b	ec <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xec>
 12c:	str	x23, [sp, #48]
 130:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 134:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 138:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 13c:	add	x3, x3, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x0, x0, #0x0
 148:	mov	w2, #0x43                  	// #67
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	adrp	x4, 0 <_ZTVN4llvm2cl5aliasE>
   8:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	add	x0, x0, #0x80
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, x19, #0x58
  24:	dup	v0.2d, x0
  28:	stp	x23, x24, [sp, #48]
  2c:	add	x7, x19, #0x50
  30:	mov	x6, #0x1                   	// #1
  34:	ldr	x0, [x19, #8]
  38:	stp	xzr, xzr, [x19, #24]
  3c:	mov	x20, x2
  40:	ldr	x4, [x4]
  44:	and	x0, x0, #0x80000000
  48:	ldr	x5, [x5]
  4c:	orr	x0, x0, #0x200000
  50:	stp	x0, xzr, [x19, #8]
  54:	add	x4, x4, #0x10
  58:	mov	x2, #0x100000001           	// #4294967297
  5c:	stp	xzr, xzr, [x19, #40]
  60:	mov	x23, x3
  64:	mov	x22, x1
  68:	stp	xzr, x7, [x19, #56]
  6c:	mov	x0, x1
  70:	add	x24, x19, #0x40
  74:	str	xzr, [x19, #88]
  78:	str	q0, [x19, #96]
  7c:	str	x6, [x19, #112]
  80:	str	wzr, [x21, #32]
  84:	str	x4, [x19]
  88:	stp	x2, x5, [x19, #72]
  8c:	str	xzr, [x19, #136]
  90:	bl	0 <strlen>
  94:	mov	x2, x0
  98:	mov	x1, x22
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  a4:	ldr	x1, [x20]
  a8:	str	x1, [x19, #32]
  ac:	ldr	x0, [x19, #136]
  b0:	ldr	x1, [x20, #8]
  b4:	str	x1, [x19, #40]
  b8:	ldr	x20, [x23]
  bc:	cbz	x0, f0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xf0>
  c0:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c4:	add	x0, x0, #0x0
  c8:	mov	w1, #0x103                 	// #259
  cc:	stp	x0, xzr, [sp, #72]
  d0:	strh	w1, [sp, #88]
  d4:	bl	0 <_ZN4llvm4errsEv>
  d8:	add	x1, sp, #0x48
  dc:	mov	x4, x0
  e0:	mov	x2, #0x0                   	// #0
  e4:	mov	x0, x19
  e8:	mov	x3, #0x0                   	// #0
  ec:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  f0:	ldr	x0, [x19, #24]
  f4:	str	x20, [x19, #136]
  f8:	cbz	x0, 180 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x180>
  fc:	cbz	x20, 1b8 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x1b8>
 100:	ldp	w1, w0, [x19, #116]
 104:	cmp	w1, w0
 108:	b.eq	13c <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x13c>  // b.none
 10c:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 110:	add	x0, x0, #0x0
 114:	mov	w1, #0x103                 	// #259
 118:	stp	x0, xzr, [sp, #72]
 11c:	strh	w1, [sp, #88]
 120:	bl	0 <_ZN4llvm4errsEv>
 124:	add	x1, sp, #0x48
 128:	mov	x4, x0
 12c:	mov	x2, #0x0                   	// #0
 130:	mov	x0, x19
 134:	mov	x3, #0x0                   	// #0
 138:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 13c:	ldr	x1, [x19, #136]
 140:	cmp	x19, x1
 144:	b.eq	158 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x158>  // b.none
 148:	add	x1, x1, #0x58
 14c:	mov	x0, x21
 150:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
 154:	ldr	x1, [x19, #136]
 158:	add	x1, x1, #0x40
 15c:	mov	x0, x24
 160:	bl	0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 164:	mov	x0, x19
 168:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x21, x22, [sp, #32]
 174:	ldp	x23, x24, [sp, #48]
 178:	ldp	x29, x30, [sp], #96
 17c:	ret
 180:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 184:	add	x0, x0, #0x0
 188:	mov	w1, #0x103                 	// #259
 18c:	stp	x0, xzr, [sp, #72]
 190:	strh	w1, [sp, #88]
 194:	bl	0 <_ZN4llvm4errsEv>
 198:	add	x1, sp, #0x48
 19c:	mov	x4, x0
 1a0:	mov	x2, #0x0                   	// #0
 1a4:	mov	x0, x19
 1a8:	mov	x3, #0x0                   	// #0
 1ac:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1b0:	ldr	x20, [x19, #136]
 1b4:	cbnz	x20, 100 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x100>
 1b8:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 1bc:	add	x0, x0, #0x0
 1c0:	mov	w1, #0x103                 	// #259
 1c4:	stp	x0, xzr, [sp, #72]
 1c8:	strh	w1, [sp, #88]
 1cc:	bl	0 <_ZN4llvm4errsEv>
 1d0:	add	x1, sp, #0x48
 1d4:	mov	x4, x0
 1d8:	mov	x2, #0x0                   	// #0
 1dc:	mov	x0, x19
 1e0:	mov	x3, #0x0                   	// #0
 1e4:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1e8:	b	100 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x100>

Disassembly of section .text.startup:

0000000000000000 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
       0:	sub	sp, sp, #0xa30
       4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
       8:	mov	w1, #0x0                   	// #0
       c:	stp	x29, x30, [sp]
      10:	mov	x29, sp
      14:	stp	x25, x26, [sp, #64]
      18:	add	x25, x0, #0x0
      1c:	stp	x19, x20, [sp, #16]
      20:	add	x19, x25, #0x8e8
      24:	mov	x0, x19
      28:	stp	x21, x22, [sp, #32]
      2c:	stp	x23, x24, [sp, #48]
      30:	mov	w23, #0x1                   	// #1
      34:	stp	x27, x28, [sp, #80]
      38:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      3c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      40:	adrp	x5, 0 <__dso_handle>
      44:	add	x20, x5, #0x0
      48:	ldr	x22, [x0]
      4c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
      50:	mov	w5, #0x100                 	// #256
      54:	strb	wzr, [x25, #2416]
      58:	ldr	x21, [x0]
      5c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      60:	add	x22, x22, #0x10
      64:	str	x22, [x25, #2424]
      68:	ldr	x3, [x0]
      6c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      70:	add	x27, x21, #0x10
      74:	strh	w5, [x25, #2432]
      78:	ldr	x26, [x0]
      7c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      80:	add	x3, x3, #0x10
      84:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      88:	ldr	x4, [x0]
      8c:	str	x3, [x25, #2280]
      90:	str	x27, [x25, #2440]
      94:	add	x24, x5, #0x0
      98:	str	x4, [x25, #2464]
      9c:	mov	x0, x19
      a0:	str	x26, [x25, #2472]
      a4:	mov	x2, #0xc                   	// #12
      a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      ac:	add	x1, x1, #0x0
      b0:	str	x3, [sp, #112]
      b4:	add	x21, x25, #0x9b0
      b8:	str	x4, [sp, #176]
      bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
      c0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      c4:	add	x1, x1, #0x0
      c8:	mov	x2, #0x48                  	// #72
      cc:	str	x1, [x25, #2312]
      d0:	str	x2, [x25, #2320]
      d4:	mov	x0, x19
      d8:	add	x28, x25, #0xa78
      dc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
      e0:	mov	x2, x20
      e4:	mov	x1, x19
      e8:	mov	x0, x24
      ec:	bl	0 <__cxa_atexit>
      f0:	mov	x0, x21
      f4:	mov	w1, #0x0                   	// #0
      f8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      fc:	strb	wzr, [x25, #2616]
     100:	ldr	x3, [sp, #112]
     104:	add	x7, x25, #0xd08
     108:	ldr	x4, [sp, #176]
     10c:	mov	w5, #0x100                 	// #256
     110:	str	x3, [x25, #2480]
     114:	mov	x2, #0x1d                  	// #29
     118:	str	x22, [x25, #2624]
     11c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     120:	strh	w5, [x25, #2632]
     124:	add	x1, x1, #0x0
     128:	str	x27, [x25, #2640]
     12c:	mov	x19, #0x1                   	// #1
     130:	str	x4, [x25, #2664]
     134:	str	x26, [x25, #2672]
     138:	stp	x27, x26, [sp, #120]
     13c:	add	x27, x25, #0xb40
     140:	add	x26, x25, #0xdd0
     144:	str	x7, [sp, #160]
     148:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     14c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     150:	add	x1, x1, #0x0
     154:	str	x1, [x25, #2512]
     158:	add	x1, sp, #0x8b8
     15c:	mov	x2, #0x5d                  	// #93
     160:	str	x2, [x25, #2520]
     164:	mov	x0, x21
     168:	str	x1, [sp, #96]
     16c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     170:	mov	x1, x21
     174:	mov	x2, x20
     178:	mov	x0, x24
     17c:	bl	0 <__cxa_atexit>
     180:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     184:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     188:	adrp	x9, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     18c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     190:	ldr	x0, [x0]
     194:	adrp	x2, 0 <_ZTVN4llvm2cl6parserIiEE>
     198:	ldr	x9, [x9]
     19c:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
     1a0:	ldr	x6, [x6]
     1a4:	stp	x9, x6, [x28, #184]
     1a8:	add	x0, x0, #0x10
     1ac:	ldr	x6, [x28, #8]
     1b0:	str	x0, [x25, #2680]
     1b4:	ldr	x1, [x1]
     1b8:	add	x0, x25, #0xac8
     1bc:	ldr	x2, [x2]
     1c0:	str	x0, [x28, #64]
     1c4:	ldr	x7, [x10]
     1c8:	and	x0, x6, #0x80000000
     1cc:	add	x1, x1, #0x10
     1d0:	add	x2, x2, #0x10
     1d4:	str	x0, [x28, #8]
     1d8:	add	x0, x25, #0xaf8
     1dc:	stp	xzr, xzr, [x28, #16]
     1e0:	stp	xzr, xzr, [x28, #32]
     1e4:	stp	xzr, xzr, [x28, #48]
     1e8:	stp	w19, w23, [x28, #72]
     1ec:	stp	x7, xzr, [x28, #80]
     1f0:	stp	x0, x0, [x28, #96]
     1f4:	mov	x0, x28
     1f8:	str	x19, [x28, #112]
     1fc:	str	wzr, [x28, #120]
     200:	str	wzr, [x28, #136]
     204:	str	x1, [x28, #144]
     208:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     20c:	str	wzr, [x28, #152]
     210:	add	x1, x1, #0x0
     214:	strb	w23, [x28, #156]
     218:	str	x2, [x28, #160]
     21c:	mov	x2, #0xd                   	// #13
     220:	str	x7, [sp, #104]
     224:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     228:	str	wzr, [x28, #136]
     22c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     230:	add	x1, x1, #0x0
     234:	mov	x2, #0xd                   	// #13
     238:	stp	x1, x2, [x28, #32]
     23c:	mov	x0, x28
     240:	str	wzr, [x28, #152]
     244:	strb	w23, [x28, #156]
     248:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     24c:	mov	x2, x20
     250:	mov	x1, x28
     254:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     258:	add	x0, x0, #0x0
     25c:	bl	0 <__cxa_atexit>
     260:	add	x28, sp, #0x968
     264:	add	x6, x25, #0xe98
     268:	mov	x0, x27
     26c:	mov	w1, #0x0                   	// #0
     270:	str	x6, [sp, #144]
     274:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     278:	strb	wzr, [x25, #3016]
     27c:	ldp	x6, x5, [sp, #112]
     280:	mov	w9, #0x100                 	// #256
     284:	ldr	x4, [sp, #176]
     288:	str	x6, [x25, #2880]
     28c:	ldr	x21, [sp, #128]
     290:	str	x22, [x25, #3024]
     294:	strh	w9, [x25, #3032]
     298:	mov	x2, #0xd                   	// #13
     29c:	str	x5, [x25, #3040]
     2a0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2a4:	str	x4, [x25, #3064]
     2a8:	add	x1, x1, #0x0
     2ac:	str	x21, [x25, #3072]
     2b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     2b4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2b8:	add	x1, x1, #0x0
     2bc:	mov	x2, #0x39                  	// #57
     2c0:	str	x1, [x25, #2912]
     2c4:	str	x2, [x25, #2920]
     2c8:	mov	x0, x27
     2cc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2d0:	mov	x1, x27
     2d4:	mov	x2, x20
     2d8:	mov	x0, x24
     2dc:	bl	0 <__cxa_atexit>
     2e0:	ldr	x7, [sp, #160]
     2e4:	add	x3, x25, #0xd88
     2e8:	ldp	x8, x6, [sp, #104]
     2ec:	mov	w9, #0x100                 	// #256
     2f0:	ldr	x0, [x7, #8]
     2f4:	stp	xzr, xzr, [x7, #24]
     2f8:	mov	x2, #0xe                   	// #14
     2fc:	ldr	x5, [sp, #120]
     300:	and	x0, x0, #0x80000000
     304:	ldr	x4, [sp, #176]
     308:	stp	x0, xzr, [x7, #8]
     30c:	add	x0, x25, #0xd58
     310:	stp	xzr, xzr, [x7, #40]
     314:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     318:	add	x1, x1, #0x0
     31c:	str	xzr, [x7, #56]
     320:	mov	x27, x21
     324:	str	x0, [x7, #64]
     328:	mov	x0, x7
     32c:	stp	w23, w23, [x7, #72]
     330:	stp	x8, xzr, [x7, #80]
     334:	stp	x3, x3, [x7, #96]
     338:	str	x19, [x7, #112]
     33c:	str	wzr, [x7, #120]
     340:	strb	wzr, [x7, #136]
     344:	str	x22, [x7, #144]
     348:	strh	w9, [x7, #152]
     34c:	str	x5, [x7, #160]
     350:	stp	x4, x21, [x7, #184]
     354:	str	x6, [x25, #3336]
     358:	str	x7, [sp, #128]
     35c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     360:	ldr	x7, [sp, #128]
     364:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     368:	add	x1, x1, #0x0
     36c:	mov	x2, #0x18                  	// #24
     370:	mov	x0, x7
     374:	stp	x1, x2, [x7, #32]
     378:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     37c:	ldr	x7, [sp, #128]
     380:	mov	x2, x20
     384:	mov	x0, x24
     388:	mov	x1, x7
     38c:	bl	0 <__cxa_atexit>
     390:	stp	xzr, xzr, [x26, #24]
     394:	add	x3, x25, #0xe50
     398:	ldp	x8, x6, [sp, #104]
     39c:	add	x7, x25, #0xe20
     3a0:	ldr	x0, [x26, #8]
     3a4:	stp	xzr, xzr, [x26, #40]
     3a8:	mov	x2, #0x7                   	// #7
     3ac:	ldr	x5, [sp, #120]
     3b0:	and	x0, x0, #0x80000000
     3b4:	ldr	x21, [sp, #176]
     3b8:	stp	x0, xzr, [x26, #8]
     3bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3c0:	stp	xzr, x7, [x26, #56]
     3c4:	mov	w7, #0x100                 	// #256
     3c8:	add	x1, x1, #0x0
     3cc:	stp	w23, w23, [x26, #72]
     3d0:	mov	x0, x26
     3d4:	stp	x8, xzr, [x26, #80]
     3d8:	stp	x3, x3, [x26, #96]
     3dc:	str	x19, [x26, #112]
     3e0:	str	wzr, [x26, #120]
     3e4:	strb	wzr, [x26, #136]
     3e8:	str	x22, [x26, #144]
     3ec:	strh	w7, [x26, #152]
     3f0:	str	x5, [x26, #160]
     3f4:	stp	x21, x27, [x26, #184]
     3f8:	str	x6, [x25, #3536]
     3fc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     400:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     404:	add	x1, x1, #0x0
     408:	mov	x2, #0x15                  	// #21
     40c:	stp	x1, x2, [x26, #32]
     410:	mov	x0, x26
     414:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     418:	mov	x2, x20
     41c:	mov	x1, x26
     420:	mov	x0, x24
     424:	bl	0 <__cxa_atexit>
     428:	ldr	x3, [sp, #96]
     42c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     430:	add	x1, x1, #0x0
     434:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     438:	add	x0, x0, #0x0
     43c:	str	x1, [sp, #2408]
     440:	mov	x1, #0x13                  	// #19
     444:	add	x0, x0, #0x680
     448:	mov	x2, x28
     44c:	str	x0, [sp, #176]
     450:	str	x26, [sp, #2232]
     454:	str	x1, [sp, #2416]
     458:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     45c:	add	x1, x1, #0x0
     460:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     464:	ldr	x0, [sp, #176]
     468:	mov	x2, x20
     46c:	mov	x1, x0
     470:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     474:	add	x0, x0, #0x0
     478:	bl	0 <__cxa_atexit>
     47c:	ldr	x6, [sp, #144]
     480:	mov	w4, #0x100                 	// #256
     484:	ldr	x5, [sp, #120]
     488:	str	x6, [sp, #120]
     48c:	ldr	x0, [x6, #8]
     490:	stp	w19, w23, [x6, #72]
     494:	ldr	x23, [sp, #104]
     498:	and	x0, x0, #0x80000000
     49c:	stp	x0, xzr, [x6, #8]
     4a0:	add	x0, x25, #0xee8
     4a4:	add	x3, x25, #0xc08
     4a8:	str	x0, [x6, #64]
     4ac:	add	x0, x25, #0xf18
     4b0:	stp	xzr, xzr, [x6, #24]
     4b4:	mov	x2, #0x12                  	// #18
     4b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4bc:	stp	xzr, xzr, [x6, #40]
     4c0:	add	x1, x1, #0x0
     4c4:	str	xzr, [x6, #56]
     4c8:	str	x23, [x6, #80]
     4cc:	str	xzr, [x6, #88]
     4d0:	stp	x0, x0, [x6, #96]
     4d4:	mov	x0, x6
     4d8:	str	x19, [x6, #112]
     4dc:	str	wzr, [x6, #120]
     4e0:	strb	wzr, [x6, #136]
     4e4:	str	x22, [x6, #144]
     4e8:	strh	w4, [x6, #152]
     4ec:	str	x5, [x6, #160]
     4f0:	stp	x21, x27, [x6, #184]
     4f4:	add	x21, x28, #0x10
     4f8:	ldr	x6, [sp, #112]
     4fc:	str	x6, [x25, #3736]
     500:	str	x3, [sp, #176]
     504:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     508:	ldr	x6, [sp, #120]
     50c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     510:	add	x1, x1, #0x0
     514:	mov	x2, #0x20                  	// #32
     518:	mov	x0, x6
     51c:	str	x6, [sp, #112]
     520:	stp	x1, x2, [x6, #32]
     524:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     528:	ldr	x6, [sp, #112]
     52c:	mov	x2, x20
     530:	mov	x0, x24
     534:	mov	x1, x6
     538:	bl	0 <__cxa_atexit>
     53c:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     540:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     544:	ldr	x3, [sp, #176]
     548:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     54c:	ldr	x5, [x0]
     550:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     554:	ldr	x8, [x1]
     558:	add	x10, x25, #0xc58
     55c:	ldr	x7, [x0]
     560:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     564:	add	x9, x25, #0xcc8
     568:	add	x5, x5, #0x10
     56c:	ldr	x6, [x0]
     570:	add	x7, x7, #0x10
     574:	ldr	x0, [x3, #8]
     578:	add	x6, x6, #0x10
     57c:	add	x2, x25, #0xca0
     580:	add	x1, x25, #0xc88
     584:	and	x0, x0, #0x80000000
     588:	stp	x0, xzr, [x3, #8]
     58c:	mov	x0, x3
     590:	stp	xzr, xzr, [x3, #24]
     594:	stp	xzr, xzr, [x3, #40]
     598:	stp	xzr, x10, [x3, #56]
     59c:	stp	w19, w19, [x3, #72]
     5a0:	stp	x23, xzr, [x3, #80]
     5a4:	stp	x1, x1, [x3, #96]
     5a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5ac:	add	x1, x1, #0x0
     5b0:	str	x19, [x3, #112]
     5b4:	str	wzr, [x3, #120]
     5b8:	stp	x2, xzr, [x3, #136]
     5bc:	mov	x2, #0xa                   	// #10
     5c0:	strb	wzr, [x3, #152]
     5c4:	stp	x7, x9, [x3, #168]
     5c8:	str	xzr, [x3, #184]
     5cc:	strb	wzr, [x3, #192]
     5d0:	strb	wzr, [x3, #208]
     5d4:	str	x6, [x3, #216]
     5d8:	str	x8, [x3, #248]
     5dc:	str	x5, [x25, #3080]
     5e0:	ldr	x5, [x4]
     5e4:	str	x5, [x3, #240]
     5e8:	str	x3, [sp, #112]
     5ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     5f0:	str	x21, [sp, #2408]
     5f4:	ldr	x3, [sp, #112]
     5f8:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5fc:	add	x2, x2, #0x0
     600:	mov	x6, #0x34                  	// #52
     604:	add	x0, x25, #0xc90
     608:	mov	x1, x28
     60c:	ldrb	w5, [x3, #10]
     610:	stp	x2, x6, [x3, #32]
     614:	bfi	w5, w19, #5, #2
     618:	strb	w5, [x3, #10]
     61c:	str	xzr, [sp, #2416]
     620:	strb	wzr, [sp, #2424]
     624:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     628:	ldr	x3, [sp, #112]
     62c:	add	x0, x25, #0xcb8
     630:	mov	x1, x28
     634:	strb	w19, [x3, #208]
     638:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     63c:	ldr	x0, [sp, #2408]
     640:	cmp	x0, x21
     644:	b.eq	64c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x64c>  // b.none
     648:	bl	0 <_ZdlPv>
     64c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     650:	add	x19, x0, #0x0
     654:	add	x19, x19, #0xc08
     658:	adrp	x0, 0 <__dso_handle>
     65c:	add	x27, x0, #0x0
     660:	mov	x0, x19
     664:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     668:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     66c:	add	x3, x0, #0x0
     670:	mov	x2, x27
     674:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     678:	add	x21, x0, #0x0
     67c:	mov	x1, x19
     680:	add	x20, x21, #0x710
     684:	mov	x0, x3
     688:	str	x3, [sp, #112]
     68c:	bl	0 <__cxa_atexit>
     690:	mov	x0, x20
     694:	mov	w1, #0x0                   	// #0
     698:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     69c:	strb	wzr, [x20, #152]
     6a0:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     6a4:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6a8:	add	x4, x21, #0x7a8
     6ac:	stp	x4, xzr, [x20, #136]
     6b0:	mov	x2, #0x5                   	// #5
     6b4:	ldr	x24, [x0]
     6b8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     6bc:	ldr	x26, [x3]
     6c0:	add	x24, x24, #0x10
     6c4:	ldr	x23, [x0]
     6c8:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     6cc:	str	xzr, [x20, #184]
     6d0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6d4:	ldr	x22, [x0]
     6d8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6dc:	add	x23, x23, #0x10
     6e0:	strb	wzr, [x20, #192]
     6e4:	ldr	x25, [x0]
     6e8:	add	x22, x22, #0x10
     6ec:	add	x0, x21, #0x7d0
     6f0:	stp	x24, x0, [x20, #168]
     6f4:	add	x1, x1, #0x0
     6f8:	strb	wzr, [x20, #208]
     6fc:	mov	x0, x20
     700:	str	x23, [x20, #216]
     704:	add	x19, x21, #0x580
     708:	stp	x26, x25, [x20, #240]
     70c:	str	x22, [x21, #1808]
     710:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     714:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     718:	add	x1, x1, #0x0
     71c:	str	x1, [x20, #32]
     720:	mov	x1, #0x31                  	// #49
     724:	str	x1, [x20, #40]
     728:	mov	x0, x20
     72c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     730:	ldr	x3, [sp, #112]
     734:	mov	x2, x27
     738:	mov	x1, x20
     73c:	mov	w27, #0x1                   	// #1
     740:	mov	x0, x3
     744:	add	x20, x28, #0x10
     748:	bl	0 <__cxa_atexit>
     74c:	stp	xzr, xzr, [x19, #24]
     750:	add	x4, x21, #0x618
     754:	ldr	x0, [x19, #8]
     758:	add	x3, x21, #0x640
     75c:	ldr	x5, [sp, #104]
     760:	add	x1, x21, #0x5d0
     764:	and	x0, x0, #0x80000000
     768:	stp	x0, xzr, [x19, #8]
     76c:	add	x0, x21, #0x600
     770:	stp	xzr, xzr, [x19, #40]
     774:	mov	x2, #0x4                   	// #4
     778:	stp	xzr, x1, [x19, #56]
     77c:	mov	x1, #0x1                   	// #1
     780:	str	w1, [x19, #72]
     784:	str	w27, [x19, #76]
     788:	stp	x5, xzr, [x19, #80]
     78c:	stp	x0, x0, [x19, #96]
     790:	mov	x0, x19
     794:	str	x1, [x19, #112]
     798:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     79c:	str	wzr, [x19, #120]
     7a0:	add	x1, x1, #0x0
     7a4:	stp	x4, xzr, [x19, #136]
     7a8:	strb	wzr, [x19, #152]
     7ac:	stp	x24, x3, [x19, #168]
     7b0:	str	xzr, [x19, #184]
     7b4:	strb	wzr, [x19, #192]
     7b8:	strb	wzr, [x19, #208]
     7bc:	str	x23, [x19, #216]
     7c0:	stp	x26, x25, [x19, #240]
     7c4:	str	x22, [x21, #1408]
     7c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     7cc:	str	x20, [sp, #2408]
     7d0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7d4:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7d8:	add	x3, x3, #0x0
     7dc:	add	x2, x2, #0x0
     7e0:	mov	x5, #0x33                  	// #51
     7e4:	mov	x4, #0x8                   	// #8
     7e8:	stp	x3, x5, [x19, #32]
     7ec:	add	x0, x21, #0x608
     7f0:	mov	x1, x28
     7f4:	stp	x2, x4, [x19, #48]
     7f8:	str	xzr, [sp, #2416]
     7fc:	strb	wzr, [sp, #2424]
     800:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     804:	strb	w27, [x19, #208]
     808:	add	x0, x21, #0x630
     80c:	mov	x1, x28
     810:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     814:	ldr	x0, [sp, #2408]
     818:	cmp	x0, x20
     81c:	b.eq	824 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x824>  // b.none
     820:	bl	0 <_ZdlPv>
     824:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     828:	add	x22, x0, #0x0
     82c:	add	x19, x22, #0x810
     830:	add	x21, x22, #0x580
     834:	adrp	x0, 0 <__dso_handle>
     838:	add	x20, x0, #0x0
     83c:	mov	x0, x21
     840:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     844:	mov	x1, x21
     848:	mov	x2, x20
     84c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     850:	add	x0, x0, #0x0
     854:	bl	0 <__cxa_atexit>
     858:	add	x23, sp, #0x110
     85c:	ldr	x5, [x19, #8]
     860:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     864:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     868:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     86c:	ldr	x4, [x0]
     870:	and	x5, x5, #0x80000000
     874:	ldr	x3, [x3]
     878:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     87c:	orr	x5, x5, #0x10000
     880:	stp	x5, xzr, [x19, #8]
     884:	add	x9, x22, #0x890
     888:	ldr	x6, [x6]
     88c:	mov	x8, #0x1                   	// #1
     890:	ldr	x7, [x7]
     894:	add	x11, x22, #0x860
     898:	ldr	x5, [sp, #104]
     89c:	mov	w10, #0x1                   	// #1
     8a0:	add	x3, x3, #0x10
     8a4:	add	x4, x4, #0x10
     8a8:	add	x24, sp, #0xe0
     8ac:	stp	xzr, xzr, [x19, #24]
     8b0:	mov	x0, x19
     8b4:	stp	xzr, xzr, [x19, #40]
     8b8:	mov	x2, #0x5                   	// #5
     8bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8c0:	stp	xzr, x11, [x19, #56]
     8c4:	add	x1, x1, #0x0
     8c8:	add	x21, sp, #0x1d0
     8cc:	stp	w8, w10, [x19, #72]
     8d0:	str	x5, [x19, #80]
     8d4:	stp	xzr, x9, [x19, #88]
     8d8:	stp	x9, x8, [x19, #104]
     8dc:	stp	x24, x23, [sp, #112]
     8e0:	str	wzr, [x19, #120]
     8e4:	stp	xzr, xzr, [x19, #136]
     8e8:	stp	xzr, xzr, [x19, #152]
     8ec:	stp	xzr, xzr, [x19, #168]
     8f0:	str	x4, [x19, #184]
     8f4:	str	x6, [x19, #208]
     8f8:	str	x7, [x19, #216]
     8fc:	str	x3, [x22, #2064]
     900:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     904:	ldrb	w3, [x19, #11]
     908:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     90c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     910:	add	x2, x2, #0x0
     914:	orr	w3, w3, #0x2
     918:	add	x1, x1, #0x0
     91c:	mov	x5, #0x34                  	// #52
     920:	mov	x4, #0xe                   	// #14
     924:	strb	w3, [x19, #11]
     928:	mov	x0, x19
     92c:	stp	x2, x5, [x19, #32]
     930:	stp	x1, x4, [x19, #48]
     934:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     938:	mov	x1, x19
     93c:	mov	x2, x20
     940:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     944:	add	x0, x0, #0x0
     948:	bl	0 <__cxa_atexit>
     94c:	add	x20, sp, #0x1a0
     950:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     954:	add	x0, x0, #0x0
     958:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     95c:	add	x1, x1, #0x0
     960:	str	x1, [sp, #2232]
     964:	mov	x1, #0x17                  	// #23
     968:	ldp	x2, x3, [x0, #56]
     96c:	stp	x2, x3, [sp, #432]
     970:	add	x19, sp, #0x170
     974:	ldp	x2, x3, [x0, #96]
     978:	stp	x2, x3, [sp, #384]
     97c:	mov	x4, x23
     980:	ldp	x6, x7, [x0]
     984:	stp	x6, x7, [sp, #464]
     988:	mov	x8, x28
     98c:	ldp	x2, x3, [x0, #136]
     990:	stp	x2, x3, [sp, #336]
     994:	ldp	x2, x3, [x0, #16]
     998:	stp	x2, x3, [sp, #480]
     99c:	ldp	x2, x3, [x0, #40]
     9a0:	stp	x2, x3, [sp, #416]
     9a4:	ldr	x6, [x0, #72]
     9a8:	str	x6, [sp, #448]
     9ac:	ldp	x2, x3, [x0, #80]
     9b0:	stp	x2, x3, [sp, #368]
     9b4:	ldr	x6, [x0, #112]
     9b8:	str	x6, [sp, #400]
     9bc:	ldr	x6, [x0, #32]
     9c0:	str	x6, [sp, #496]
     9c4:	ldp	x2, x3, [x0, #120]
     9c8:	stp	x2, x3, [sp, #320]
     9cc:	str	x1, [sp, #2240]
     9d0:	ldr	x5, [x0, #152]
     9d4:	str	x5, [sp, #352]
     9d8:	ldp	x10, x11, [x0, #160]
     9dc:	mov	x5, x24
     9e0:	ldp	x2, x3, [x0, #176]
     9e4:	ldr	x12, [x0, #192]
     9e8:	ldp	x6, x7, [x0, #216]
     9ec:	ldr	x9, [x0, #232]
     9f0:	ldp	x0, x1, [x0, #200]
     9f4:	stp	x10, x11, [sp, #272]
     9f8:	stp	x0, x1, [sp, #224]
     9fc:	add	x0, sp, #0x140
     a00:	mov	x10, x0
     a04:	mov	x1, x20
     a08:	mov	x0, x21
     a0c:	str	x10, [sp, #176]
     a10:	stp	x6, x7, [sp, #240]
     a14:	str	x9, [sp, #256]
     a18:	stp	x2, x3, [sp, #288]
     a1c:	mov	x3, x10
     a20:	mov	x2, x19
     a24:	str	x12, [sp, #304]
     a28:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a2c:	ldr	x2, [sp, #96]
     a30:	add	x0, x22, #0x8f0
     a34:	mov	x3, x28
     a38:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a3c:	add	x1, x1, #0x0
     a40:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a44:	ldr	x0, [sp, #2408]
     a48:	add	x1, x28, #0x10
     a4c:	cmp	x0, x1
     a50:	b.eq	a58 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xa58>  // b.none
     a54:	bl	0 <free>
     a58:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a5c:	add	x1, x0, #0x0
     a60:	add	x1, x1, #0x8f0
     a64:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a68:	adrp	x2, 0 <__dso_handle>
     a6c:	add	x0, x0, #0x0
     a70:	add	x2, x2, #0x0
     a74:	bl	0 <__cxa_atexit>
     a78:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a7c:	add	x1, x0, #0x0
     a80:	add	x2, x1, #0x118
     a84:	add	x3, sp, #0x880
     a88:	add	x22, x28, #0x10
     a8c:	add	x10, sp, #0x818
     a90:	ldr	x5, [x1, #272]
     a94:	str	x5, [sp, #2264]
     a98:	ldp	x6, x7, [x2]
     a9c:	stp	x6, x7, [x3, #96]
     aa0:	add	x11, sp, #0x840
     aa4:	ldp	x8, x9, [x2, #16]
     aa8:	add	x2, sp, #0x880
     aac:	stp	x8, x9, [x3, #112]
     ab0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ab4:	add	x0, x0, #0x0
     ab8:	ldr	x3, [x1, #312]
     abc:	str	x3, [sp, #2304]
     ac0:	stp	x6, x7, [x2, #16]
     ac4:	add	x0, x0, #0xf60
     ac8:	stp	x8, x9, [x2, #32]
     acc:	ldp	x6, x7, [x2, #88]
     ad0:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ad4:	add	x2, x2, #0x0
     ad8:	str	x2, [sp, #2112]
     adc:	add	x2, sp, #0x880
     ae0:	str	x5, [sp, #2184]
     ae4:	ldp	x4, x5, [x1, #256]
     ae8:	stp	x11, x10, [sp, #200]
     aec:	stp	x4, x5, [x2, #-8]
     af0:	stp	x4, x5, [x2, #72]
     af4:	add	x2, sp, #0xa80
     af8:	str	wzr, [sp, #2032]
     afc:	stp	x4, x5, [x2, #-248]
     b00:	mov	x4, #0x16                  	// #22
     b04:	mov	x2, x11
     b08:	str	x4, [sp, #2120]
     b0c:	add	x4, sp, #0x7f0
     b10:	str	x4, [sp, #2072]
     b14:	add	x4, sp, #0xa80
     b18:	str	x22, [sp, #2408]
     b1c:	str	x3, [sp, #2224]
     b20:	mov	x3, x10
     b24:	stp	x6, x7, [x4, #-232]
     b28:	add	x4, sp, #0x880
     b2c:	add	x6, sp, #0xa80
     b30:	ldp	x4, x5, [x4, #104]
     b34:	stp	x4, x5, [x6, #-216]
     b38:	add	x4, sp, #0x880
     b3c:	ldp	x4, x5, [x4, #120]
     b40:	stp	x4, x5, [x6, #-200]
     b44:	mov	x6, #0x2                   	// #2
     b48:	ldp	x4, x5, [x1, #240]
     b4c:	add	x1, sp, #0x880
     b50:	movk	x6, #0x4, lsl #32
     b54:	stp	x4, x5, [x1, #-24]
     b58:	stp	x4, x5, [x1, #56]
     b5c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b60:	add	x1, x1, #0x0
     b64:	str	x6, [sp, #2416]
     b68:	add	x6, sp, #0x880
     b6c:	stp	x4, x5, [x6, #248]
     b70:	mov	x4, x28
     b74:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b78:	ldr	x0, [sp, #2408]
     b7c:	cmp	x0, x22
     b80:	b.eq	b88 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xb88>  // b.none
     b84:	bl	0 <free>
     b88:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b8c:	add	x1, x0, #0x0
     b90:	add	x1, x1, #0xf60
     b94:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b98:	adrp	x2, 0 <__dso_handle>
     b9c:	add	x0, x0, #0x0
     ba0:	add	x2, x2, #0x0
     ba4:	bl	0 <__cxa_atexit>
     ba8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bac:	add	x0, x0, #0x0
     bb0:	add	x3, x0, #0x1b8
     bb4:	add	x9, x0, #0x168
     bb8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bbc:	ldp	x6, x7, [x0, #416]
     bc0:	ldp	x4, x5, [x3]
     bc4:	stp	x4, x5, [sp, #128]
     bc8:	ldr	d0, [x1]
     bcc:	ldp	x4, x5, [x3, #16]
     bd0:	stp	x4, x5, [sp, #144]
     bd4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bd8:	add	x5, sp, #0x880
     bdc:	add	x1, x1, #0x0
     be0:	ldp	x26, x27, [x9]
     be4:	str	x1, [sp, #1472]
     be8:	ldp	x10, x11, [x9, #16]
     bec:	mov	x1, #0x11                  	// #17
     bf0:	ldp	x8, x9, [x0, #320]
     bf4:	stp	x8, x9, [x5, #-144]
     bf8:	stp	x8, x9, [sp, #160]
     bfc:	ldp	x8, x9, [x0, #400]
     c00:	stp	x26, x27, [x5, #-104]
     c04:	stp	x10, x11, [x5, #-88]
     c08:	stp	x8, x9, [x5, #-64]
     c0c:	stp	x6, x7, [x5, #-48]
     c10:	add	x5, sp, #0xa80
     c14:	str	x1, [sp, #1480]
     c18:	add	x1, sp, #0x880
     c1c:	ldp	x12, x13, [x0, #336]
     c20:	ldr	x24, [x0, #352]
     c24:	stp	x12, x13, [x1, #-128]
     c28:	ldr	x23, [x0, #392]
     c2c:	str	x24, [sp, #2064]
     c30:	ldr	x18, [x0, #432]
     c34:	str	x23, [sp, #2104]
     c38:	ldr	x17, [x0, #472]
     c3c:	str	x18, [sp, #2144]
     c40:	ldp	x2, x3, [x0, #480]
     c44:	stp	x2, x3, [x5, #-120]
     c48:	ldp	x14, x15, [x0, #496]
     c4c:	ldr	x16, [x0, #512]
     c50:	add	x0, sp, #0x880
     c54:	ldr	x25, [sp, #96]
     c58:	ldp	x4, x5, [sp, #128]
     c5c:	stp	x4, x5, [x0, #-24]
     c60:	add	x22, x25, #0x10
     c64:	ldp	x4, x5, [sp, #160]
     c68:	stp	x4, x5, [x0, #232]
     c6c:	mov	x1, x22
     c70:	add	x5, sp, #0xa80
     c74:	stp	x14, x15, [x0, #32]
     c78:	ldp	x2, x3, [sp, #144]
     c7c:	stp	x26, x27, [x5, #-240]
     c80:	stp	x10, x11, [x5, #-224]
     c84:	stp	x8, x9, [x5, #-200]
     c88:	stp	x6, x7, [x5, #-184]
     c8c:	mov	x6, x5
     c90:	ldp	x4, x5, [sp, #128]
     c94:	stp	x2, x3, [x0, #-8]
     c98:	add	x2, sp, #0xa80
     c9c:	stp	x4, x5, [x6, #-160]
     ca0:	mov	x4, x6
     ca4:	ldp	x6, x7, [sp, #144]
     ca8:	stp	x6, x7, [x4, #-144]
     cac:	ldp	x2, x3, [x2, #-120]
     cb0:	stp	x14, x15, [x4, #-104]
     cb4:	stp	x2, x3, [x0, #16]
     cb8:	mov	x3, #0x28                  	// #40
     cbc:	mov	x2, #0x5                   	// #5
     cc0:	stp	x12, x13, [x0, #248]
     cc4:	mov	x0, x25
     cc8:	str	x17, [sp, #2184]
     ccc:	str	x16, [sp, #2224]
     cd0:	str	x22, [sp, #2232]
     cd4:	str	d0, [sp, #2240]
     cd8:	str	x24, [sp, #2440]
     cdc:	str	x23, [sp, #2480]
     ce0:	str	x18, [sp, #2520]
     ce4:	str	x17, [sp, #2560]
     ce8:	str	x16, [sp, #2600]
     cec:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     cf0:	ldr	w4, [sp, #2240]
     cf4:	mov	w0, #0x28                  	// #40
     cf8:	ldr	x3, [sp, #2232]
     cfc:	mov	x1, x28
     d00:	mov	x2, #0xc8                  	// #200
     d04:	umaddl	x0, w4, w0, x3
     d08:	bl	0 <memcpy>
     d0c:	ldr	w1, [sp, #2240]
     d10:	ldr	w2, [sp, #2244]
     d14:	mov	w0, w1
     d18:	add	x0, x0, #0x5
     d1c:	cmp	x0, x2
     d20:	b.hi	2420 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2420>  // b.pmore
     d24:	ldr	x3, [sp, #96]
     d28:	add	w2, w1, #0x5
     d2c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d30:	add	x0, x0, #0x0
     d34:	add	x0, x0, #0xb50
     d38:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d3c:	add	x1, x1, #0x0
     d40:	str	w2, [sp, #2240]
     d44:	add	x2, sp, #0x5c0
     d48:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d4c:	ldr	x0, [sp, #2232]
     d50:	cmp	x0, x22
     d54:	b.eq	d5c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xd5c>  // b.none
     d58:	bl	0 <free>
     d5c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d60:	add	x1, x0, #0x0
     d64:	add	x1, x1, #0xb50
     d68:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d6c:	adrp	x2, 0 <__dso_handle>
     d70:	add	x0, x0, #0x0
     d74:	add	x2, x2, #0x0
     d78:	bl	0 <__cxa_atexit>
     d7c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d80:	add	x0, x0, #0x0
     d84:	add	x15, x0, #0x230
     d88:	add	x3, x0, #0x208
     d8c:	add	x17, sp, #0x680
     d90:	add	x2, x0, #0x280
     d94:	ldr	x16, [x3, #32]
     d98:	str	x16, [sp, #256]
     d9c:	ldp	x12, x13, [x15]
     da0:	stp	x12, x13, [sp, #272]
     da4:	add	x1, x0, #0x2a8
     da8:	ldp	x10, x11, [x3]
     dac:	stp	x10, x11, [sp, #224]
     db0:	add	x9, x0, #0x258
     db4:	ldp	x6, x7, [x3, #16]
     db8:	stp	x6, x7, [sp, #240]
     dbc:	add	x0, x0, #0x2d0
     dc0:	stp	x12, x13, [x17, #-192]
     dc4:	add	x12, sp, #0x880
     dc8:	mov	x4, x20
     dcc:	adrp	x14, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dd0:	add	x14, x14, #0x0
     dd4:	stp	x10, x11, [x12, #-144]
     dd8:	mov	x5, x21
     ddc:	mov	x3, x19
     de0:	stp	x6, x7, [x12, #-128]
     de4:	add	x27, sp, #0x868
     de8:	mov	x8, x28
     dec:	ldp	x6, x7, [x0]
     df0:	stp	x6, x7, [sp, #128]
     df4:	ldp	x22, x23, [x15, #16]
     df8:	stp	x22, x23, [x17, #-176]
     dfc:	ldp	x10, x11, [x1, #16]
     e00:	str	x16, [sp, #2064]
     e04:	ldr	x20, [x15, #32]
     e08:	mov	x15, #0xf                   	// #15
     e0c:	str	x20, [sp, #1504]
     e10:	str	wzr, [sp, #2152]
     e14:	str	x27, [sp, #2192]
     e18:	str	x14, [sp, #2232]
     e1c:	str	x15, [sp, #2240]
     e20:	ldp	x18, x19, [x9]
     e24:	ldp	x14, x15, [x2]
     e28:	ldp	x24, x25, [x1]
     e2c:	ldp	x16, x17, [x9, #16]
     e30:	ldp	x12, x13, [x2, #16]
     e34:	ldp	x6, x7, [x0, #16]
     e38:	ldr	x9, [x9, #32]
     e3c:	ldr	x21, [x2, #32]
     e40:	ldr	x26, [x1, #32]
     e44:	ldr	x30, [x0, #32]
     e48:	stp	x10, x11, [sp, #432]
     e4c:	ldp	x0, x1, [sp, #112]
     e50:	stp	x22, x23, [sp, #288]
     e54:	ldp	x10, x11, [sp, #128]
     e58:	str	x20, [sp, #304]
     e5c:	ldr	x2, [sp, #176]
     e60:	stp	x18, x19, [sp, #320]
     e64:	add	x19, sp, #0x890
     e68:	stp	x16, x17, [sp, #336]
     e6c:	str	x9, [sp, #352]
     e70:	stp	x14, x15, [sp, #368]
     e74:	stp	x12, x13, [sp, #384]
     e78:	str	x21, [sp, #400]
     e7c:	stp	x24, x25, [sp, #416]
     e80:	str	x26, [sp, #448]
     e84:	stp	x10, x11, [sp, #464]
     e88:	stp	x6, x7, [sp, #480]
     e8c:	str	x30, [sp, #496]
     e90:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e94:	ldr	x2, [sp, #96]
     e98:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e9c:	add	x0, x0, #0x0
     ea0:	mov	x3, x19
     ea4:	add	x0, x0, #0x368
     ea8:	mov	x4, x28
     eac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     eb0:	add	x1, x1, #0x0
     eb4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     eb8:	ldr	x0, [sp, #2408]
     ebc:	add	x1, x28, #0x10
     ec0:	cmp	x0, x1
     ec4:	b.eq	ecc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xecc>  // b.none
     ec8:	bl	0 <free>
     ecc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ed0:	add	x1, x0, #0x0
     ed4:	add	x1, x1, #0x368
     ed8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     edc:	adrp	x2, 0 <__dso_handle>
     ee0:	add	x0, x0, #0x0
     ee4:	add	x2, x2, #0x0
     ee8:	bl	0 <__cxa_atexit>
     eec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ef0:	add	x0, x0, #0x0
     ef4:	add	x2, x0, #0x2f8
     ef8:	add	x1, x0, #0x320
     efc:	add	x0, x0, #0x348
     f00:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f04:	add	x3, x3, #0x0
     f08:	mov	x8, x28
     f0c:	ldp	x4, x5, [x2]
     f10:	stp	x4, x5, [sp, #224]
     f14:	ldp	x4, x5, [x2, #16]
     f18:	stp	x4, x5, [sp, #240]
     f1c:	ldp	x6, x7, [x0]
     f20:	stp	x6, x7, [sp, #320]
     f24:	ldp	x4, x5, [x1]
     f28:	stp	x4, x5, [sp, #272]
     f2c:	ldp	x6, x7, [x0, #16]
     f30:	stp	x6, x7, [sp, #336]
     f34:	ldp	x4, x5, [x1, #16]
     f38:	stp	x4, x5, [sp, #288]
     f3c:	ldr	x0, [x0, #32]
     f40:	str	x0, [sp, #352]
     f44:	ldr	x1, [x1, #32]
     f48:	str	x1, [sp, #304]
     f4c:	ldp	x0, x1, [sp, #112]
     f50:	mov	x4, #0x40                  	// #64
     f54:	ldr	x2, [x2, #32]
     f58:	str	x2, [sp, #256]
     f5c:	ldr	x2, [sp, #176]
     f60:	str	wzr, [sp, #2152]
     f64:	str	x27, [sp, #2192]
     f68:	str	x3, [sp, #2232]
     f6c:	str	x4, [sp, #2240]
     f70:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f74:	ldr	x3, [sp, #96]
     f78:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f7c:	add	x0, x0, #0x0
     f80:	mov	x4, x28
     f84:	add	x0, x0, #0xdb0
     f88:	mov	x2, x19
     f8c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f90:	add	x1, x1, #0x0
     f94:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f98:	ldr	x0, [sp, #2408]
     f9c:	add	x1, x28, #0x10
     fa0:	cmp	x0, x1
     fa4:	b.eq	fac <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xfac>  // b.none
     fa8:	bl	0 <free>
     fac:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fb0:	add	x1, x0, #0x0
     fb4:	add	x1, x1, #0xdb0
     fb8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fbc:	adrp	x2, 0 <__dso_handle>
     fc0:	add	x0, x0, #0x0
     fc4:	add	x2, x2, #0x0
     fc8:	bl	0 <__cxa_atexit>
     fcc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fd0:	add	x0, x0, #0x0
     fd4:	add	x2, x0, #0x370
     fd8:	add	x1, x0, #0x398
     fdc:	add	x0, x0, #0x3c0
     fe0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fe4:	add	x3, x3, #0x0
     fe8:	mov	x6, #0x2e                  	// #46
     fec:	ldp	x4, x5, [x2]
     ff0:	stp	x4, x5, [sp, #224]
     ff4:	mov	w7, #0x2                   	// #2
     ff8:	ldp	x4, x5, [x2, #16]
     ffc:	stp	x4, x5, [sp, #240]
    1000:	mov	x8, x28
    1004:	ldp	x4, x5, [x1]
    1008:	stp	x4, x5, [sp, #272]
    100c:	ldp	x4, x5, [x1, #16]
    1010:	stp	x4, x5, [sp, #288]
    1014:	ldp	x4, x5, [x0]
    1018:	stp	x4, x5, [sp, #320]
    101c:	ldp	x4, x5, [x0, #16]
    1020:	stp	x4, x5, [sp, #336]
    1024:	ldr	x0, [x0, #32]
    1028:	str	x0, [sp, #352]
    102c:	ldr	x1, [x1, #32]
    1030:	str	x1, [sp, #304]
    1034:	ldp	x0, x1, [sp, #112]
    1038:	str	w7, [sp, #2152]
    103c:	ldr	x2, [x2, #32]
    1040:	str	x2, [sp, #256]
    1044:	ldr	x2, [sp, #176]
    1048:	str	x27, [sp, #2192]
    104c:	str	x3, [sp, #2232]
    1050:	str	x6, [sp, #2240]
    1054:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1058:	ldr	x2, [sp, #96]
    105c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1060:	add	x0, x0, #0x0
    1064:	mov	x4, x28
    1068:	sub	x0, x0, #0xf0
    106c:	mov	x3, x19
    1070:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1074:	add	x1, x1, #0x0
    1078:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    107c:	ldr	x0, [sp, #2408]
    1080:	add	x1, x28, #0x10
    1084:	cmp	x0, x1
    1088:	b.eq	1090 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1090>  // b.none
    108c:	bl	0 <free>
    1090:	adrp	x0, 0 <__dso_handle>
    1094:	add	x26, x0, #0x0
    1098:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    109c:	add	x1, x0, #0x0
    10a0:	mov	x2, x26
    10a4:	sub	x1, x1, #0xf0
    10a8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10ac:	add	x0, x0, #0x0
    10b0:	bl	0 <__cxa_atexit>
    10b4:	strb	wzr, [sp, #2192]
    10b8:	ldr	x24, [sp, #96]
    10bc:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10c0:	add	x5, x5, #0x0
    10c4:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10c8:	mov	x3, x24
    10cc:	mov	x6, #0x33                  	// #51
    10d0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10d4:	add	x21, x0, #0x0
    10d8:	add	x22, x21, #0x260
    10dc:	add	x23, x4, #0x0
    10e0:	mov	x0, x22
    10e4:	mov	x2, x28
    10e8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10ec:	add	x1, x1, #0x0
    10f0:	str	x19, [sp, #2232]
    10f4:	add	x20, x21, #0x328
    10f8:	str	x5, [sp, #2408]
    10fc:	add	x25, x21, #0x4b8
    1100:	str	x6, [sp, #2416]
    1104:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1108:	mov	x1, x22
    110c:	mov	x2, x26
    1110:	mov	x0, x23
    1114:	bl	0 <__cxa_atexit>
    1118:	add	x6, x21, #0x3f0
    111c:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1120:	add	x5, x5, #0x0
    1124:	mov	x3, x24
    1128:	mov	x7, #0x32                  	// #50
    112c:	mov	x0, x20
    1130:	mov	x2, x28
    1134:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1138:	add	x1, x1, #0x0
    113c:	str	x6, [sp, #128]
    1140:	strb	wzr, [sp, #2192]
    1144:	mov	x22, x24
    1148:	str	x19, [sp, #2232]
    114c:	mov	x24, #0x1                   	// #1
    1150:	str	x5, [sp, #2408]
    1154:	str	x7, [sp, #2416]
    1158:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    115c:	mov	x1, x20
    1160:	mov	x2, x26
    1164:	mov	x0, x23
    1168:	bl	0 <__cxa_atexit>
    116c:	ldr	x6, [sp, #128]
    1170:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1174:	add	x5, x5, #0x0
    1178:	mov	x7, #0x30                  	// #48
    117c:	mov	x3, x22
    1180:	mov	x0, x6
    1184:	mov	x2, x28
    1188:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    118c:	add	x1, x1, #0x0
    1190:	str	x22, [sp, #96]
    1194:	strb	wzr, [sp, #2192]
    1198:	mov	w20, #0x100                 	// #256
    119c:	str	x19, [sp, #2232]
    11a0:	add	x22, x21, #0x580
    11a4:	str	x5, [sp, #2408]
    11a8:	str	x7, [sp, #2416]
    11ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11b0:	ldr	x6, [sp, #128]
    11b4:	mov	x2, x26
    11b8:	mov	x0, x23
    11bc:	mov	x1, x6
    11c0:	bl	0 <__cxa_atexit>
    11c4:	stp	xzr, xzr, [x25, #24]
    11c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11cc:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11d0:	add	x11, x21, #0x508
    11d4:	ldr	x6, [x0]
    11d8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    11dc:	ldr	x7, [x4]
    11e0:	add	x6, x6, #0x10
    11e4:	ldr	x5, [x0]
    11e8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    11ec:	ldr	x4, [sp, #104]
    11f0:	add	x5, x5, #0x10
    11f4:	ldr	x3, [x0]
    11f8:	mov	w10, #0x1                   	// #1
    11fc:	ldr	x0, [x25, #8]
    1200:	add	x3, x3, #0x10
    1204:	stp	xzr, xzr, [x25, #40]
    1208:	mov	x2, #0x1e                  	// #30
    120c:	and	x0, x0, #0x80000000
    1210:	stp	x0, xzr, [x25, #8]
    1214:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1218:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    121c:	ldr	x8, [x0]
    1220:	stp	xzr, x11, [x25, #56]
    1224:	add	x11, x21, #0x538
    1228:	stp	w24, w10, [x25, #72]
    122c:	add	x1, x1, #0x0
    1230:	stp	x4, xzr, [x25, #80]
    1234:	mov	x0, x25
    1238:	stp	x11, x11, [x25, #96]
    123c:	str	x24, [x25, #112]
    1240:	str	wzr, [x25, #120]
    1244:	strb	wzr, [x25, #136]
    1248:	str	x6, [x25, #144]
    124c:	strh	w20, [x25, #152]
    1250:	str	x5, [x25, #160]
    1254:	str	x8, [sp, #160]
    1258:	str	x8, [x25, #184]
    125c:	stp	x5, x6, [sp, #184]
    1260:	str	x7, [x25, #192]
    1264:	str	x7, [sp, #144]
    1268:	str	x3, [x21, #1208]
    126c:	str	x3, [sp, #128]
    1270:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1274:	strb	wzr, [x25, #136]
    1278:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    127c:	add	x1, x1, #0x0
    1280:	str	x1, [x25, #32]
    1284:	mov	x1, #0x47                  	// #71
    1288:	str	x1, [x25, #40]
    128c:	mov	x0, x25
    1290:	strh	w20, [x25, #152]
    1294:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1298:	mov	x2, x26
    129c:	mov	x1, x25
    12a0:	mov	x0, x23
    12a4:	bl	0 <__cxa_atexit>
    12a8:	ldr	x0, [x22, #8]
    12ac:	add	x11, x21, #0x600
    12b0:	ldp	x5, x6, [sp, #184]
    12b4:	and	x0, x0, #0x80000000
    12b8:	ldr	x4, [sp, #104]
    12bc:	mov	w10, #0x1                   	// #1
    12c0:	ldr	x3, [sp, #128]
    12c4:	stp	x0, xzr, [x22, #8]
    12c8:	add	x0, x21, #0x5d0
    12cc:	ldr	x7, [sp, #144]
    12d0:	stp	xzr, xzr, [x22, #24]
    12d4:	mov	x2, #0x1a                  	// #26
    12d8:	ldr	x8, [sp, #160]
    12dc:	stp	xzr, xzr, [x22, #40]
    12e0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12e4:	str	xzr, [x22, #56]
    12e8:	add	x1, x1, #0x0
    12ec:	str	x0, [x22, #64]
    12f0:	mov	x0, x22
    12f4:	stp	w10, w10, [x22, #72]
    12f8:	stp	x4, xzr, [x22, #80]
    12fc:	stp	x11, x11, [x22, #96]
    1300:	str	x24, [x22, #112]
    1304:	str	wzr, [x22, #120]
    1308:	strb	wzr, [x22, #136]
    130c:	str	x6, [x22, #144]
    1310:	strh	w20, [x22, #152]
    1314:	str	x5, [x22, #160]
    1318:	stp	x8, x7, [x22, #184]
    131c:	str	x3, [x21, #1408]
    1320:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1324:	strb	wzr, [x22, #136]
    1328:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    132c:	add	x1, x1, #0x0
    1330:	mov	x2, #0x46                  	// #70
    1334:	stp	x1, x2, [x22, #32]
    1338:	mov	x0, x22
    133c:	strh	w20, [x22, #152]
    1340:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1344:	mov	x2, x26
    1348:	mov	x1, x22
    134c:	mov	x0, x23
    1350:	bl	0 <__cxa_atexit>
    1354:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1358:	add	x3, x0, #0x0
    135c:	add	x14, x3, #0x3e8
    1360:	add	x12, x3, #0x410
    1364:	add	x3, x3, #0x438
    1368:	adrp	x9, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    136c:	ldp	x0, x1, [sp, #112]
    1370:	add	x9, x9, #0x0
    1374:	ldp	x6, x7, [x14]
    1378:	stp	x6, x7, [sp, #224]
    137c:	mov	x13, #0x3e                  	// #62
    1380:	ldp	x6, x7, [x14, #16]
    1384:	stp	x6, x7, [sp, #240]
    1388:	mov	x8, x28
    138c:	ldp	x4, x5, [x12]
    1390:	stp	x4, x5, [sp, #272]
    1394:	ldr	x6, [x14, #32]
    1398:	str	x6, [sp, #256]
    139c:	ldp	x10, x11, [x3]
    13a0:	stp	x10, x11, [sp, #320]
    13a4:	ldp	x4, x5, [x3, #16]
    13a8:	stp	x4, x5, [sp, #336]
    13ac:	ldp	x6, x7, [x12, #16]
    13b0:	stp	x6, x7, [sp, #288]
    13b4:	ldr	x3, [x3, #32]
    13b8:	str	x3, [sp, #352]
    13bc:	ldr	x6, [x12, #32]
    13c0:	str	x6, [sp, #304]
    13c4:	ldr	x2, [sp, #176]
    13c8:	str	wzr, [sp, #2152]
    13cc:	str	x27, [sp, #2192]
    13d0:	str	x9, [sp, #2232]
    13d4:	str	x13, [sp, #2240]
    13d8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13dc:	ldr	x2, [sp, #96]
    13e0:	add	x0, x21, #0x648
    13e4:	mov	x4, x28
    13e8:	mov	x3, x19
    13ec:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13f0:	add	x1, x1, #0x0
    13f4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13f8:	ldr	x0, [sp, #2408]
    13fc:	add	x1, x28, #0x10
    1400:	cmp	x0, x1
    1404:	b.eq	140c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x140c>  // b.none
    1408:	bl	0 <free>
    140c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1410:	add	x21, x0, #0x0
    1414:	adrp	x0, 0 <__dso_handle>
    1418:	add	x22, x0, #0x0
    141c:	add	x1, x21, #0x648
    1420:	mov	x2, x22
    1424:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1428:	add	x0, x0, #0x0
    142c:	bl	0 <__cxa_atexit>
    1430:	add	x20, x21, #0x8a8
    1434:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1438:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    143c:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
    1440:	add	x5, x21, #0x8f8
    1444:	ldr	x3, [x3]
    1448:	str	x3, [x20, #192]
    144c:	ldr	x2, [x0]
    1450:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1454:	ldr	x4, [x20, #8]
    1458:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    145c:	ldr	x0, [x0]
    1460:	and	x4, x4, #0x80000000
    1464:	ldr	x1, [x1]
    1468:	stp	xzr, x5, [x20, #56]
    146c:	add	x2, x2, #0x10
    1470:	ldr	x3, [x3]
    1474:	stp	x4, xzr, [x20, #8]
    1478:	add	x4, x21, #0x928
    147c:	ldr	x5, [sp, #104]
    1480:	add	x0, x0, #0x10
    1484:	add	x1, x1, #0x10
    1488:	mov	w26, #0x1                   	// #1
    148c:	mov	w25, #0x100                 	// #256
    1490:	stp	xzr, xzr, [x20, #24]
    1494:	stp	xzr, xzr, [x20, #40]
    1498:	str	w26, [x20, #76]
    149c:	str	x5, [x20, #80]
    14a0:	str	xzr, [x20, #88]
    14a4:	stp	x4, x4, [x20, #96]
    14a8:	mov	x4, #0x1                   	// #1
    14ac:	str	w4, [x20, #72]
    14b0:	str	x4, [x20, #112]
    14b4:	str	wzr, [x20, #120]
    14b8:	strb	wzr, [x20, #136]
    14bc:	str	x0, [x20, #144]
    14c0:	mov	x0, x20
    14c4:	strh	w25, [x20, #152]
    14c8:	str	x1, [x20, #160]
    14cc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14d0:	str	x3, [x20, #184]
    14d4:	add	x1, x1, #0x0
    14d8:	str	x2, [x21, #2216]
    14dc:	mov	x2, #0x26                  	// #38
    14e0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    14e4:	strb	wzr, [x20, #136]
    14e8:	ldrb	w1, [x20, #10]
    14ec:	mov	x2, #0x3c                  	// #60
    14f0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14f4:	add	x0, x0, #0x0
    14f8:	stp	x0, x2, [x20, #32]
    14fc:	mov	x0, x20
    1500:	bfi	w1, w26, #5, #2
    1504:	strb	w1, [x20, #10]
    1508:	strh	w25, [x20, #152]
    150c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1510:	mov	x2, x22
    1514:	mov	x1, x20
    1518:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    151c:	add	x0, x0, #0x0
    1520:	bl	0 <__cxa_atexit>
    1524:	str	wzr, [sp, #2152]
    1528:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    152c:	add	x3, x0, #0x0
    1530:	add	x1, x3, #0x460
    1534:	add	x0, x3, #0x488
    1538:	add	x3, x3, #0x4b0
    153c:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1540:	ldr	x2, [sp, #176]
    1544:	add	x6, x6, #0x0
    1548:	ldp	x4, x5, [x1]
    154c:	stp	x4, x5, [sp, #224]
    1550:	mov	x7, #0x15                  	// #21
    1554:	ldp	x4, x5, [x1, #16]
    1558:	stp	x4, x5, [sp, #240]
    155c:	mov	x8, x28
    1560:	ldp	x4, x5, [x0]
    1564:	stp	x4, x5, [sp, #272]
    1568:	ldp	x4, x5, [x0, #16]
    156c:	stp	x4, x5, [sp, #288]
    1570:	ldp	x4, x5, [x3]
    1574:	stp	x4, x5, [sp, #320]
    1578:	ldr	x0, [x0, #32]
    157c:	str	x0, [sp, #304]
    1580:	ldr	x1, [x1, #32]
    1584:	str	x1, [sp, #256]
    1588:	ldp	x4, x5, [x3, #16]
    158c:	stp	x4, x5, [sp, #336]
    1590:	ldp	x0, x1, [sp, #112]
    1594:	str	x27, [sp, #2192]
    1598:	ldr	x3, [x3, #32]
    159c:	str	x3, [sp, #352]
    15a0:	str	x6, [sp, #2232]
    15a4:	str	x7, [sp, #2240]
    15a8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15ac:	ldr	x2, [sp, #96]
    15b0:	add	x0, x21, #0x970
    15b4:	mov	x4, x28
    15b8:	mov	x3, x19
    15bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15c0:	add	x1, x1, #0x0
    15c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15c8:	ldr	x0, [sp, #2408]
    15cc:	add	x1, x28, #0x10
    15d0:	cmp	x0, x1
    15d4:	b.eq	15dc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x15dc>  // b.none
    15d8:	bl	0 <free>
    15dc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15e0:	add	x20, x0, #0x0
    15e4:	add	x1, x20, #0x970
    15e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15ec:	adrp	x2, 0 <__dso_handle>
    15f0:	add	x0, x0, #0x0
    15f4:	add	x2, x2, #0x0
    15f8:	bl	0 <__cxa_atexit>
    15fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1600:	add	x0, x0, #0x0
    1604:	add	x1, x0, #0x4d8
    1608:	add	x2, x0, #0x500
    160c:	add	x0, x0, #0x528
    1610:	mov	x8, x28
    1614:	str	x27, [sp, #2192]
    1618:	ldp	x4, x5, [x1]
    161c:	stp	x4, x5, [sp, #224]
    1620:	ldp	x4, x5, [x1, #16]
    1624:	stp	x4, x5, [sp, #240]
    1628:	ldp	x4, x5, [x2]
    162c:	stp	x4, x5, [sp, #272]
    1630:	ldp	x4, x5, [x2, #16]
    1634:	stp	x4, x5, [sp, #288]
    1638:	ldr	x2, [x2, #32]
    163c:	str	x2, [sp, #304]
    1640:	ldp	x2, x3, [x0]
    1644:	stp	x2, x3, [sp, #320]
    1648:	ldp	x2, x3, [x0, #16]
    164c:	stp	x2, x3, [sp, #336]
    1650:	ldr	x1, [x1, #32]
    1654:	str	x1, [sp, #256]
    1658:	ldr	x0, [x0, #32]
    165c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1660:	add	x1, x1, #0x0
    1664:	str	x0, [sp, #352]
    1668:	mov	w0, #0x1                   	// #1
    166c:	str	w0, [sp, #2152]
    1670:	str	x1, [sp, #2232]
    1674:	mov	x3, #0x2b                  	// #43
    1678:	ldr	x0, [sp, #112]
    167c:	str	x3, [sp, #2240]
    1680:	ldr	x1, [sp, #120]
    1684:	ldr	x2, [sp, #176]
    1688:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    168c:	ldr	x2, [sp, #96]
    1690:	mov	x0, x20
    1694:	mov	x4, x28
    1698:	mov	x3, x19
    169c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16a0:	add	x1, x1, #0x0
    16a4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16a8:	ldr	x0, [sp, #2408]
    16ac:	add	x1, x28, #0x10
    16b0:	cmp	x0, x1
    16b4:	b.eq	16bc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x16bc>  // b.none
    16b8:	bl	0 <free>
    16bc:	adrp	x0, 0 <__dso_handle>
    16c0:	add	x5, x0, #0x0
    16c4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16c8:	add	x27, x0, #0x0
    16cc:	mov	x23, x5
    16d0:	mov	x2, x5
    16d4:	mov	x1, x27
    16d8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16dc:	add	x0, x0, #0x0
    16e0:	bl	0 <__cxa_atexit>
    16e4:	ldr	x3, [sp, #96]
    16e8:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16ec:	add	x4, x4, #0x0
    16f0:	mov	x6, #0x35                  	// #53
    16f4:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16f8:	add	x25, x27, #0xbd0
    16fc:	mov	x0, x25
    1700:	add	x24, x5, #0x0
    1704:	mov	x2, x28
    1708:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    170c:	add	x1, x1, #0x0
    1710:	strb	wzr, [sp, #2192]
    1714:	str	x19, [sp, #2232]
    1718:	add	x26, x27, #0xc98
    171c:	str	x4, [sp, #2408]
    1720:	mov	w20, #0x1                   	// #1
    1724:	str	x6, [sp, #2416]
    1728:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    172c:	mov	x1, x25
    1730:	mov	x2, x23
    1734:	mov	x0, x24
    1738:	bl	0 <__cxa_atexit>
    173c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1740:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1744:	add	x9, x27, #0xd18
    1748:	mov	x7, #0x1                   	// #1
    174c:	ldr	x8, [x0]
    1750:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1754:	ldr	x10, [x4]
    1758:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    175c:	ldr	x6, [x0]
    1760:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1764:	ldr	x11, [x4]
    1768:	add	x4, x27, #0xce8
    176c:	ldr	x3, [x0]
    1770:	stp	xzr, x4, [x26, #56]
    1774:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1778:	ldr	x0, [x26, #8]
    177c:	add	x4, x4, #0x0
    1780:	ldr	x5, [sp, #104]
    1784:	add	x8, x8, #0x10
    1788:	add	x3, x3, #0x10
    178c:	add	x6, x6, #0x10
    1790:	stp	xzr, x9, [x26, #88]
    1794:	and	x0, x0, #0x80000000
    1798:	mov	x21, x4
    179c:	stp	x9, x7, [x26, #104]
    17a0:	add	x9, x4, #0x170
    17a4:	mov	x2, #0xb                   	// #11
    17a8:	stp	x0, xzr, [x26, #8]
    17ac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17b0:	mov	x0, x26
    17b4:	stp	xzr, xzr, [x26, #24]
    17b8:	add	x1, x1, #0x0
    17bc:	add	x22, x27, #0xe28
    17c0:	stp	xzr, xzr, [x26, #40]
    17c4:	add	x25, x27, #0xd60
    17c8:	stp	w20, w20, [x26, #72]
    17cc:	str	x5, [x26, #80]
    17d0:	str	wzr, [x26, #120]
    17d4:	strb	wzr, [x26, #136]
    17d8:	str	x6, [x26, #144]
    17dc:	mov	w6, #0x100                 	// #256
    17e0:	strh	w6, [x26, #152]
    17e4:	str	x3, [x26, #160]
    17e8:	str	x11, [x26, #184]
    17ec:	str	x10, [x26, #192]
    17f0:	str	x8, [x27, #3224]
    17f4:	str	x9, [sp, #128]
    17f8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    17fc:	strb	wzr, [x26, #136]
    1800:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1804:	add	x1, x1, #0x0
    1808:	mov	x2, #0x40                  	// #64
    180c:	stp	x1, x2, [x26, #32]
    1810:	mov	w1, #0x100                 	// #256
    1814:	strh	w1, [x26, #152]
    1818:	mov	x0, x26
    181c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1820:	mov	x1, x26
    1824:	mov	x2, x23
    1828:	mov	x0, x24
    182c:	bl	0 <__cxa_atexit>
    1830:	ldr	x9, [sp, #128]
    1834:	mov	x2, #0x15                  	// #21
    1838:	ldr	x26, [sp, #96]
    183c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1840:	add	x1, x1, #0x0
    1844:	mov	x0, x9
    1848:	mov	x3, x26
    184c:	str	x9, [sp, #96]
    1850:	strb	wzr, [sp, #2192]
    1854:	str	x19, [sp, #2232]
    1858:	str	x1, [sp, #2408]
    185c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1860:	add	x1, x1, #0x0
    1864:	str	x2, [sp, #2416]
    1868:	mov	x2, x28
    186c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1870:	ldr	x9, [sp, #96]
    1874:	mov	x2, x23
    1878:	mov	x0, x24
    187c:	mov	x1, x9
    1880:	bl	0 <__cxa_atexit>
    1884:	str	x26, [sp, #96]
    1888:	mov	x3, x26
    188c:	mov	x8, #0x1a                  	// #26
    1890:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1894:	add	x2, x2, #0x0
    1898:	mov	x0, x22
    189c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18a0:	add	x1, x1, #0x0
    18a4:	strb	w20, [sp, #2192]
    18a8:	str	x19, [sp, #2232]
    18ac:	add	x26, x21, #0x238
    18b0:	str	x2, [sp, #2408]
    18b4:	mov	x2, x28
    18b8:	str	x8, [sp, #2416]
    18bc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18c0:	mov	x1, x22
    18c4:	mov	x2, x23
    18c8:	mov	x0, x24
    18cc:	bl	0 <__cxa_atexit>
    18d0:	adrp	x2, 0 <_ZTVN4llvm2cl6parserIjEE>
    18d4:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    18d8:	ldr	x8, [x25, #8]
    18dc:	mov	x7, #0x1                   	// #1
    18e0:	ldr	x6, [x2]
    18e4:	and	x8, x8, #0x80000000
    18e8:	ldr	x3, [x0]
    18ec:	add	x6, x6, #0x10
    18f0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18f4:	str	x6, [x25, #160]
    18f8:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18fc:	add	x3, x3, #0x10
    1900:	ldr	x0, [x0]
    1904:	str	x3, [x27, #3424]
    1908:	ldr	x3, [x6]
    190c:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1910:	add	x0, x0, #0x10
    1914:	str	x3, [x25, #192]
    1918:	ldr	x3, [x6]
    191c:	str	x0, [x25, #144]
    1920:	ldr	x5, [sp, #104]
    1924:	add	x0, x27, #0xdb0
    1928:	stp	x8, xzr, [x25, #8]
    192c:	mov	x2, #0xf                   	// #15
    1930:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1934:	stp	xzr, xzr, [x25, #24]
    1938:	add	x1, x1, #0x0
    193c:	add	x22, x21, #0x300
    1940:	stp	xzr, xzr, [x25, #40]
    1944:	str	xzr, [x25, #56]
    1948:	str	x0, [x25, #64]
    194c:	add	x0, x27, #0xde0
    1950:	stp	w20, w20, [x25, #72]
    1954:	stp	x5, xzr, [x25, #80]
    1958:	stp	x0, x0, [x25, #96]
    195c:	mov	x0, x25
    1960:	str	x7, [x25, #112]
    1964:	str	wzr, [x25, #120]
    1968:	str	wzr, [x25, #136]
    196c:	str	wzr, [x25, #152]
    1970:	strb	w20, [x25, #156]
    1974:	str	x3, [x25, #184]
    1978:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    197c:	str	wzr, [x25, #136]
    1980:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1984:	add	x1, x1, #0x0
    1988:	mov	x2, #0x20                  	// #32
    198c:	stp	x1, x2, [x25, #32]
    1990:	mov	x0, x25
    1994:	str	wzr, [x25, #152]
    1998:	strb	w20, [x25, #156]
    199c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    19a0:	mov	x1, x25
    19a4:	mov	x2, x23
    19a8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19ac:	add	x0, x0, #0x0
    19b0:	bl	0 <__cxa_atexit>
    19b4:	strb	wzr, [sp, #2192]
    19b8:	ldr	x3, [sp, #96]
    19bc:	mov	x2, #0x2e                  	// #46
    19c0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19c4:	add	x1, x1, #0x0
    19c8:	mov	x0, x26
    19cc:	str	x19, [sp, #2232]
    19d0:	str	x1, [sp, #2408]
    19d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19d8:	add	x1, x1, #0x0
    19dc:	str	x2, [sp, #2416]
    19e0:	mov	x2, x28
    19e4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19e8:	mov	x2, x23
    19ec:	mov	x1, x26
    19f0:	mov	x0, x24
    19f4:	bl	0 <__cxa_atexit>
    19f8:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    19fc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a00:	ldr	x4, [sp, #104]
    1a04:	add	x11, x21, #0x350
    1a08:	ldr	x6, [x0]
    1a0c:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1a10:	ldr	x7, [x1]
    1a14:	add	x6, x6, #0x10
    1a18:	ldr	x5, [x0]
    1a1c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1a20:	add	x10, x21, #0x398
    1a24:	add	x9, x21, #0x3c0
    1a28:	ldr	x3, [x0]
    1a2c:	add	x8, x21, #0x380
    1a30:	ldr	x0, [x22, #8]
    1a34:	add	x3, x3, #0x10
    1a38:	str	x3, [x22, #216]
    1a3c:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a40:	and	x0, x0, #0x80000000
    1a44:	stp	x0, xzr, [x22, #8]
    1a48:	add	x5, x5, #0x10
    1a4c:	stp	xzr, xzr, [x22, #24]
    1a50:	mov	x0, x22
    1a54:	mov	x2, #0x9                   	// #9
    1a58:	stp	xzr, xzr, [x22, #40]
    1a5c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a60:	add	x1, x1, #0x0
    1a64:	stp	xzr, x11, [x22, #56]
    1a68:	add	x25, x28, #0x10
    1a6c:	stp	w20, w20, [x22, #72]
    1a70:	stp	x4, xzr, [x22, #80]
    1a74:	mov	x4, #0x1                   	// #1
    1a78:	stp	x8, x8, [x22, #96]
    1a7c:	str	x4, [x22, #112]
    1a80:	str	wzr, [x22, #120]
    1a84:	stp	x10, xzr, [x22, #136]
    1a88:	strb	wzr, [x22, #152]
    1a8c:	stp	x6, x9, [x22, #168]
    1a90:	str	xzr, [x22, #184]
    1a94:	strb	wzr, [x22, #192]
    1a98:	strb	wzr, [x22, #208]
    1a9c:	str	x7, [x22, #248]
    1aa0:	str	x5, [x21, #768]
    1aa4:	ldr	x3, [x3]
    1aa8:	str	x3, [x22, #240]
    1aac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ab0:	str	x25, [sp, #2408]
    1ab4:	ldrb	w3, [x22, #10]
    1ab8:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1abc:	add	x2, x2, #0x0
    1ac0:	mov	x5, #0x3b                  	// #59
    1ac4:	stp	x2, x5, [x22, #32]
    1ac8:	add	x0, x21, #0x388
    1acc:	bfi	w3, w20, #5, #2
    1ad0:	strb	w3, [x22, #10]
    1ad4:	mov	x1, x28
    1ad8:	str	xzr, [sp, #2416]
    1adc:	strb	wzr, [sp, #2424]
    1ae0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1ae4:	strb	w20, [x22, #208]
    1ae8:	add	x0, x21, #0x3b0
    1aec:	mov	x1, x28
    1af0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1af4:	ldr	x0, [sp, #2408]
    1af8:	cmp	x0, x25
    1afc:	b.eq	1b04 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1b04>  // b.none
    1b00:	bl	0 <_ZdlPv>
    1b04:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b08:	adrp	x1, 0 <__dso_handle>
    1b0c:	add	x25, x0, #0x0
    1b10:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b14:	add	x24, x0, #0x0
    1b18:	add	x26, x1, #0x0
    1b1c:	add	x24, x24, #0x300
    1b20:	add	x20, x25, #0xef0
    1b24:	mov	x0, x24
    1b28:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b2c:	mov	x1, x24
    1b30:	mov	x2, x26
    1b34:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b38:	add	x0, x0, #0x0
    1b3c:	bl	0 <__cxa_atexit>
    1b40:	mov	w21, #0x1                   	// #1
    1b44:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b48:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b4c:	add	x7, x25, #0xf40
    1b50:	stp	xzr, x7, [x20, #56]
    1b54:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b58:	ldr	x3, [x0]
    1b5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1b60:	ldr	x5, [x4]
    1b64:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b68:	ldr	x22, [x0]
    1b6c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1b70:	add	x8, x3, #0x10
    1b74:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b78:	ldr	x27, [x0]
    1b7c:	add	x9, x22, #0x10
    1b80:	ldr	x0, [x20, #8]
    1b84:	add	x22, x3, #0x0
    1b88:	ldr	x6, [x4]
    1b8c:	add	x24, x7, #0x0
    1b90:	ldr	x3, [sp, #104]
    1b94:	add	x4, x25, #0xf70
    1b98:	add	x10, x27, #0x10
    1b9c:	mov	w23, #0x100                 	// #256
    1ba0:	mov	x7, #0x1                   	// #1
    1ba4:	and	x0, x0, #0x80000000
    1ba8:	stp	x0, xzr, [x20, #8]
    1bac:	mov	x2, #0x9                   	// #9
    1bb0:	mov	x0, x20
    1bb4:	stp	xzr, xzr, [x20, #24]
    1bb8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bbc:	add	x1, x1, #0x0
    1bc0:	stp	xzr, xzr, [x20, #40]
    1bc4:	add	x25, x25, #0xfb8
    1bc8:	sub	x27, x24, #0x80
    1bcc:	stp	w21, w21, [x20, #72]
    1bd0:	str	x3, [x20, #80]
    1bd4:	stp	xzr, x4, [x20, #88]
    1bd8:	str	x4, [x20, #104]
    1bdc:	str	x7, [x20, #112]
    1be0:	str	wzr, [x20, #120]
    1be4:	str	x8, [sp, #128]
    1be8:	strb	wzr, [x20, #136]
    1bec:	str	x8, [x20, #144]
    1bf0:	strh	w23, [x20, #152]
    1bf4:	str	x9, [x20, #160]
    1bf8:	str	x9, [sp, #160]
    1bfc:	str	x6, [x20, #184]
    1c00:	stp	x5, x6, [sp, #184]
    1c04:	str	x5, [x20, #192]
    1c08:	stur	x10, [x25, #-200]
    1c0c:	str	x10, [sp, #144]
    1c10:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1c14:	strb	wzr, [x20, #136]
    1c18:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c1c:	add	x1, x1, #0x0
    1c20:	str	x1, [x20, #32]
    1c24:	mov	x1, #0x22                  	// #34
    1c28:	str	x1, [x20, #40]
    1c2c:	mov	x0, x20
    1c30:	strh	w23, [x20, #152]
    1c34:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c38:	mov	x1, x20
    1c3c:	mov	x2, x26
    1c40:	mov	x0, x22
    1c44:	bl	0 <__cxa_atexit>
    1c48:	ldr	x3, [sp, #96]
    1c4c:	mov	x2, #0x3e                  	// #62
    1c50:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c54:	add	x1, x1, #0x0
    1c58:	mov	x0, x25
    1c5c:	strb	wzr, [sp, #2192]
    1c60:	str	x19, [sp, #2232]
    1c64:	add	x20, x24, #0x48
    1c68:	str	x1, [sp, #2408]
    1c6c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c70:	add	x1, x1, #0x0
    1c74:	str	x2, [sp, #2416]
    1c78:	mov	x2, x28
    1c7c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c80:	mov	x1, x25
    1c84:	mov	x2, x26
    1c88:	mov	x0, x22
    1c8c:	bl	0 <__cxa_atexit>
    1c90:	ldur	x0, [x24, #-120]
    1c94:	mov	x7, #0x1                   	// #1
    1c98:	ldp	x5, x6, [sp, #184]
    1c9c:	and	x0, x0, #0x80000000
    1ca0:	ldr	x4, [sp, #104]
    1ca4:	stp	xzr, xzr, [x24, #-112]
    1ca8:	mov	x2, #0xd                   	// #13
    1cac:	ldr	x8, [sp, #128]
    1cb0:	stp	xzr, xzr, [x24, #-96]
    1cb4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cb8:	ldr	x10, [sp, #144]
    1cbc:	stp	x10, x0, [x24, #-128]
    1cc0:	add	x0, x27, #0x50
    1cc4:	ldr	x9, [sp, #160]
    1cc8:	stp	xzr, xzr, [x24, #-80]
    1ccc:	add	x1, x1, #0x0
    1cd0:	stur	x0, [x24, #-64]
    1cd4:	mov	x0, x27
    1cd8:	stp	w21, w21, [x24, #-56]
    1cdc:	add	x25, x24, #0x1d8
    1ce0:	stp	x4, xzr, [x24, #-48]
    1ce4:	stp	x24, x24, [x24, #-32]
    1ce8:	stur	x7, [x24, #-16]
    1cec:	stur	wzr, [x24, #-8]
    1cf0:	strb	wzr, [x24, #8]
    1cf4:	str	x8, [x24, #16]
    1cf8:	strh	w23, [x24, #24]
    1cfc:	str	x9, [x24, #32]
    1d00:	stp	x6, x5, [x24, #56]
    1d04:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1d08:	strb	wzr, [x24, #8]
    1d0c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d10:	add	x1, x1, #0x0
    1d14:	stur	x1, [x24, #-96]
    1d18:	mov	x1, #0x20                  	// #32
    1d1c:	stur	x1, [x24, #-88]
    1d20:	mov	x0, x27
    1d24:	strh	w23, [x24, #24]
    1d28:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d2c:	mov	x1, x27
    1d30:	mov	x2, x26
    1d34:	mov	x0, x22
    1d38:	bl	0 <__cxa_atexit>
    1d3c:	ldr	x0, [x20, #8]
    1d40:	add	x5, x24, #0xc8
    1d44:	stp	x5, x5, [x20, #96]
    1d48:	mov	x7, #0x1                   	// #1
    1d4c:	and	x0, x0, #0x80000000
    1d50:	ldr	x4, [sp, #104]
    1d54:	stp	x0, xzr, [x20, #8]
    1d58:	add	x0, x24, #0x98
    1d5c:	ldr	x8, [sp, #128]
    1d60:	stp	xzr, xzr, [x20, #24]
    1d64:	mov	x2, #0x11                  	// #17
    1d68:	ldr	x10, [sp, #144]
    1d6c:	stp	xzr, xzr, [x20, #40]
    1d70:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d74:	ldr	x9, [sp, #160]
    1d78:	str	xzr, [x20, #56]
    1d7c:	ldr	x5, [sp, #184]
    1d80:	str	x0, [x20, #64]
    1d84:	ldr	x6, [sp, #192]
    1d88:	str	x10, [x24, #72]
    1d8c:	stp	w21, w21, [x20, #72]
    1d90:	mov	x0, x20
    1d94:	stp	x4, xzr, [x20, #80]
    1d98:	add	x1, x1, #0x0
    1d9c:	add	x27, x24, #0x110
    1da0:	str	x7, [x20, #112]
    1da4:	str	wzr, [x20, #120]
    1da8:	strb	wzr, [x20, #136]
    1dac:	str	x8, [x20, #144]
    1db0:	strh	w23, [x20, #152]
    1db4:	str	x9, [x20, #160]
    1db8:	str	x6, [x20, #184]
    1dbc:	str	x5, [x20, #192]
    1dc0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1dc4:	strb	wzr, [x20, #136]
    1dc8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1dcc:	add	x1, x1, #0x0
    1dd0:	str	x1, [x20, #32]
    1dd4:	mov	x1, #0x25                  	// #37
    1dd8:	str	x1, [x20, #40]
    1ddc:	mov	x0, x20
    1de0:	strh	w23, [x20, #152]
    1de4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1de8:	mov	x1, x20
    1dec:	mov	x2, x26
    1df0:	mov	x0, x22
    1df4:	bl	0 <__cxa_atexit>
    1df8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1dfc:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e00:	ldr	x4, [sp, #104]
    1e04:	stp	xzr, xzr, [x25, #24]
    1e08:	mov	x2, #0x8                   	// #8
    1e0c:	ldr	x8, [x0]
    1e10:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e14:	ldr	x12, [x7]
    1e18:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e1c:	ldr	x10, [x0]
    1e20:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    1e24:	ldr	x11, [x7]
    1e28:	mov	x7, #0x1                   	// #1
    1e2c:	ldr	x9, [x0]
    1e30:	add	x10, x10, #0x10
    1e34:	ldr	x0, [x25, #8]
    1e38:	add	x8, x8, #0x10
    1e3c:	add	x9, x9, #0x10
    1e40:	str	x7, [x25, #112]
    1e44:	and	x0, x0, #0x80000000
    1e48:	add	x7, sp, #0x218
    1e4c:	stp	x0, xzr, [x25, #8]
    1e50:	add	x0, x24, #0x228
    1e54:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e58:	stp	xzr, xzr, [x25, #40]
    1e5c:	add	x1, x1, #0x0
    1e60:	add	x20, x24, #0x2a0
    1e64:	str	xzr, [x25, #56]
    1e68:	str	x0, [x25, #64]
    1e6c:	add	x0, x24, #0x258
    1e70:	stp	w21, w21, [x25, #72]
    1e74:	stp	x4, xzr, [x25, #80]
    1e78:	stp	x0, x0, [x25, #96]
    1e7c:	mov	x0, x25
    1e80:	str	wzr, [x25, #120]
    1e84:	str	wzr, [x25, #136]
    1e88:	str	x10, [x25, #144]
    1e8c:	str	wzr, [x25, #152]
    1e90:	strb	w21, [x25, #156]
    1e94:	str	x9, [x25, #160]
    1e98:	stp	x11, x12, [x25, #184]
    1e9c:	str	x8, [x24, #472]
    1ea0:	str	x7, [sp, #216]
    1ea4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ea8:	str	wzr, [x25, #136]
    1eac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1eb0:	add	x1, x1, #0x0
    1eb4:	mov	x2, #0x21                  	// #33
    1eb8:	stp	x1, x2, [x25, #32]
    1ebc:	mov	x0, x25
    1ec0:	str	wzr, [x25, #152]
    1ec4:	strb	w21, [x25, #156]
    1ec8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1ecc:	mov	x1, x25
    1ed0:	mov	x2, x26
    1ed4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ed8:	add	x0, x0, #0x0
    1edc:	bl	0 <__cxa_atexit>
    1ee0:	strb	wzr, [sp, #2192]
    1ee4:	ldr	x25, [sp, #96]
    1ee8:	adrp	x8, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1eec:	add	x8, x8, #0x0
    1ef0:	mov	x9, #0x16                  	// #22
    1ef4:	mov	x3, x25
    1ef8:	mov	x0, x20
    1efc:	mov	x2, x28
    1f00:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f04:	add	x1, x1, #0x0
    1f08:	str	x19, [sp, #2232]
    1f0c:	str	x8, [sp, #2408]
    1f10:	str	x9, [sp, #2416]
    1f14:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f18:	mov	x1, x20
    1f1c:	mov	x2, x26
    1f20:	mov	x0, x22
    1f24:	bl	0 <__cxa_atexit>
    1f28:	ldr	x3, [x27, #8]
    1f2c:	add	x9, x24, #0x160
    1f30:	ldp	x5, x6, [sp, #184]
    1f34:	add	x8, x24, #0x190
    1f38:	stp	xzr, x9, [x27, #56]
    1f3c:	and	x3, x3, #0x80000000
    1f40:	mov	x0, x27
    1f44:	stp	x8, x8, [x27, #96]
    1f48:	mov	x2, #0x14                  	// #20
    1f4c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f50:	ldr	x4, [sp, #104]
    1f54:	stp	x3, xzr, [x27, #8]
    1f58:	mov	x3, #0x1                   	// #1
    1f5c:	ldr	x8, [sp, #128]
    1f60:	stp	xzr, xzr, [x27, #24]
    1f64:	add	x1, x1, #0x0
    1f68:	ldr	x10, [sp, #144]
    1f6c:	stp	xzr, xzr, [x27, #40]
    1f70:	add	x20, sp, #0x880
    1f74:	ldr	x9, [sp, #160]
    1f78:	stp	w21, w21, [x27, #72]
    1f7c:	stp	x4, xzr, [x27, #80]
    1f80:	str	x3, [x27, #112]
    1f84:	str	wzr, [x27, #120]
    1f88:	strb	wzr, [x27, #136]
    1f8c:	str	x8, [x27, #144]
    1f90:	strh	w23, [x27, #152]
    1f94:	str	x9, [x27, #160]
    1f98:	stp	x6, x5, [x27, #184]
    1f9c:	str	x10, [x24, #272]
    1fa0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1fa4:	strb	w21, [x27, #136]
    1fa8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fac:	add	x1, x1, #0x0
    1fb0:	mov	w2, #0x101                 	// #257
    1fb4:	str	x1, [x27, #32]
    1fb8:	mov	x1, #0x22                  	// #34
    1fbc:	str	x1, [x27, #40]
    1fc0:	strh	w2, [x27, #152]
    1fc4:	mov	x0, x27
    1fc8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1fcc:	mov	x2, x26
    1fd0:	mov	x1, x27
    1fd4:	mov	x0, x22
    1fd8:	bl	0 <__cxa_atexit>
    1fdc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fe0:	add	x3, x0, #0x0
    1fe4:	add	x24, x3, #0x550
    1fe8:	add	x23, x3, #0x578
    1fec:	add	x22, x3, #0x5a0
    1ff0:	add	x3, x3, #0x5c8
    1ff4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ff8:	add	x0, x0, #0x0
    1ffc:	ldp	x12, x13, [x23]
    2000:	str	x0, [sp, #536]
    2004:	ldp	x18, x19, [x22]
    2008:	add	x0, sp, #0x880
    200c:	ldp	x6, x7, [x3]
    2010:	str	w21, [sp, #524]
    2014:	ldp	x16, x17, [x24]
    2018:	add	x1, sp, #0x20c
    201c:	ldp	x4, x5, [x3, #16]
    2020:	mov	x2, #0x2a                  	// #42
    2024:	ldp	x8, x9, [x22, #16]
    2028:	stp	x16, x17, [x0, #-104]
    202c:	ldp	x14, x15, [x24, #16]
    2030:	stp	x14, x15, [x0, #-88]
    2034:	ldp	x10, x11, [x23, #16]
    2038:	stp	x12, x13, [x0, #-64]
    203c:	add	x0, sp, #0x978
    2040:	ldr	x3, [x3, #32]
    2044:	stp	x10, x11, [x20, #-48]
    2048:	ldr	x22, [x22, #32]
    204c:	stp	x18, x19, [x20, #-24]
    2050:	ldr	x23, [x23, #32]
    2054:	stp	x8, x9, [x20, #-8]
    2058:	ldr	x21, [x24, #32]
    205c:	stp	x6, x7, [x20, #16]
    2060:	stp	x4, x5, [x20, #32]
    2064:	stp	x16, x17, [x20, #56]
    2068:	stp	x14, x15, [x20, #72]
    206c:	stp	x12, x13, [x20, #96]
    2070:	str	x1, [sp, #528]
    2074:	mov	x1, x25
    2078:	str	x2, [sp, #544]
    207c:	mov	x2, #0xa0                  	// #160
    2080:	str	x21, [sp, #2104]
    2084:	str	x23, [sp, #2144]
    2088:	str	x22, [sp, #2184]
    208c:	str	x3, [sp, #2224]
    2090:	str	x21, [sp, #2264]
    2094:	stp	x10, x11, [x20, #112]
    2098:	stp	x18, x19, [x20, #136]
    209c:	add	x19, x28, #0x10
    20a0:	stp	x8, x9, [x20, #152]
    20a4:	stp	x6, x7, [x20, #176]
    20a8:	stp	x4, x5, [x20, #192]
    20ac:	str	x23, [sp, #2304]
    20b0:	str	x22, [sp, #2344]
    20b4:	str	x3, [sp, #2384]
    20b8:	str	x19, [sp, #2408]
    20bc:	bl	0 <memcpy>
    20c0:	ldr	x2, [sp, #216]
    20c4:	mov	x5, #0x400000004           	// #17179869188
    20c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20cc:	add	x0, x0, #0x0
    20d0:	add	x0, x0, #0xc0
    20d4:	mov	x4, x28
    20d8:	add	x3, sp, #0x210
    20dc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20e0:	add	x1, x1, #0x0
    20e4:	str	x5, [sp, #2416]
    20e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20ec:	ldr	x0, [sp, #2408]
    20f0:	cmp	x0, x19
    20f4:	b.eq	20fc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x20fc>  // b.none
    20f8:	bl	0 <free>
    20fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2100:	add	x19, x0, #0x0
    2104:	add	x1, x19, #0xc0
    2108:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    210c:	adrp	x2, 0 <__dso_handle>
    2110:	add	x0, x0, #0x0
    2114:	add	x2, x2, #0x0
    2118:	bl	0 <__cxa_atexit>
    211c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2120:	add	x3, x0, #0x0
    2124:	add	x5, x3, #0x5f0
    2128:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    212c:	add	x6, x6, #0x0
    2130:	str	x6, [sp, #2112]
    2134:	add	x6, sp, #0x880
    2138:	add	x9, sp, #0x880
    213c:	ldp	x10, x11, [x5]
    2140:	stp	x10, x11, [sp, #224]
    2144:	add	x4, x3, #0x618
    2148:	ldr	x7, [sp, #216]
    214c:	stp	x10, x11, [x6, #56]
    2150:	add	x3, x3, #0x640
    2154:	str	x7, [sp, #2072]
    2158:	mov	x8, x28
    215c:	ldp	x6, x7, [x5, #16]
    2160:	stp	x6, x7, [sp, #240]
    2164:	ldur	x5, [x3, #-48]
    2168:	str	x5, [sp, #256]
    216c:	stp	x6, x7, [x9, #72]
    2170:	mov	x6, #0x29                  	// #41
    2174:	str	x6, [sp, #2120]
    2178:	ldp	x6, x7, [x4]
    217c:	stp	x6, x7, [sp, #272]
    2180:	stp	x6, x7, [x9, #16]
    2184:	ldp	x6, x7, [x4, #16]
    2188:	stp	x6, x7, [sp, #288]
    218c:	ldur	x4, [x3, #-8]
    2190:	str	x4, [sp, #304]
    2194:	stp	x6, x7, [x9, #32]
    2198:	ldr	x6, [x3, #32]
    219c:	str	x6, [sp, #352]
    21a0:	str	x6, [sp, #2184]
    21a4:	ldp	x6, x7, [x3]
    21a8:	stp	x6, x7, [sp, #320]
    21ac:	stp	x6, x7, [x9, #-24]
    21b0:	ldp	x6, x7, [x3, #16]
    21b4:	stp	x6, x7, [sp, #336]
    21b8:	ldp	x0, x1, [sp, #112]
    21bc:	str	wzr, [sp, #536]
    21c0:	ldr	x2, [sp, #176]
    21c4:	stp	x6, x7, [x9, #-8]
    21c8:	str	x4, [sp, #2224]
    21cc:	str	x5, [sp, #2264]
    21d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21d4:	ldp	x2, x3, [sp, #200]
    21d8:	add	x0, x19, #0x320
    21dc:	mov	x4, x28
    21e0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21e4:	add	x1, x1, #0x0
    21e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21ec:	ldr	x0, [sp, #2408]
    21f0:	add	x1, x28, #0x10
    21f4:	cmp	x0, x1
    21f8:	b.eq	2200 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2200>  // b.none
    21fc:	bl	0 <free>
    2200:	adrp	x0, 0 <__dso_handle>
    2204:	add	x23, x0, #0x0
    2208:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    220c:	add	x1, x0, #0x0
    2210:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2214:	add	x1, x1, #0x320
    2218:	add	x22, x0, #0x0
    221c:	mov	x2, x23
    2220:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2224:	add	x0, x0, #0x0
    2228:	bl	0 <__cxa_atexit>
    222c:	add	x25, x22, #0x5c8
    2230:	ldp	x3, x27, [sp, #200]
    2234:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2238:	add	x4, x4, #0x0
    223c:	mov	x5, #0x2d                  	// #45
    2240:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2244:	mov	x2, x28
    2248:	add	x24, x0, #0x0
    224c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2250:	mov	x0, x25
    2254:	add	x1, x1, #0x0
    2258:	strb	wzr, [sp, #2072]
    225c:	add	x21, x22, #0x690
    2260:	str	x27, [sp, #2112]
    2264:	mov	w20, #0x100                 	// #256
    2268:	str	x4, [sp, #2408]
    226c:	mov	x19, #0x22                  	// #34
    2270:	str	x5, [sp, #2416]
    2274:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2278:	mov	x1, x25
    227c:	mov	x2, x23
    2280:	mov	x0, x24
    2284:	bl	0 <__cxa_atexit>
    2288:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    228c:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2290:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2294:	mov	w10, #0x1                   	// #1
    2298:	ldr	x3, [x0]
    229c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22a0:	mov	x8, #0x1                   	// #1
    22a4:	stp	w8, w10, [x21, #72]
    22a8:	ldr	x5, [x0]
    22ac:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    22b0:	ldr	x6, [x6]
    22b4:	add	x9, x22, #0x710
    22b8:	ldr	x4, [x0]
    22bc:	add	x11, x22, #0x6e0
    22c0:	ldr	x0, [x21, #8]
    22c4:	add	x3, x3, #0x10
    22c8:	ldr	x7, [x7]
    22cc:	add	x5, x5, #0x10
    22d0:	ldr	x10, [sp, #104]
    22d4:	add	x4, x4, #0x10
    22d8:	and	x0, x0, #0x80000000
    22dc:	stp	x0, xzr, [x21, #8]
    22e0:	mov	x2, #0x7                   	// #7
    22e4:	stp	xzr, xzr, [x21, #24]
    22e8:	mov	x0, x21
    22ec:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22f0:	stp	xzr, xzr, [x21, #40]
    22f4:	add	x1, x1, #0x0
    22f8:	add	x26, x22, #0x758
    22fc:	stp	xzr, x11, [x21, #56]
    2300:	add	x25, x22, #0x820
    2304:	str	x10, [x21, #80]
    2308:	stp	xzr, x9, [x21, #88]
    230c:	stp	x9, x8, [x21, #104]
    2310:	str	wzr, [x21, #120]
    2314:	strb	wzr, [x21, #136]
    2318:	str	x5, [x21, #144]
    231c:	strh	w20, [x21, #152]
    2320:	str	x4, [x21, #160]
    2324:	stp	x7, x6, [x21, #184]
    2328:	str	x3, [x22, #1680]
    232c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2330:	strb	wzr, [x21, #136]
    2334:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2338:	add	x1, x1, #0x0
    233c:	stp	x1, x19, [x21, #32]
    2340:	mov	x0, x21
    2344:	strh	w20, [x21, #152]
    2348:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    234c:	mov	x2, x23
    2350:	mov	x1, x21
    2354:	mov	x0, x24
    2358:	bl	0 <__cxa_atexit>
    235c:	ldr	x20, [sp, #200]
    2360:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2364:	add	x4, x4, #0x0
    2368:	mov	x5, #0x2e                  	// #46
    236c:	mov	x3, x20
    2370:	mov	x0, x26
    2374:	mov	x2, x28
    2378:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    237c:	add	x1, x1, #0x0
    2380:	strb	wzr, [sp, #2072]
    2384:	str	x27, [sp, #2112]
    2388:	str	x4, [sp, #2408]
    238c:	str	x5, [sp, #2416]
    2390:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2394:	mov	x2, x23
    2398:	mov	x1, x26
    239c:	mov	x0, x24
    23a0:	bl	0 <__cxa_atexit>
    23a4:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23a8:	add	x4, x4, #0x0
    23ac:	mov	x3, x20
    23b0:	mov	x2, x28
    23b4:	mov	x0, x25
    23b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23bc:	add	x1, x1, #0x0
    23c0:	strb	wzr, [sp, #2072]
    23c4:	str	x27, [sp, #2112]
    23c8:	str	x4, [sp, #2408]
    23cc:	str	x19, [sp, #2416]
    23d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23d4:	mov	x2, x23
    23d8:	mov	x1, x25
    23dc:	mov	x0, x24
    23e0:	bl	0 <__cxa_atexit>
    23e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23e8:	add	x0, x0, #0x0
    23ec:	bl	0 <getenv>
    23f0:	cmn	x0, #0x1
    23f4:	b.eq	2418 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2418>  // b.none
    23f8:	ldp	x29, x30, [sp]
    23fc:	ldp	x19, x20, [sp, #16]
    2400:	ldp	x21, x22, [sp, #32]
    2404:	ldp	x23, x24, [sp, #48]
    2408:	ldp	x25, x26, [sp, #64]
    240c:	ldp	x27, x28, [sp, #80]
    2410:	add	sp, sp, #0xa30
    2414:	ret
    2418:	bl	0 <LLVMLinkInMCJIT>
    241c:	b	23f8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x23f8>
    2420:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2424:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2428:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    242c:	add	x3, x3, #0x0
    2430:	add	x1, x1, #0x0
    2434:	add	x0, x0, #0x0
    2438:	mov	w2, #0x43                  	// #67
    243c:	bl	0 <__assert_fail>

0000000000002440 <_GLOBAL__sub_I_handle_llvm.cpp>:
    2440:	b	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	str	x1, [x0]
   4:	tst	w2, #0xff
   8:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
   c:	ldr	x2, [x1]
  10:	cmp	x2, #0x0
  14:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  18:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
  1c:	add	x1, x1, #0x8
  20:	mov	x3, x1
  24:	ldr	x2, [x1], #8
  28:	cmp	x2, #0x0
  2c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  30:	b.eq	20 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x20>  // b.none
  34:	str	x3, [x0]
  38:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x1, x0, [x0, #96]
  14:	cmp	x1, x0
  18:	b.eq	20 <_ZN4llvm2cl5aliasD0Ev+0x20>  // b.none
  1c:	bl	0 <free>
  20:	ldr	x0, [x19, #64]
  24:	add	x1, x19, #0x50
  28:	cmp	x0, x1
  2c:	b.eq	34 <_ZN4llvm2cl5aliasD0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	mov	x1, #0x90                  	// #144
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x1, x19, #0x50
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	mov	x0, x19
  98:	mov	x1, #0x100                 	// #256
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1fffffffffffffff    	// #2305843009213693951
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x1
  1c:	stp	x25, x26, [sp, #64]
  20:	str	x27, [sp, #80]
  24:	ldp	x24, x21, [x0]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #2
  30:	b.eq	10c <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #2
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffffc    	// #9223372036854775804
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	w0, [x22]
  6c:	add	x22, x26, #0x4
  70:	str	w0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
  94:	stp	x20, x27, [x19]
  98:	str	x25, [x19, #16]
  9c:	ldp	x19, x20, [sp, #16]
  a0:	ldp	x21, x22, [sp, #32]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
 104:	mov	x25, #0x4                   	// #4
 108:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #2
 124:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x3, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x0
  1c:	stp	x25, x26, [sp, #64]
  20:	stp	x27, x28, [sp, #80]
  24:	ldp	x24, x20, [x0]
  28:	sub	x0, x20, x24
  2c:	cmp	x3, x0, asr #5
  30:	b.eq	250 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x250>  // b.none
  34:	mov	x19, x1
  38:	mov	x25, x2
  3c:	asr	x21, x0, #5
  40:	sub	x28, x1, x24
  44:	cbz	x21, 1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>
  48:	cmp	x21, x21, lsl #1
  4c:	lsl	x21, x21, #1
  50:	b.ls	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.plast
  54:	mov	x21, #0x7fffffffffffffe0    	// #9223372036854775776
  58:	mov	x0, x21
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	ldp	x27, x25, [x25]
  68:	add	x26, x22, x28
  6c:	add	x0, x26, #0x10
  70:	str	x0, [x22, x28]
  74:	cmn	x27, x25
  78:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  7c:	b.eq	234 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x234>  // b.none
  80:	str	x25, [sp, #104]
  84:	cmp	x25, #0xf
  88:	b.hi	200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x200>  // b.pmore
  8c:	cmp	x25, #0x1
  90:	b.ne	1e4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e4>  // b.any
  94:	ldrb	w1, [x27]
  98:	strb	w1, [x26, #16]
  9c:	str	x25, [x26, #8]
  a0:	cmp	x19, x24
  a4:	strb	wzr, [x0, x25]
  a8:	b.eq	1f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f8>  // b.none
  ac:	mov	x2, x22
  b0:	mov	x3, x24
  b4:	nop
  b8:	mov	x4, x3
  bc:	add	x1, x2, #0x10
  c0:	str	x1, [x2]
  c4:	ldr	x5, [x4], #16
  c8:	cmp	x5, x4
  cc:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b8>  // b.none
  d0:	str	x5, [x2]
  d4:	add	x3, x3, #0x20
  d8:	add	x2, x2, #0x20
  dc:	ldur	x1, [x3, #-16]
  e0:	stur	x1, [x2, #-16]
  e4:	ldur	x1, [x3, #-24]
  e8:	stur	x1, [x2, #-24]
  ec:	cmp	x19, x3
  f0:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
  f4:	sub	x25, x19, x24
  f8:	add	x25, x22, x25
  fc:	add	x25, x25, #0x20
 100:	cmp	x19, x20
 104:	b.eq	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>  // b.none
 108:	mov	x3, x19
 10c:	mov	x2, x25
 110:	mov	x4, x3
 114:	add	x1, x2, #0x10
 118:	str	x1, [x2]
 11c:	ldr	x5, [x4], #16
 120:	cmp	x5, x4
 124:	b.eq	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>  // b.none
 128:	ldp	x4, x1, [x3, #8]
 12c:	stp	x5, x4, [x2]
 130:	add	x3, x3, #0x20
 134:	str	x1, [x2, #16]
 138:	cmp	x3, x20
 13c:	add	x2, x2, #0x20
 140:	b.ne	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.any
 144:	sub	x19, x20, x19
 148:	add	x25, x25, x19
 14c:	cbz	x24, 158 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x158>
 150:	mov	x0, x24
 154:	bl	0 <_ZdlPv>
 158:	add	x21, x22, x21
 15c:	stp	x22, x25, [x23]
 160:	str	x21, [x23, #16]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x23, x24, [sp, #48]
 170:	ldp	x25, x26, [sp, #64]
 174:	ldp	x27, x28, [sp, #80]
 178:	ldp	x29, x30, [sp], #112
 17c:	ret
 180:	cbnz	x21, 240 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x240>
 184:	mov	x22, #0x0                   	// #0
 188:	b	64 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x64>
 18c:	ldr	x0, [x3, #8]
 190:	str	x0, [x2, #8]
 194:	ldp	x4, x5, [x3, #16]
 198:	stp	x4, x5, [x2, #16]
 19c:	add	x3, x3, #0x20
 1a0:	cmp	x20, x3
 1a4:	add	x2, x2, #0x20
 1a8:	b.ne	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.any
 1ac:	sub	x19, x20, x19
 1b0:	add	x25, x25, x19
 1b4:	b	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>
 1b8:	ldp	x4, x5, [x3, #16]
 1bc:	stp	x4, x5, [x2, #16]
 1c0:	add	x3, x3, #0x20
 1c4:	ldur	x0, [x3, #-24]
 1c8:	str	x0, [x2, #8]
 1cc:	cmp	x19, x3
 1d0:	add	x2, x2, #0x20
 1d4:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
 1d8:	b	f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf4>
 1dc:	mov	x21, #0x20                  	// #32
 1e0:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1e4:	cbnz	x25, 21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>
 1e8:	str	x25, [x26, #8]
 1ec:	cmp	x19, x24
 1f0:	strb	wzr, [x0, x25]
 1f4:	b.ne	ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>  // b.any
 1f8:	mov	x25, x22
 1fc:	b	fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xfc>
 200:	add	x1, sp, #0x68
 204:	mov	x0, x26
 208:	mov	x2, #0x0                   	// #0
 20c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 210:	ldr	x1, [sp, #104]
 214:	str	x0, [x26]
 218:	str	x1, [x26, #16]
 21c:	mov	x2, x25
 220:	mov	x1, x27
 224:	bl	0 <memcpy>
 228:	ldr	x0, [x26]
 22c:	ldr	x25, [sp, #104]
 230:	b	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>
 234:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 240:	cmp	x21, x3
 244:	csel	x21, x21, x3, ls  // ls = plast
 248:	lsl	x21, x21, #5
 24c:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 250:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 254:	add	x0, x0, #0x0
 258:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x20, sp, #0x70
  10:	add	x3, x20, #0x10
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x19, x0
  1c:	stp	x23, x24, [sp, #48]
  20:	str	w1, [sp, #92]
  24:	stp	x3, xzr, [sp, #112]
  28:	strb	wzr, [sp, #128]
  2c:	cbz	x4, b0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xb0>
  30:	add	x23, sp, #0x90
  34:	str	x5, [sp, #104]
  38:	add	x1, x23, #0x10
  3c:	str	x1, [sp, #144]
  40:	mov	x22, x4
  44:	mov	x21, x5
  48:	cmp	x5, #0xf
  4c:	mov	x0, x5
  50:	b.hi	1c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1c8>  // b.pmore
  54:	cmp	x5, #0x1
  58:	b.ne	1fc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1fc>  // b.any
  5c:	ldrb	w3, [x4]
  60:	mov	x2, x1
  64:	strb	w3, [sp, #160]
  68:	str	x0, [sp, #152]
  6c:	strb	wzr, [x2, x0]
  70:	add	x2, x23, #0x10
  74:	ldr	x1, [sp, #144]
  78:	ldr	x0, [sp, #112]
  7c:	cmp	x1, x2
  80:	b.eq	280 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x280>  // b.none
  84:	add	x2, x20, #0x10
  88:	cmp	x0, x2
  8c:	ldp	x3, x2, [sp, #152]
  90:	stp	x1, x3, [sp, #112]
  94:	b.eq	214 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x214>  // b.none
  98:	ldr	x1, [sp, #128]
  9c:	str	x2, [sp, #128]
  a0:	cbz	x0, 218 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x218>
  a4:	str	x0, [sp, #144]
  a8:	str	x1, [sp, #160]
  ac:	b	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
  b0:	add	x23, sp, #0x90
  b4:	mov	x0, x3
  b8:	add	x1, x23, #0x10
  bc:	mov	x2, #0x0                   	// #0
  c0:	str	x1, [sp, #144]
  c4:	strb	wzr, [sp, #160]
  c8:	str	x2, [sp, #120]
  cc:	strb	wzr, [x0, x2]
  d0:	ldr	x0, [sp, #144]
  d4:	str	xzr, [sp, #152]
  d8:	strb	wzr, [x0]
  dc:	add	x1, x23, #0x10
  e0:	ldr	x0, [sp, #144]
  e4:	cmp	x0, x1
  e8:	b.eq	f0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xf0>  // b.none
  ec:	bl	0 <_ZdlPv>
  f0:	add	x22, x19, #0x88
  f4:	ldp	x21, x0, [x22, #8]
  f8:	cmp	x21, x0
  fc:	b.eq	224 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x224>  // b.none
 100:	str	x25, [sp, #64]
 104:	add	x0, x21, #0x10
 108:	str	x0, [x21]
 10c:	ldp	x25, x24, [sp, #112]
 110:	cmn	x25, x24
 114:	ccmp	x25, #0x0, #0x0, ne  // ne = any
 118:	b.eq	2b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x2b4>  // b.none
 11c:	str	x24, [sp, #144]
 120:	cmp	x24, #0xf
 124:	b.hi	238 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x238>  // b.pmore
 128:	cmp	x24, #0x1
 12c:	ldr	x0, [x21]
 130:	b.ne	20c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x20c>  // b.any
 134:	ldrb	w1, [x25]
 138:	strb	w1, [x0]
 13c:	ldr	x0, [x21]
 140:	ldr	x24, [sp, #144]
 144:	str	x24, [x21, #8]
 148:	strb	wzr, [x0, x24]
 14c:	ldr	x0, [x22, #8]
 150:	add	x0, x0, #0x20
 154:	str	x0, [x22, #8]
 158:	ldr	x25, [sp, #64]
 15c:	add	x0, x19, #0xa0
 160:	ldr	w2, [sp, #92]
 164:	strh	w2, [x19, #12]
 168:	ldp	x1, x3, [x0, #8]
 16c:	cmp	x1, x3
 170:	b.eq	26c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x26c>  // b.none
 174:	str	w2, [x1]
 178:	ldr	x1, [x0, #8]
 17c:	add	x1, x1, #0x4
 180:	str	x1, [x0, #8]
 184:	ldr	x0, [x19, #208]
 188:	cbz	x0, 278 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x278>
 18c:	ldr	x2, [x19, #216]
 190:	add	x0, x19, #0xc0
 194:	mov	x1, x20
 198:	add	x20, x20, #0x10
 19c:	blr	x2
 1a0:	ldr	x0, [sp, #112]
 1a4:	cmp	x0, x20
 1a8:	b.eq	1b0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b0>  // b.none
 1ac:	bl	0 <_ZdlPv>
 1b0:	mov	w0, #0x0                   	// #0
 1b4:	ldp	x19, x20, [sp, #16]
 1b8:	ldp	x21, x22, [sp, #32]
 1bc:	ldp	x23, x24, [sp, #48]
 1c0:	ldp	x29, x30, [sp], #176
 1c4:	ret
 1c8:	add	x1, sp, #0x68
 1cc:	mov	x0, x23
 1d0:	mov	x2, #0x0                   	// #0
 1d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 1d8:	ldr	x1, [sp, #104]
 1dc:	str	x0, [sp, #144]
 1e0:	str	x1, [sp, #160]
 1e4:	mov	x2, x21
 1e8:	mov	x1, x22
 1ec:	bl	0 <memcpy>
 1f0:	ldr	x0, [sp, #104]
 1f4:	ldr	x2, [sp, #144]
 1f8:	b	68 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x68>
 1fc:	mov	x2, x1
 200:	cbz	x5, 68 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x68>
 204:	mov	x0, x1
 208:	b	1e4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1e4>
 20c:	cbz	x24, 144 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x144>
 210:	b	254 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x254>
 214:	str	x2, [sp, #128]
 218:	add	x0, x23, #0x10
 21c:	str	x0, [sp, #144]
 220:	b	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
 224:	mov	x1, x21
 228:	mov	x0, x22
 22c:	mov	x2, x20
 230:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 234:	b	15c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x15c>
 238:	mov	x1, x23
 23c:	mov	x0, x21
 240:	mov	x2, #0x0                   	// #0
 244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 248:	str	x0, [x21]
 24c:	ldr	x1, [sp, #144]
 250:	str	x1, [x21, #16]
 254:	mov	x2, x24
 258:	mov	x1, x25
 25c:	bl	0 <memcpy>
 260:	ldr	x0, [x21]
 264:	ldr	x24, [sp, #144]
 268:	b	144 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x144>
 26c:	add	x2, sp, #0x5c
 270:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 274:	b	184 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x184>
 278:	str	x25, [sp, #64]
 27c:	bl	0 <_ZSt25__throw_bad_function_callv>
 280:	ldr	x2, [sp, #152]
 284:	cbz	x2, c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>
 288:	cmp	x2, #0x1
 28c:	b.eq	2a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x2a0>  // b.none
 290:	bl	0 <memcpy>
 294:	ldr	x0, [sp, #112]
 298:	ldr	x2, [sp, #152]
 29c:	b	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>
 2a0:	ldrb	w1, [sp, #160]
 2a4:	strb	w1, [x0]
 2a8:	ldr	x0, [sp, #112]
 2ac:	ldr	x2, [sp, #152]
 2b0:	b	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>
 2b4:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 2b8:	add	x0, x0, #0x0
 2bc:	bl	0 <_ZSt19__throw_logic_errorPKc>
