-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity IQuantize is
generic (
    C_M_AXI_BUS_DST_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_BUS_DST_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_DST_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_BUS_SRC_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_SRC_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_BUS_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_BUS_CTRL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_DST_USER_VALUE : INTEGER := 0;
    C_M_AXI_BUS_DST_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BUS_DST_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_BUS_SRC_USER_VALUE : INTEGER := 0;
    C_M_AXI_BUS_SRC_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BUS_SRC_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_BUS_DST_AWVALID : OUT STD_LOGIC;
    m_axi_BUS_DST_AWREADY : IN STD_LOGIC;
    m_axi_BUS_DST_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_DST_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_DST_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_AWUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_WVALID : OUT STD_LOGIC;
    m_axi_BUS_DST_WREADY : IN STD_LOGIC;
    m_axi_BUS_DST_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_DATA_WIDTH-1 downto 0);
    m_axi_BUS_DST_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_DATA_WIDTH/8-1 downto 0);
    m_axi_BUS_DST_WLAST : OUT STD_LOGIC;
    m_axi_BUS_DST_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_WUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_ARVALID : OUT STD_LOGIC;
    m_axi_BUS_DST_ARREADY : IN STD_LOGIC;
    m_axi_BUS_DST_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_DST_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_DST_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ARUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_RVALID : IN STD_LOGIC;
    m_axi_BUS_DST_RREADY : OUT STD_LOGIC;
    m_axi_BUS_DST_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_DATA_WIDTH-1 downto 0);
    m_axi_BUS_DST_RLAST : IN STD_LOGIC;
    m_axi_BUS_DST_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_RUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_BVALID : IN STD_LOGIC;
    m_axi_BUS_DST_BREADY : OUT STD_LOGIC;
    m_axi_BUS_DST_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_BUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_AWVALID : OUT STD_LOGIC;
    m_axi_BUS_SRC_AWREADY : IN STD_LOGIC;
    m_axi_BUS_SRC_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_SRC_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_SRC_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_AWUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_WVALID : OUT STD_LOGIC;
    m_axi_BUS_SRC_WREADY : IN STD_LOGIC;
    m_axi_BUS_SRC_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_DATA_WIDTH-1 downto 0);
    m_axi_BUS_SRC_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_DATA_WIDTH/8-1 downto 0);
    m_axi_BUS_SRC_WLAST : OUT STD_LOGIC;
    m_axi_BUS_SRC_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_WUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_ARVALID : OUT STD_LOGIC;
    m_axi_BUS_SRC_ARREADY : IN STD_LOGIC;
    m_axi_BUS_SRC_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_SRC_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_SRC_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ARUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RVALID : IN STD_LOGIC;
    m_axi_BUS_SRC_RREADY : OUT STD_LOGIC;
    m_axi_BUS_SRC_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_DATA_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RLAST : IN STD_LOGIC;
    m_axi_BUS_SRC_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_RUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_BVALID : IN STD_LOGIC;
    m_axi_BUS_SRC_BREADY : OUT STD_LOGIC;
    m_axi_BUS_SRC_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_BUSER_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_BUS_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_BUS_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_WVALID : IN STD_LOGIC;
    s_axi_BUS_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_BUS_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_BUS_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_BUS_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_BUS_CTRL_RREADY : IN STD_LOGIC;
    s_axi_BUS_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_BUS_CTRL_BREADY : IN STD_LOGIC;
    s_axi_BUS_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of IQuantize is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "IQuantize,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=242,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=64,HLS_SYN_FF=9785,HLS_SYN_LUT=8074}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal matrix : STD_LOGIC_VECTOR (63 downto 0);
    signal qmatrix : STD_LOGIC_VECTOR (63 downto 0);
    signal BUS_DST_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal BUS_DST_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal BUS_DST_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond3_reg_4932 : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal exitcond4_reg_5478 : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal BUS_SRC_blk_n_AR : STD_LOGIC;
    signal BUS_SRC_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal BUS_DST_AWVALID : STD_LOGIC;
    signal BUS_DST_AWREADY : STD_LOGIC;
    signal BUS_DST_WVALID : STD_LOGIC;
    signal BUS_DST_WREADY : STD_LOGIC;
    signal BUS_DST_ARVALID : STD_LOGIC;
    signal BUS_DST_ARREADY : STD_LOGIC;
    signal BUS_DST_RVALID : STD_LOGIC;
    signal BUS_DST_RREADY : STD_LOGIC;
    signal BUS_DST_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_DST_RLAST : STD_LOGIC;
    signal BUS_DST_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_DST_BVALID : STD_LOGIC;
    signal BUS_DST_BREADY : STD_LOGIC;
    signal BUS_DST_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_DST_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_AWREADY : STD_LOGIC;
    signal BUS_SRC_WREADY : STD_LOGIC;
    signal BUS_SRC_ARVALID : STD_LOGIC;
    signal BUS_SRC_ARREADY : STD_LOGIC;
    signal BUS_SRC_RVALID : STD_LOGIC;
    signal BUS_SRC_RREADY : STD_LOGIC;
    signal BUS_SRC_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_SRC_RLAST : STD_LOGIC;
    signal BUS_SRC_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_SRC_BVALID : STD_LOGIC;
    signal BUS_SRC_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_SRC_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_reg_715 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar8_reg_726 : STD_LOGIC_VECTOR (5 downto 0);
    signal inp2_buf_15_1_1_reg_737 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_0_1_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_1_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_0_1_reg_770 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_1_reg_781 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_0_1_reg_792 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_1_reg_803 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_0_1_reg_814 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_1_reg_825 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_0_1_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_1_reg_847 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_0_1_reg_858 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_1_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_0_1_reg_880 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_1_reg_891 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_0_1_reg_902 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_1_reg_913 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_0_1_reg_924 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_1_reg_935 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_0_1_reg_946 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_1_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_0_1_reg_968 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_1_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_0_1_reg_990 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_1_reg_1001 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_0_1_reg_1012 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_1_reg_1023 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_0_1_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_1_reg_1045 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_0_1_reg_1056 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_1_reg_1067 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_0_1_reg_1078 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar1_reg_3212 : STD_LOGIC_VECTOR (5 downto 0);
    signal BUS_SRC_addr_reg_4825 : STD_LOGIC_VECTOR (63 downto 0);
    signal BUS_DST_addr_reg_4831 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond1_fu_3359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_1_fu_3365_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_1_reg_4842 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond2_fu_3371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_next_fu_3377_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_1_fu_3383_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_reg_4856 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter1_tmp_1_reg_4856 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_reg_4860 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_3_reg_4860 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp1_buf_0_0_reg_4896 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond3_fu_3747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond3_reg_4932 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_next9_fu_3753_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_4_fu_3759_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_reg_4941 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp1_iter1_tmp_4_reg_4941 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_reg_4945 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter1_tmp_6_reg_4945 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp2_buf_0_1_10_reg_4981 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_3995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal tmp_7_fu_4001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_5021 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp1_buf_load_0_phi_fu_4009_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_0_phi_reg_5057 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_0_phi_fu_4017_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_0_phi_reg_5062 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_1_phi_fu_4025_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_1_phi_reg_5067 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_12_phi_fu_4033_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_12_phi_reg_5072 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_2_phi_fu_4041_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_2_phi_reg_5077 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_2_phi_fu_4049_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_2_phi_reg_5082 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_3_phi_fu_4057_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_3_phi_reg_5087 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_3_phi_fu_4065_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_3_phi_reg_5092 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_4_phi_fu_4073_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_4_phi_reg_5097 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_4_phi_fu_4081_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_4_phi_reg_5102 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_5_phi_fu_4089_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_5_phi_reg_5107 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_5_phi_fu_4097_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_5_phi_reg_5112 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_6_phi_fu_4105_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_6_phi_reg_5117 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_6_phi_fu_4113_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_6_phi_reg_5122 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_7_phi_fu_4121_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_7_phi_reg_5127 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_7_phi_fu_4129_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_7_phi_reg_5132 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_8_phi_fu_4137_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_8_phi_reg_5137 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_8_phi_fu_4145_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_8_phi_reg_5142 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_9_phi_fu_4153_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_9_phi_reg_5147 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_9_phi_fu_4161_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_9_phi_reg_5152 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_10_phi_fu_4169_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_10_phi_reg_5157 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_10_phi_fu_4177_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_10_phi_reg_5162 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_11_phi_fu_4185_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_11_phi_reg_5167 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_11_phi_fu_4193_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_11_phi_reg_5172 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_12_phi_fu_4201_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_12_phi_reg_5177 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_124_ph_fu_4209_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_124_ph_reg_5182 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_13_phi_fu_4217_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_13_phi_reg_5187 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_13_phi_fu_4225_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_13_phi_reg_5192 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_14_phi_fu_4233_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_14_phi_reg_5197 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_14_phi_fu_4241_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_14_phi_reg_5202 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_15_phi_fu_4249_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_15_phi_reg_5207 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_15_phi_fu_4257_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_15_phi_reg_5212 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_1_s_fu_4265_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_1_s_reg_5217 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4271_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_9_reg_5222 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_4275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_9_reg_5228 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_9_reg_5234 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_9_reg_5240 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_9_reg_5246 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_9_reg_5252 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_9_reg_5258 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_9_reg_5264 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_9_reg_5270 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4307_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_9_reg_5276 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_9_reg_5282 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_9_reg_5288 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_9_reg_5294 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_9_reg_5300 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_9_reg_5306 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_25_reg_5312 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_4_fu_4335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal inp2_buf_0_1_8_fu_4341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_4_fu_4347_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_8_fu_4353_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_4_fu_4359_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_8_fu_4365_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_4_fu_4371_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_8_fu_4377_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_4_fu_4383_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_8_fu_4389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_4_fu_4395_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_8_fu_4401_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_4_fu_4407_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_8_fu_4413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_4_fu_4419_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_8_fu_4425_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_4_fu_4431_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_8_fu_4437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_4_fu_4443_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_8_fu_4449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_4_fu_4455_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_8_fu_4461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_4_fu_4467_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_8_fu_4473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_4_fu_4479_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_8_fu_4485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_4_fu_4491_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_8_fu_4497_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_4_fu_4503_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_8_fu_4509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_4_fu_4515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_24_fu_4521_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond4_fu_4527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state22_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_BUS_DST_WREADY : STD_LOGIC;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal indvar_next1_fu_4533_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_5_fu_4563_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_5487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state22 : STD_LOGIC;
    signal inp2_buf_15_1_3_reg_2817 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_reg_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal inp2_buf_15_0_3_reg_2829 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_3_reg_2841 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_0_3_reg_2853 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_0_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_3_reg_2865 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_0_3_reg_2877 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_0_reg_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_3_reg_2889 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_0_3_reg_2901 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_0_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_3_reg_2913 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_0_3_reg_2925 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_0_reg_428 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_3_reg_2937 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_reg_440 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_0_3_reg_2949 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_0_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_3_reg_2961 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_reg_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_0_3_reg_2973 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_0_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_3_reg_2985 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_reg_488 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_0_3_reg_2997 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_0_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_3_reg_3009 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_reg_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_0_3_reg_3021 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_0_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_3_reg_3033 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_reg_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_0_3_reg_3045 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_0_reg_548 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_3_reg_3057 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_0_3_reg_3069 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_0_reg_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_3_reg_3081 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_0_3_reg_3093 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_0_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_3_reg_3105 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_reg_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_0_3_reg_3117 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_0_reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_3_reg_3129 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_reg_632 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_0_3_reg_3141 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_0_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_3_reg_3153 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_0_3_reg_3165 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_0_reg_668 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_3_reg_3177 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_reg_680 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_0_s_reg_3189 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_0_reg_692 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_704 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_ioackin_BUS_DST_AWREADY : STD_LOGIC;
    signal ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_5_fu_3981_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_7_fu_3988_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_5_fu_3771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_22_fu_3778_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_5_fu_3785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_21_fu_3792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_5_fu_3799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_20_fu_3806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_5_fu_3813_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_19_fu_3820_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_5_fu_3827_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_18_fu_3834_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_5_fu_3841_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_17_fu_3848_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_5_fu_3855_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_16_fu_3862_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_5_fu_3869_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_15_fu_3876_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_5_fu_3883_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_14_fu_3890_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_5_fu_3897_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_13_fu_3904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_5_fu_3911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_12_fu_3918_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_5_fu_3925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_11_fu_3932_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_5_fu_3939_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_10_fu_3946_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_5_fu_3953_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_9_fu_3960_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_5_fu_3967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_8_fu_3974_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal k_reg_3201 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_3329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_3349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_BUS_SRC_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_BUS_SRC_ARREADY : STD_LOGIC;
    signal ap_sig_ioackin_BUS_DST_ARREADY : STD_LOGIC;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_reg_ioackin_BUS_DST_ARREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_BUS_DST_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_BUS_DST_WREADY : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal inp1_buf_0_1_2_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_4_fu_3709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_33_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_3_fu_3703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_34_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_6_fu_3687_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_35_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_5_fu_3681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_36_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_8_fu_3665_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_37_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_7_fu_3659_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_38_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_65_fu_3643_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_39_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_9_fu_3637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_40_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_67_fu_3621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_41_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_66_fu_3615_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_42_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_69_fu_3599_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_43_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_68_fu_3593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_44_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_71_fu_3577_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_45_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_70_fu_3571_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_46_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_73_fu_3555_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_47_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_72_fu_3549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_48_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_75_fu_3533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_49_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_74_fu_3527_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_50_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_77_fu_3511_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_51_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_76_fu_3505_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_52_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_79_fu_3489_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_53_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_78_fu_3483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_54_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_81_fu_3467_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_55_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_80_fu_3461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_56_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_83_fu_3445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_57_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_82_fu_3439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_58_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_85_fu_3423_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_59_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_84_fu_3417_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_60_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_87_fu_3401_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_61_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_86_fu_3395_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_62_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_1_fu_3731_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_63_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_fu_3725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal qmatrix3_fu_3319_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal matrix1_fu_3339_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_10_fu_4539_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_4543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_4551_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_4563_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_condition_2672 : BOOLEAN;

    component IQuantize_mul_32sbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IQuantize_mux_326cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IQuantize_BUS_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        matrix : OUT STD_LOGIC_VECTOR (63 downto 0);
        qmatrix : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component IQuantize_BUS_DST_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component IQuantize_BUS_SRC_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    IQuantize_BUS_CTRL_s_axi_U : component IQuantize_BUS_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS_CTRL_AWVALID,
        AWREADY => s_axi_BUS_CTRL_AWREADY,
        AWADDR => s_axi_BUS_CTRL_AWADDR,
        WVALID => s_axi_BUS_CTRL_WVALID,
        WREADY => s_axi_BUS_CTRL_WREADY,
        WDATA => s_axi_BUS_CTRL_WDATA,
        WSTRB => s_axi_BUS_CTRL_WSTRB,
        ARVALID => s_axi_BUS_CTRL_ARVALID,
        ARREADY => s_axi_BUS_CTRL_ARREADY,
        ARADDR => s_axi_BUS_CTRL_ARADDR,
        RVALID => s_axi_BUS_CTRL_RVALID,
        RREADY => s_axi_BUS_CTRL_RREADY,
        RDATA => s_axi_BUS_CTRL_RDATA,
        RRESP => s_axi_BUS_CTRL_RRESP,
        BVALID => s_axi_BUS_CTRL_BVALID,
        BREADY => s_axi_BUS_CTRL_BREADY,
        BRESP => s_axi_BUS_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        matrix => matrix,
        qmatrix => qmatrix);

    IQuantize_BUS_DST_m_axi_U : component IQuantize_BUS_DST_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BUS_DST_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BUS_DST_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BUS_DST_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BUS_DST_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BUS_DST_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BUS_DST_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BUS_DST_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BUS_DST_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_BUS_DST_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BUS_DST_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BUS_DST_CACHE_VALUE)
    port map (
        AWVALID => m_axi_BUS_DST_AWVALID,
        AWREADY => m_axi_BUS_DST_AWREADY,
        AWADDR => m_axi_BUS_DST_AWADDR,
        AWID => m_axi_BUS_DST_AWID,
        AWLEN => m_axi_BUS_DST_AWLEN,
        AWSIZE => m_axi_BUS_DST_AWSIZE,
        AWBURST => m_axi_BUS_DST_AWBURST,
        AWLOCK => m_axi_BUS_DST_AWLOCK,
        AWCACHE => m_axi_BUS_DST_AWCACHE,
        AWPROT => m_axi_BUS_DST_AWPROT,
        AWQOS => m_axi_BUS_DST_AWQOS,
        AWREGION => m_axi_BUS_DST_AWREGION,
        AWUSER => m_axi_BUS_DST_AWUSER,
        WVALID => m_axi_BUS_DST_WVALID,
        WREADY => m_axi_BUS_DST_WREADY,
        WDATA => m_axi_BUS_DST_WDATA,
        WSTRB => m_axi_BUS_DST_WSTRB,
        WLAST => m_axi_BUS_DST_WLAST,
        WID => m_axi_BUS_DST_WID,
        WUSER => m_axi_BUS_DST_WUSER,
        ARVALID => m_axi_BUS_DST_ARVALID,
        ARREADY => m_axi_BUS_DST_ARREADY,
        ARADDR => m_axi_BUS_DST_ARADDR,
        ARID => m_axi_BUS_DST_ARID,
        ARLEN => m_axi_BUS_DST_ARLEN,
        ARSIZE => m_axi_BUS_DST_ARSIZE,
        ARBURST => m_axi_BUS_DST_ARBURST,
        ARLOCK => m_axi_BUS_DST_ARLOCK,
        ARCACHE => m_axi_BUS_DST_ARCACHE,
        ARPROT => m_axi_BUS_DST_ARPROT,
        ARQOS => m_axi_BUS_DST_ARQOS,
        ARREGION => m_axi_BUS_DST_ARREGION,
        ARUSER => m_axi_BUS_DST_ARUSER,
        RVALID => m_axi_BUS_DST_RVALID,
        RREADY => m_axi_BUS_DST_RREADY,
        RDATA => m_axi_BUS_DST_RDATA,
        RLAST => m_axi_BUS_DST_RLAST,
        RID => m_axi_BUS_DST_RID,
        RUSER => m_axi_BUS_DST_RUSER,
        RRESP => m_axi_BUS_DST_RRESP,
        BVALID => m_axi_BUS_DST_BVALID,
        BREADY => m_axi_BUS_DST_BREADY,
        BRESP => m_axi_BUS_DST_BRESP,
        BID => m_axi_BUS_DST_BID,
        BUSER => m_axi_BUS_DST_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => BUS_DST_ARVALID,
        I_ARREADY => BUS_DST_ARREADY,
        I_ARADDR => BUS_DST_addr_reg_4831,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_40,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => BUS_DST_RVALID,
        I_RREADY => BUS_DST_RREADY,
        I_RDATA => BUS_DST_RDATA,
        I_RID => BUS_DST_RID,
        I_RUSER => BUS_DST_RUSER,
        I_RRESP => BUS_DST_RRESP,
        I_RLAST => BUS_DST_RLAST,
        I_AWVALID => BUS_DST_AWVALID,
        I_AWREADY => BUS_DST_AWREADY,
        I_AWADDR => BUS_DST_addr_reg_4831,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_40,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => BUS_DST_WVALID,
        I_WREADY => BUS_DST_WREADY,
        I_WDATA => tmp_5_reg_5487,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => BUS_DST_BVALID,
        I_BREADY => BUS_DST_BREADY,
        I_BRESP => BUS_DST_BRESP,
        I_BID => BUS_DST_BID,
        I_BUSER => BUS_DST_BUSER);

    IQuantize_BUS_SRC_m_axi_U : component IQuantize_BUS_SRC_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BUS_SRC_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BUS_SRC_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BUS_SRC_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BUS_SRC_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BUS_SRC_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BUS_SRC_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BUS_SRC_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BUS_SRC_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_BUS_SRC_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BUS_SRC_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BUS_SRC_CACHE_VALUE)
    port map (
        AWVALID => m_axi_BUS_SRC_AWVALID,
        AWREADY => m_axi_BUS_SRC_AWREADY,
        AWADDR => m_axi_BUS_SRC_AWADDR,
        AWID => m_axi_BUS_SRC_AWID,
        AWLEN => m_axi_BUS_SRC_AWLEN,
        AWSIZE => m_axi_BUS_SRC_AWSIZE,
        AWBURST => m_axi_BUS_SRC_AWBURST,
        AWLOCK => m_axi_BUS_SRC_AWLOCK,
        AWCACHE => m_axi_BUS_SRC_AWCACHE,
        AWPROT => m_axi_BUS_SRC_AWPROT,
        AWQOS => m_axi_BUS_SRC_AWQOS,
        AWREGION => m_axi_BUS_SRC_AWREGION,
        AWUSER => m_axi_BUS_SRC_AWUSER,
        WVALID => m_axi_BUS_SRC_WVALID,
        WREADY => m_axi_BUS_SRC_WREADY,
        WDATA => m_axi_BUS_SRC_WDATA,
        WSTRB => m_axi_BUS_SRC_WSTRB,
        WLAST => m_axi_BUS_SRC_WLAST,
        WID => m_axi_BUS_SRC_WID,
        WUSER => m_axi_BUS_SRC_WUSER,
        ARVALID => m_axi_BUS_SRC_ARVALID,
        ARREADY => m_axi_BUS_SRC_ARREADY,
        ARADDR => m_axi_BUS_SRC_ARADDR,
        ARID => m_axi_BUS_SRC_ARID,
        ARLEN => m_axi_BUS_SRC_ARLEN,
        ARSIZE => m_axi_BUS_SRC_ARSIZE,
        ARBURST => m_axi_BUS_SRC_ARBURST,
        ARLOCK => m_axi_BUS_SRC_ARLOCK,
        ARCACHE => m_axi_BUS_SRC_ARCACHE,
        ARPROT => m_axi_BUS_SRC_ARPROT,
        ARQOS => m_axi_BUS_SRC_ARQOS,
        ARREGION => m_axi_BUS_SRC_ARREGION,
        ARUSER => m_axi_BUS_SRC_ARUSER,
        RVALID => m_axi_BUS_SRC_RVALID,
        RREADY => m_axi_BUS_SRC_RREADY,
        RDATA => m_axi_BUS_SRC_RDATA,
        RLAST => m_axi_BUS_SRC_RLAST,
        RID => m_axi_BUS_SRC_RID,
        RUSER => m_axi_BUS_SRC_RUSER,
        RRESP => m_axi_BUS_SRC_RRESP,
        BVALID => m_axi_BUS_SRC_BVALID,
        BREADY => m_axi_BUS_SRC_BREADY,
        BRESP => m_axi_BUS_SRC_BRESP,
        BID => m_axi_BUS_SRC_BID,
        BUSER => m_axi_BUS_SRC_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => BUS_SRC_ARVALID,
        I_ARREADY => BUS_SRC_ARREADY,
        I_ARADDR => BUS_SRC_addr_reg_4825,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_40,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => BUS_SRC_RVALID,
        I_RREADY => BUS_SRC_RREADY,
        I_RDATA => BUS_SRC_RDATA,
        I_RID => BUS_SRC_RID,
        I_RUSER => BUS_SRC_RUSER,
        I_RRESP => BUS_SRC_RRESP,
        I_RLAST => BUS_SRC_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => BUS_SRC_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => BUS_SRC_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => BUS_SRC_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => BUS_SRC_BRESP,
        I_BID => BUS_SRC_BID,
        I_BUSER => BUS_SRC_BUSER);

    IQuantize_mul_32sbkb_U1 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_0_phi_reg_5057,
        din1 => inp2_buf_load_0_phi_reg_5062,
        ce => ap_const_logic_1,
        dout => grp_fu_4271_p2);

    IQuantize_mul_32sbkb_U2 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_1_phi_reg_5067,
        din1 => inp2_buf_load_12_phi_reg_5072,
        ce => ap_const_logic_1,
        dout => grp_fu_4275_p2);

    IQuantize_mul_32sbkb_U3 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_2_phi_reg_5077,
        din1 => inp2_buf_load_2_phi_reg_5082,
        ce => ap_const_logic_1,
        dout => grp_fu_4279_p2);

    IQuantize_mul_32sbkb_U4 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_3_phi_reg_5087,
        din1 => inp2_buf_load_3_phi_reg_5092,
        ce => ap_const_logic_1,
        dout => grp_fu_4283_p2);

    IQuantize_mul_32sbkb_U5 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_4_phi_reg_5097,
        din1 => inp2_buf_load_4_phi_reg_5102,
        ce => ap_const_logic_1,
        dout => grp_fu_4287_p2);

    IQuantize_mul_32sbkb_U6 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_5_phi_reg_5107,
        din1 => inp2_buf_load_5_phi_reg_5112,
        ce => ap_const_logic_1,
        dout => grp_fu_4291_p2);

    IQuantize_mul_32sbkb_U7 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_6_phi_reg_5117,
        din1 => inp2_buf_load_6_phi_reg_5122,
        ce => ap_const_logic_1,
        dout => grp_fu_4295_p2);

    IQuantize_mul_32sbkb_U8 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_7_phi_reg_5127,
        din1 => inp2_buf_load_7_phi_reg_5132,
        ce => ap_const_logic_1,
        dout => grp_fu_4299_p2);

    IQuantize_mul_32sbkb_U9 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_8_phi_reg_5137,
        din1 => inp2_buf_load_8_phi_reg_5142,
        ce => ap_const_logic_1,
        dout => grp_fu_4303_p2);

    IQuantize_mul_32sbkb_U10 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_9_phi_reg_5147,
        din1 => inp2_buf_load_9_phi_reg_5152,
        ce => ap_const_logic_1,
        dout => grp_fu_4307_p2);

    IQuantize_mul_32sbkb_U11 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_10_phi_reg_5157,
        din1 => inp2_buf_load_10_phi_reg_5162,
        ce => ap_const_logic_1,
        dout => grp_fu_4311_p2);

    IQuantize_mul_32sbkb_U12 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_11_phi_reg_5167,
        din1 => inp2_buf_load_11_phi_reg_5172,
        ce => ap_const_logic_1,
        dout => grp_fu_4315_p2);

    IQuantize_mul_32sbkb_U13 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_12_phi_reg_5177,
        din1 => inp2_buf_load_124_ph_reg_5182,
        ce => ap_const_logic_1,
        dout => grp_fu_4319_p2);

    IQuantize_mul_32sbkb_U14 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_13_phi_reg_5187,
        din1 => inp2_buf_load_13_phi_reg_5192,
        ce => ap_const_logic_1,
        dout => grp_fu_4323_p2);

    IQuantize_mul_32sbkb_U15 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_14_phi_reg_5197,
        din1 => inp2_buf_load_14_phi_reg_5202,
        ce => ap_const_logic_1,
        dout => grp_fu_4327_p2);

    IQuantize_mul_32sbkb_U16 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_15_phi_reg_5207,
        din1 => inp2_buf_load_15_phi_reg_5212,
        ce => ap_const_logic_1,
        dout => grp_fu_4331_p2);

    IQuantize_mux_326cud_U17 : component IQuantize_mux_326cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => inp2_buf_0_0_s_reg_3189,
        din1 => inp2_buf_0_1_3_reg_3177,
        din2 => inp2_buf_1_0_3_reg_3165,
        din3 => inp2_buf_1_1_3_reg_3153,
        din4 => inp2_buf_2_0_3_reg_3141,
        din5 => inp2_buf_2_1_3_reg_3129,
        din6 => inp2_buf_3_0_3_reg_3117,
        din7 => inp2_buf_3_1_3_reg_3105,
        din8 => inp2_buf_4_0_3_reg_3093,
        din9 => inp2_buf_4_1_3_reg_3081,
        din10 => inp2_buf_5_0_3_reg_3069,
        din11 => inp2_buf_5_1_3_reg_3057,
        din12 => inp2_buf_6_0_3_reg_3045,
        din13 => inp2_buf_6_1_3_reg_3033,
        din14 => inp2_buf_7_0_3_reg_3021,
        din15 => inp2_buf_7_1_3_reg_3009,
        din16 => inp2_buf_8_0_3_reg_2997,
        din17 => inp2_buf_8_1_3_reg_2985,
        din18 => inp2_buf_9_0_3_reg_2973,
        din19 => inp2_buf_9_1_3_reg_2961,
        din20 => inp2_buf_10_0_3_reg_2949,
        din21 => inp2_buf_10_1_3_reg_2937,
        din22 => inp2_buf_11_0_3_reg_2925,
        din23 => inp2_buf_11_1_3_reg_2913,
        din24 => inp2_buf_12_0_3_reg_2901,
        din25 => inp2_buf_12_1_3_reg_2889,
        din26 => inp2_buf_13_0_3_reg_2877,
        din27 => inp2_buf_13_1_3_reg_2865,
        din28 => inp2_buf_14_0_3_reg_2853,
        din29 => inp2_buf_14_1_3_reg_2841,
        din30 => inp2_buf_15_0_3_reg_2829,
        din31 => inp2_buf_15_1_3_reg_2817,
        din32 => tmp_5_fu_4563_p33,
        dout => tmp_5_fu_4563_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3359_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3359_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (exitcond3_fu_3747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((exitcond_fu_3995_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state22))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state22);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((exitcond_fu_3995_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_DST_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_DST_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    if ((ap_const_boolean_0 = ap_block_state2_io)) then 
                        ap_reg_ioackin_BUS_DST_ARREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = BUS_DST_ARREADY)) then 
                        ap_reg_ioackin_BUS_DST_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_DST_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_DST_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    if ((ap_sig_ioackin_BUS_DST_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_BUS_DST_AWREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = BUS_DST_AWREADY)) then 
                        ap_reg_ioackin_BUS_DST_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_DST_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_DST_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_2672)) then
                    if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then 
                        ap_reg_ioackin_BUS_DST_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_logic_1 = BUS_DST_WREADY) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
                        ap_reg_ioackin_BUS_DST_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_SRC_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_SRC_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    if ((ap_const_boolean_0 = ap_block_state2_io)) then 
                        ap_reg_ioackin_BUS_SRC_ARREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = BUS_SRC_ARREADY)) then 
                        ap_reg_ioackin_BUS_SRC_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_reg_704_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i_reg_704 <= i_1_reg_4842;
            elsif (((ap_sig_ioackin_BUS_DST_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_reg_704 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    indvar1_reg_3212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_3995_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                indvar1_reg_3212 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_fu_4527_p2 = ap_const_lv1_0))) then 
                indvar1_reg_3212 <= indvar_next1_fu_4533_p2;
            end if; 
        end if;
    end process;

    indvar8_reg_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar8_reg_726 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_fu_3747_p2 = ap_const_lv1_0))) then 
                indvar8_reg_726 <= indvar_next9_fu_3753_p2;
            end if; 
        end if;
    end process;

    indvar_reg_715_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_3371_p2 = ap_const_lv1_0))) then 
                indvar_reg_715 <= indvar_next_fu_3377_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3359_p2 = ap_const_lv1_0))) then 
                indvar_reg_715 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    inp2_buf_0_0_1_reg_1078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_0_0_1_reg_1078 <= inp2_buf_0_0_reg_692;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_0_0_1_reg_1078 <= ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32;
            end if; 
        end if;
    end process;

    inp2_buf_0_0_s_reg_3189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_0_0_s_reg_3189 <= inp2_buf_0_0_1_reg_1078;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_0_0_s_reg_3189 <= inp2_buf_0_1_8_fu_4341_p3;
            end if; 
        end if;
    end process;

    inp2_buf_0_1_1_reg_1067_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_0_1_1_reg_1067 <= inp2_buf_0_1_reg_680;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_0_1_1_reg_1067 <= ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32;
            end if; 
        end if;
    end process;

    inp2_buf_0_1_3_reg_3177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_0_1_3_reg_3177 <= inp2_buf_0_1_1_reg_1067;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_0_1_3_reg_3177 <= inp2_buf_0_1_4_fu_4335_p3;
            end if; 
        end if;
    end process;

    inp2_buf_10_0_1_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_10_0_1_reg_858 <= inp2_buf_10_0_reg_452;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_10_0_1_reg_858 <= ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32;
            end if; 
        end if;
    end process;

    inp2_buf_10_0_3_reg_2949_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_10_0_3_reg_2949 <= inp2_buf_10_0_1_reg_858;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_10_0_3_reg_2949 <= inp2_buf_10_1_8_fu_4461_p3;
            end if; 
        end if;
    end process;

    inp2_buf_10_1_1_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_10_1_1_reg_847 <= inp2_buf_10_1_reg_440;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_10_1_1_reg_847 <= ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32;
            end if; 
        end if;
    end process;

    inp2_buf_10_1_3_reg_2937_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_10_1_3_reg_2937 <= inp2_buf_10_1_1_reg_847;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_10_1_3_reg_2937 <= inp2_buf_10_1_4_fu_4455_p3;
            end if; 
        end if;
    end process;

    inp2_buf_11_0_1_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_11_0_1_reg_836 <= inp2_buf_11_0_reg_428;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_11_0_1_reg_836 <= ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32;
            end if; 
        end if;
    end process;

    inp2_buf_11_0_3_reg_2925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_11_0_3_reg_2925 <= inp2_buf_11_0_1_reg_836;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_11_0_3_reg_2925 <= inp2_buf_11_1_8_fu_4473_p3;
            end if; 
        end if;
    end process;

    inp2_buf_11_1_1_reg_825_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_11_1_1_reg_825 <= inp2_buf_11_1_reg_416;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_11_1_1_reg_825 <= ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32;
            end if; 
        end if;
    end process;

    inp2_buf_11_1_3_reg_2913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_11_1_3_reg_2913 <= inp2_buf_11_1_1_reg_825;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_11_1_3_reg_2913 <= inp2_buf_11_1_4_fu_4467_p3;
            end if; 
        end if;
    end process;

    inp2_buf_12_0_1_reg_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_12_0_1_reg_814 <= inp2_buf_12_0_reg_404;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_12_0_1_reg_814 <= ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32;
            end if; 
        end if;
    end process;

    inp2_buf_12_0_3_reg_2901_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_12_0_3_reg_2901 <= inp2_buf_12_0_1_reg_814;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_12_0_3_reg_2901 <= inp2_buf_12_1_8_fu_4485_p3;
            end if; 
        end if;
    end process;

    inp2_buf_12_1_1_reg_803_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_12_1_1_reg_803 <= inp2_buf_12_1_reg_392;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_12_1_1_reg_803 <= ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32;
            end if; 
        end if;
    end process;

    inp2_buf_12_1_3_reg_2889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_12_1_3_reg_2889 <= inp2_buf_12_1_1_reg_803;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_12_1_3_reg_2889 <= inp2_buf_12_1_4_fu_4479_p3;
            end if; 
        end if;
    end process;

    inp2_buf_13_0_1_reg_792_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_13_0_1_reg_792 <= inp2_buf_13_0_reg_380;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_13_0_1_reg_792 <= ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32;
            end if; 
        end if;
    end process;

    inp2_buf_13_0_3_reg_2877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_13_0_3_reg_2877 <= inp2_buf_13_0_1_reg_792;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_13_0_3_reg_2877 <= inp2_buf_13_1_8_fu_4497_p3;
            end if; 
        end if;
    end process;

    inp2_buf_13_1_1_reg_781_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_13_1_1_reg_781 <= inp2_buf_13_1_reg_368;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_13_1_1_reg_781 <= ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32;
            end if; 
        end if;
    end process;

    inp2_buf_13_1_3_reg_2865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_13_1_3_reg_2865 <= inp2_buf_13_1_1_reg_781;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_13_1_3_reg_2865 <= inp2_buf_13_1_4_fu_4491_p3;
            end if; 
        end if;
    end process;

    inp2_buf_14_0_1_reg_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_14_0_1_reg_770 <= inp2_buf_14_0_reg_356;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_14_0_1_reg_770 <= ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32;
            end if; 
        end if;
    end process;

    inp2_buf_14_0_3_reg_2853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_14_0_3_reg_2853 <= inp2_buf_14_0_1_reg_770;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_14_0_3_reg_2853 <= inp2_buf_14_1_8_fu_4509_p3;
            end if; 
        end if;
    end process;

    inp2_buf_14_1_1_reg_759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_14_1_1_reg_759 <= inp2_buf_14_1_reg_344;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_14_1_1_reg_759 <= ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32;
            end if; 
        end if;
    end process;

    inp2_buf_14_1_3_reg_2841_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_14_1_3_reg_2841 <= inp2_buf_14_1_1_reg_759;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_14_1_3_reg_2841 <= inp2_buf_14_1_4_fu_4503_p3;
            end if; 
        end if;
    end process;

    inp2_buf_15_0_1_reg_748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_15_0_1_reg_748 <= inp2_buf_15_0_reg_332;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_15_0_1_reg_748 <= ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32;
            end if; 
        end if;
    end process;

    inp2_buf_15_0_3_reg_2829_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_15_0_3_reg_2829 <= inp2_buf_15_0_1_reg_748;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_15_0_3_reg_2829 <= inp2_buf_15_1_24_fu_4521_p3;
            end if; 
        end if;
    end process;

    inp2_buf_15_1_1_reg_737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_15_1_1_reg_737 <= inp2_buf_15_1_reg_320;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_15_1_1_reg_737 <= ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32;
            end if; 
        end if;
    end process;

    inp2_buf_15_1_3_reg_2817_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_15_1_3_reg_2817 <= inp2_buf_15_1_1_reg_737;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_15_1_3_reg_2817 <= inp2_buf_15_1_4_fu_4515_p3;
            end if; 
        end if;
    end process;

    inp2_buf_1_0_1_reg_1056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_1_0_1_reg_1056 <= inp2_buf_1_0_reg_668;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_1_0_1_reg_1056 <= ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32;
            end if; 
        end if;
    end process;

    inp2_buf_1_0_3_reg_3165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_1_0_3_reg_3165 <= inp2_buf_1_0_1_reg_1056;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_1_0_3_reg_3165 <= inp2_buf_1_1_8_fu_4353_p3;
            end if; 
        end if;
    end process;

    inp2_buf_1_1_1_reg_1045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_1_1_1_reg_1045 <= inp2_buf_1_1_reg_656;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_1_1_1_reg_1045 <= ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32;
            end if; 
        end if;
    end process;

    inp2_buf_1_1_3_reg_3153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_1_1_3_reg_3153 <= inp2_buf_1_1_1_reg_1045;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_1_1_3_reg_3153 <= inp2_buf_1_1_4_fu_4347_p3;
            end if; 
        end if;
    end process;

    inp2_buf_2_0_1_reg_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_2_0_1_reg_1034 <= inp2_buf_2_0_reg_644;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_2_0_1_reg_1034 <= ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32;
            end if; 
        end if;
    end process;

    inp2_buf_2_0_3_reg_3141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_2_0_3_reg_3141 <= inp2_buf_2_0_1_reg_1034;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_2_0_3_reg_3141 <= inp2_buf_2_1_8_fu_4365_p3;
            end if; 
        end if;
    end process;

    inp2_buf_2_1_1_reg_1023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_2_1_1_reg_1023 <= inp2_buf_2_1_reg_632;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_2_1_1_reg_1023 <= ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32;
            end if; 
        end if;
    end process;

    inp2_buf_2_1_3_reg_3129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_2_1_3_reg_3129 <= inp2_buf_2_1_1_reg_1023;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_2_1_3_reg_3129 <= inp2_buf_2_1_4_fu_4359_p3;
            end if; 
        end if;
    end process;

    inp2_buf_3_0_1_reg_1012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_3_0_1_reg_1012 <= inp2_buf_3_0_reg_620;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_3_0_1_reg_1012 <= ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32;
            end if; 
        end if;
    end process;

    inp2_buf_3_0_3_reg_3117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_3_0_3_reg_3117 <= inp2_buf_3_0_1_reg_1012;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_3_0_3_reg_3117 <= inp2_buf_3_1_8_fu_4377_p3;
            end if; 
        end if;
    end process;

    inp2_buf_3_1_1_reg_1001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_3_1_1_reg_1001 <= inp2_buf_3_1_reg_608;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_3_1_1_reg_1001 <= ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32;
            end if; 
        end if;
    end process;

    inp2_buf_3_1_3_reg_3105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_3_1_3_reg_3105 <= inp2_buf_3_1_1_reg_1001;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_3_1_3_reg_3105 <= inp2_buf_3_1_4_fu_4371_p3;
            end if; 
        end if;
    end process;

    inp2_buf_4_0_1_reg_990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_4_0_1_reg_990 <= inp2_buf_4_0_reg_596;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_4_0_1_reg_990 <= ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32;
            end if; 
        end if;
    end process;

    inp2_buf_4_0_3_reg_3093_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_4_0_3_reg_3093 <= inp2_buf_4_0_1_reg_990;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_4_0_3_reg_3093 <= inp2_buf_4_1_8_fu_4389_p3;
            end if; 
        end if;
    end process;

    inp2_buf_4_1_1_reg_979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_4_1_1_reg_979 <= inp2_buf_4_1_reg_584;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_4_1_1_reg_979 <= ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32;
            end if; 
        end if;
    end process;

    inp2_buf_4_1_3_reg_3081_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_4_1_3_reg_3081 <= inp2_buf_4_1_1_reg_979;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_4_1_3_reg_3081 <= inp2_buf_4_1_4_fu_4383_p3;
            end if; 
        end if;
    end process;

    inp2_buf_5_0_1_reg_968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_5_0_1_reg_968 <= inp2_buf_5_0_reg_572;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_5_0_1_reg_968 <= ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32;
            end if; 
        end if;
    end process;

    inp2_buf_5_0_3_reg_3069_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_5_0_3_reg_3069 <= inp2_buf_5_0_1_reg_968;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_5_0_3_reg_3069 <= inp2_buf_5_1_8_fu_4401_p3;
            end if; 
        end if;
    end process;

    inp2_buf_5_1_1_reg_957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_5_1_1_reg_957 <= inp2_buf_5_1_reg_560;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_5_1_1_reg_957 <= ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32;
            end if; 
        end if;
    end process;

    inp2_buf_5_1_3_reg_3057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_5_1_3_reg_3057 <= inp2_buf_5_1_1_reg_957;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_5_1_3_reg_3057 <= inp2_buf_5_1_4_fu_4395_p3;
            end if; 
        end if;
    end process;

    inp2_buf_6_0_1_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_6_0_1_reg_946 <= inp2_buf_6_0_reg_548;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_6_0_1_reg_946 <= ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32;
            end if; 
        end if;
    end process;

    inp2_buf_6_0_3_reg_3045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_6_0_3_reg_3045 <= inp2_buf_6_0_1_reg_946;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_6_0_3_reg_3045 <= inp2_buf_6_1_8_fu_4413_p3;
            end if; 
        end if;
    end process;

    inp2_buf_6_1_1_reg_935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_6_1_1_reg_935 <= inp2_buf_6_1_reg_536;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_6_1_1_reg_935 <= ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32;
            end if; 
        end if;
    end process;

    inp2_buf_6_1_3_reg_3033_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_6_1_3_reg_3033 <= inp2_buf_6_1_1_reg_935;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_6_1_3_reg_3033 <= inp2_buf_6_1_4_fu_4407_p3;
            end if; 
        end if;
    end process;

    inp2_buf_7_0_1_reg_924_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_7_0_1_reg_924 <= inp2_buf_7_0_reg_524;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_7_0_1_reg_924 <= ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32;
            end if; 
        end if;
    end process;

    inp2_buf_7_0_3_reg_3021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_7_0_3_reg_3021 <= inp2_buf_7_0_1_reg_924;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_7_0_3_reg_3021 <= inp2_buf_7_1_8_fu_4425_p3;
            end if; 
        end if;
    end process;

    inp2_buf_7_1_1_reg_913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_7_1_1_reg_913 <= inp2_buf_7_1_reg_512;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_7_1_1_reg_913 <= ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32;
            end if; 
        end if;
    end process;

    inp2_buf_7_1_3_reg_3009_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_7_1_3_reg_3009 <= inp2_buf_7_1_1_reg_913;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_7_1_3_reg_3009 <= inp2_buf_7_1_4_fu_4419_p3;
            end if; 
        end if;
    end process;

    inp2_buf_8_0_1_reg_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_8_0_1_reg_902 <= inp2_buf_8_0_reg_500;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_8_0_1_reg_902 <= ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32;
            end if; 
        end if;
    end process;

    inp2_buf_8_0_3_reg_2997_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_8_0_3_reg_2997 <= inp2_buf_8_0_1_reg_902;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_8_0_3_reg_2997 <= inp2_buf_8_1_8_fu_4437_p3;
            end if; 
        end if;
    end process;

    inp2_buf_8_1_1_reg_891_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_8_1_1_reg_891 <= inp2_buf_8_1_reg_488;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_8_1_1_reg_891 <= ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32;
            end if; 
        end if;
    end process;

    inp2_buf_8_1_3_reg_2985_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_8_1_3_reg_2985 <= inp2_buf_8_1_1_reg_891;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_8_1_3_reg_2985 <= inp2_buf_8_1_4_fu_4431_p3;
            end if; 
        end if;
    end process;

    inp2_buf_9_0_1_reg_880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_9_0_1_reg_880 <= inp2_buf_9_0_reg_476;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_9_0_1_reg_880 <= ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32;
            end if; 
        end if;
    end process;

    inp2_buf_9_0_3_reg_2973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_9_0_3_reg_2973 <= inp2_buf_9_0_1_reg_880;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_9_0_3_reg_2973 <= inp2_buf_9_1_8_fu_4449_p3;
            end if; 
        end if;
    end process;

    inp2_buf_9_1_1_reg_869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_9_1_1_reg_869 <= inp2_buf_9_1_reg_464;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0))) then 
                inp2_buf_9_1_1_reg_869 <= ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32;
            end if; 
        end if;
    end process;

    inp2_buf_9_1_3_reg_2961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_9_1_3_reg_2961 <= inp2_buf_9_1_1_reg_869;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_9_1_3_reg_2961 <= inp2_buf_9_1_4_fu_4443_p3;
            end if; 
        end if;
    end process;

    k_reg_3201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                k_reg_3201 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                k_reg_3201 <= k_1_s_reg_5217;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    BUS_DST_addr_reg_4831(61 downto 0) <= tmp_2_fu_3349_p1(61 downto 0);
                    BUS_SRC_addr_reg_4825(61 downto 0) <= tmp_fu_3329_p1(61 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_tmp_1_reg_4856 <= tmp_1_reg_4856;
                ap_reg_pp0_iter1_tmp_3_reg_4860 <= tmp_3_reg_4860;
                inp1_buf_0_0_reg_4896 <= BUS_SRC_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_reg_pp1_iter1_exitcond3_reg_4932 <= exitcond3_reg_4932;
                ap_reg_pp1_iter1_tmp_4_reg_4941 <= tmp_4_reg_4941;
                ap_reg_pp1_iter1_tmp_6_reg_4945 <= tmp_6_reg_4945;
                exitcond3_reg_4932 <= exitcond3_fu_3747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond4_reg_5478 <= exitcond4_fu_4527_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                i_1_reg_4842 <= i_1_fu_3365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_2_fu_146 <= inp1_buf_0_1_4_fu_3709_p3;
                inp1_buf_0_1_33_fu_150 <= inp1_buf_0_1_3_fu_3703_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_34_fu_154 <= inp1_buf_0_1_6_fu_3687_p3;
                inp1_buf_0_1_35_fu_158 <= inp1_buf_0_1_5_fu_3681_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_36_fu_162 <= inp1_buf_0_1_8_fu_3665_p3;
                inp1_buf_0_1_37_fu_166 <= inp1_buf_0_1_7_fu_3659_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_38_fu_170 <= inp1_buf_0_1_65_fu_3643_p3;
                inp1_buf_0_1_39_fu_174 <= inp1_buf_0_1_9_fu_3637_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_40_fu_178 <= inp1_buf_0_1_67_fu_3621_p3;
                inp1_buf_0_1_41_fu_182 <= inp1_buf_0_1_66_fu_3615_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_42_fu_186 <= inp1_buf_0_1_69_fu_3599_p3;
                inp1_buf_0_1_43_fu_190 <= inp1_buf_0_1_68_fu_3593_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_44_fu_194 <= inp1_buf_0_1_71_fu_3577_p3;
                inp1_buf_0_1_45_fu_198 <= inp1_buf_0_1_70_fu_3571_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_46_fu_202 <= inp1_buf_0_1_73_fu_3555_p3;
                inp1_buf_0_1_47_fu_206 <= inp1_buf_0_1_72_fu_3549_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_48_fu_210 <= inp1_buf_0_1_75_fu_3533_p3;
                inp1_buf_0_1_49_fu_214 <= inp1_buf_0_1_74_fu_3527_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_50_fu_218 <= inp1_buf_0_1_77_fu_3511_p3;
                inp1_buf_0_1_51_fu_222 <= inp1_buf_0_1_76_fu_3505_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_52_fu_226 <= inp1_buf_0_1_79_fu_3489_p3;
                inp1_buf_0_1_53_fu_230 <= inp1_buf_0_1_78_fu_3483_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_54_fu_234 <= inp1_buf_0_1_81_fu_3467_p3;
                inp1_buf_0_1_55_fu_238 <= inp1_buf_0_1_80_fu_3461_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_56_fu_242 <= inp1_buf_0_1_83_fu_3445_p3;
                inp1_buf_0_1_57_fu_246 <= inp1_buf_0_1_82_fu_3439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_58_fu_250 <= inp1_buf_0_1_85_fu_3423_p3;
                inp1_buf_0_1_59_fu_254 <= inp1_buf_0_1_84_fu_3417_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_60_fu_258 <= inp1_buf_0_1_87_fu_3401_p3;
                inp1_buf_0_1_61_fu_262 <= inp1_buf_0_1_86_fu_3395_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4856 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_62_fu_266 <= inp1_buf_0_1_1_fu_3731_p3;
                inp1_buf_0_1_63_fu_270 <= inp1_buf_0_1_fu_3725_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (exitcond_fu_3995_p2 = ap_const_lv1_0))) then
                inp1_buf_load_0_phi_reg_5057 <= inp1_buf_load_0_phi_fu_4009_p3;
                inp1_buf_load_10_phi_reg_5157 <= inp1_buf_load_10_phi_fu_4169_p3;
                inp1_buf_load_11_phi_reg_5167 <= inp1_buf_load_11_phi_fu_4185_p3;
                inp1_buf_load_12_phi_reg_5177 <= inp1_buf_load_12_phi_fu_4201_p3;
                inp1_buf_load_13_phi_reg_5187 <= inp1_buf_load_13_phi_fu_4217_p3;
                inp1_buf_load_14_phi_reg_5197 <= inp1_buf_load_14_phi_fu_4233_p3;
                inp1_buf_load_15_phi_reg_5207 <= inp1_buf_load_15_phi_fu_4249_p3;
                inp1_buf_load_1_phi_reg_5067 <= inp1_buf_load_1_phi_fu_4025_p3;
                inp1_buf_load_2_phi_reg_5077 <= inp1_buf_load_2_phi_fu_4041_p3;
                inp1_buf_load_3_phi_reg_5087 <= inp1_buf_load_3_phi_fu_4057_p3;
                inp1_buf_load_4_phi_reg_5097 <= inp1_buf_load_4_phi_fu_4073_p3;
                inp1_buf_load_5_phi_reg_5107 <= inp1_buf_load_5_phi_fu_4089_p3;
                inp1_buf_load_6_phi_reg_5117 <= inp1_buf_load_6_phi_fu_4105_p3;
                inp1_buf_load_7_phi_reg_5127 <= inp1_buf_load_7_phi_fu_4121_p3;
                inp1_buf_load_8_phi_reg_5137 <= inp1_buf_load_8_phi_fu_4137_p3;
                inp1_buf_load_9_phi_reg_5147 <= inp1_buf_load_9_phi_fu_4153_p3;
                inp2_buf_load_0_phi_reg_5062 <= inp2_buf_load_0_phi_fu_4017_p3;
                inp2_buf_load_10_phi_reg_5162 <= inp2_buf_load_10_phi_fu_4177_p3;
                inp2_buf_load_11_phi_reg_5172 <= inp2_buf_load_11_phi_fu_4193_p3;
                inp2_buf_load_124_ph_reg_5182 <= inp2_buf_load_124_ph_fu_4209_p3;
                inp2_buf_load_12_phi_reg_5072 <= inp2_buf_load_12_phi_fu_4033_p3;
                inp2_buf_load_13_phi_reg_5192 <= inp2_buf_load_13_phi_fu_4225_p3;
                inp2_buf_load_14_phi_reg_5202 <= inp2_buf_load_14_phi_fu_4241_p3;
                inp2_buf_load_15_phi_reg_5212 <= inp2_buf_load_15_phi_fu_4257_p3;
                inp2_buf_load_2_phi_reg_5082 <= inp2_buf_load_2_phi_fu_4049_p3;
                inp2_buf_load_3_phi_reg_5092 <= inp2_buf_load_3_phi_fu_4065_p3;
                inp2_buf_load_4_phi_reg_5102 <= inp2_buf_load_4_phi_fu_4081_p3;
                inp2_buf_load_5_phi_reg_5112 <= inp2_buf_load_5_phi_fu_4097_p3;
                inp2_buf_load_6_phi_reg_5122 <= inp2_buf_load_6_phi_fu_4113_p3;
                inp2_buf_load_7_phi_reg_5132 <= inp2_buf_load_7_phi_fu_4129_p3;
                inp2_buf_load_8_phi_reg_5142 <= inp2_buf_load_8_phi_fu_4145_p3;
                inp2_buf_load_9_phi_reg_5152 <= inp2_buf_load_9_phi_fu_4161_p3;
                k_1_s_reg_5217 <= k_1_s_fu_4265_p2;
                tmp_7_reg_5021 <= k_reg_3201(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                inp2_buf_0_0_reg_692 <= inp2_buf_0_0_s_reg_3189;
                inp2_buf_0_1_reg_680 <= inp2_buf_0_1_3_reg_3177;
                inp2_buf_10_0_reg_452 <= inp2_buf_10_0_3_reg_2949;
                inp2_buf_10_1_reg_440 <= inp2_buf_10_1_3_reg_2937;
                inp2_buf_11_0_reg_428 <= inp2_buf_11_0_3_reg_2925;
                inp2_buf_11_1_reg_416 <= inp2_buf_11_1_3_reg_2913;
                inp2_buf_12_0_reg_404 <= inp2_buf_12_0_3_reg_2901;
                inp2_buf_12_1_reg_392 <= inp2_buf_12_1_3_reg_2889;
                inp2_buf_13_0_reg_380 <= inp2_buf_13_0_3_reg_2877;
                inp2_buf_13_1_reg_368 <= inp2_buf_13_1_3_reg_2865;
                inp2_buf_14_0_reg_356 <= inp2_buf_14_0_3_reg_2853;
                inp2_buf_14_1_reg_344 <= inp2_buf_14_1_3_reg_2841;
                inp2_buf_15_0_reg_332 <= inp2_buf_15_0_3_reg_2829;
                inp2_buf_15_1_reg_320 <= inp2_buf_15_1_3_reg_2817;
                inp2_buf_1_0_reg_668 <= inp2_buf_1_0_3_reg_3165;
                inp2_buf_1_1_reg_656 <= inp2_buf_1_1_3_reg_3153;
                inp2_buf_2_0_reg_644 <= inp2_buf_2_0_3_reg_3141;
                inp2_buf_2_1_reg_632 <= inp2_buf_2_1_3_reg_3129;
                inp2_buf_3_0_reg_620 <= inp2_buf_3_0_3_reg_3117;
                inp2_buf_3_1_reg_608 <= inp2_buf_3_1_3_reg_3105;
                inp2_buf_4_0_reg_596 <= inp2_buf_4_0_3_reg_3093;
                inp2_buf_4_1_reg_584 <= inp2_buf_4_1_3_reg_3081;
                inp2_buf_5_0_reg_572 <= inp2_buf_5_0_3_reg_3069;
                inp2_buf_5_1_reg_560 <= inp2_buf_5_1_3_reg_3057;
                inp2_buf_6_0_reg_548 <= inp2_buf_6_0_3_reg_3045;
                inp2_buf_6_1_reg_536 <= inp2_buf_6_1_3_reg_3033;
                inp2_buf_7_0_reg_524 <= inp2_buf_7_0_3_reg_3021;
                inp2_buf_7_1_reg_512 <= inp2_buf_7_1_3_reg_3009;
                inp2_buf_8_0_reg_500 <= inp2_buf_8_0_3_reg_2997;
                inp2_buf_8_1_reg_488 <= inp2_buf_8_1_3_reg_2985;
                inp2_buf_9_0_reg_476 <= inp2_buf_9_0_3_reg_2973;
                inp2_buf_9_1_reg_464 <= inp2_buf_9_1_3_reg_2961;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_reg_4932 = ap_const_lv1_0))) then
                inp2_buf_0_1_10_reg_4981 <= BUS_DST_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                inp2_buf_0_1_9_reg_5222 <= grp_fu_4271_p2;
                inp2_buf_10_1_9_reg_5282 <= grp_fu_4311_p2;
                inp2_buf_11_1_9_reg_5288 <= grp_fu_4315_p2;
                inp2_buf_12_1_9_reg_5294 <= grp_fu_4319_p2;
                inp2_buf_13_1_9_reg_5300 <= grp_fu_4323_p2;
                inp2_buf_14_1_9_reg_5306 <= grp_fu_4327_p2;
                inp2_buf_15_1_25_reg_5312 <= grp_fu_4331_p2;
                inp2_buf_1_1_9_reg_5228 <= grp_fu_4275_p2;
                inp2_buf_2_1_9_reg_5234 <= grp_fu_4279_p2;
                inp2_buf_3_1_9_reg_5240 <= grp_fu_4283_p2;
                inp2_buf_4_1_9_reg_5246 <= grp_fu_4287_p2;
                inp2_buf_5_1_9_reg_5252 <= grp_fu_4291_p2;
                inp2_buf_6_1_9_reg_5258 <= grp_fu_4295_p2;
                inp2_buf_7_1_9_reg_5264 <= grp_fu_4299_p2;
                inp2_buf_8_1_9_reg_5270 <= grp_fu_4303_p2;
                inp2_buf_9_1_9_reg_5276 <= grp_fu_4307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_3371_p2 = ap_const_lv1_0))) then
                tmp_1_reg_4856 <= tmp_1_fu_3383_p1;
                tmp_3_reg_4860 <= indvar_reg_715(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_fu_3747_p2 = ap_const_lv1_0))) then
                tmp_4_reg_4941 <= tmp_4_fu_3759_p1;
                tmp_6_reg_4945 <= indvar8_reg_726(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_fu_4527_p2 = ap_const_lv1_0))) then
                tmp_5_reg_5487 <= tmp_5_fu_4563_p34;
            end if;
        end if;
    end process;
    BUS_SRC_addr_reg_4825(63 downto 62) <= "00";
    BUS_DST_addr_reg_4831(63 downto 62) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_enable_reg_pp1_iter1, ap_CS_fsm_state28, ap_enable_reg_pp0_iter1, BUS_DST_BVALID, exitcond1_fu_3359_p2, ap_CS_fsm_state9, exitcond2_fu_3371_p2, ap_enable_reg_pp0_iter0, exitcond_fu_3995_p2, ap_CS_fsm_state18, exitcond4_fu_4527_p2, ap_enable_reg_pp2_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0_subdone, ap_sig_ioackin_BUS_DST_AWREADY, ap_block_state2_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_sig_ioackin_BUS_DST_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3359_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_3371_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_3371_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((exitcond_fu_3995_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (exitcond4_fu_4527_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (exitcond4_fu_4527_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BUS_DST_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_reg_ioackin_BUS_DST_ARREADY)
    begin
        if (((ap_reg_ioackin_BUS_DST_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            BUS_DST_ARVALID <= ap_const_logic_1;
        else 
            BUS_DST_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_AWVALID_assign_proc : process(ap_CS_fsm_state8, ap_reg_ioackin_BUS_DST_AWREADY)
    begin
        if (((ap_reg_ioackin_BUS_DST_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            BUS_DST_AWVALID <= ap_const_logic_1;
        else 
            BUS_DST_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_BREADY_assign_proc : process(ap_CS_fsm_state28, BUS_DST_BVALID)
    begin
        if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            BUS_DST_BREADY <= ap_const_logic_1;
        else 
            BUS_DST_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond3_reg_4932, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_reg_4932 = ap_const_lv1_0))) then 
            BUS_DST_RREADY <= ap_const_logic_1;
        else 
            BUS_DST_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_WVALID_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond4_reg_5478, ap_reg_ioackin_BUS_DST_WREADY, ap_block_pp2_stage0_01001)
    begin
        if (((ap_reg_ioackin_BUS_DST_WREADY = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_reg_5478 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            BUS_DST_WVALID <= ap_const_logic_1;
        else 
            BUS_DST_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_blk_n_AR_assign_proc : process(m_axi_BUS_DST_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            BUS_DST_blk_n_AR <= m_axi_BUS_DST_ARREADY;
        else 
            BUS_DST_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_AW_assign_proc : process(m_axi_BUS_DST_AWREADY, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            BUS_DST_blk_n_AW <= m_axi_BUS_DST_AWREADY;
        else 
            BUS_DST_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_B_assign_proc : process(m_axi_BUS_DST_BVALID, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            BUS_DST_blk_n_B <= m_axi_BUS_DST_BVALID;
        else 
            BUS_DST_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_R_assign_proc : process(m_axi_BUS_DST_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond3_reg_4932)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            BUS_DST_blk_n_R <= m_axi_BUS_DST_RVALID;
        else 
            BUS_DST_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_W_assign_proc : process(m_axi_BUS_DST_WREADY, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, exitcond4_reg_5478)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond4_reg_5478 = ap_const_lv1_0))) then 
            BUS_DST_blk_n_W <= m_axi_BUS_DST_WREADY;
        else 
            BUS_DST_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    BUS_SRC_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_reg_ioackin_BUS_SRC_ARREADY)
    begin
        if (((ap_reg_ioackin_BUS_SRC_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            BUS_SRC_ARVALID <= ap_const_logic_1;
        else 
            BUS_SRC_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_SRC_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BUS_SRC_RREADY <= ap_const_logic_1;
        else 
            BUS_SRC_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    BUS_SRC_blk_n_AR_assign_proc : process(m_axi_BUS_SRC_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            BUS_SRC_blk_n_AR <= m_axi_BUS_SRC_ARREADY;
        else 
            BUS_SRC_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    BUS_SRC_blk_n_R_assign_proc : process(m_axi_BUS_SRC_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BUS_SRC_blk_n_R <= m_axi_BUS_SRC_RVALID;
        else 
            BUS_SRC_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(17);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state17 <= ap_CS_fsm(12);
    ap_CS_fsm_state18 <= ap_CS_fsm(13);
    ap_CS_fsm_state19 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(15);
    ap_CS_fsm_state21 <= ap_CS_fsm(16);
    ap_CS_fsm_state24 <= ap_CS_fsm(18);
    ap_CS_fsm_state28 <= ap_CS_fsm(22);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, BUS_SRC_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_0 = BUS_SRC_RVALID) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, BUS_SRC_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = BUS_SRC_RVALID) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond3_reg_4932, BUS_DST_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_const_logic_0 = BUS_DST_RVALID) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (exitcond3_reg_4932 = ap_const_lv1_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond3_reg_4932, BUS_DST_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_const_logic_0 = BUS_DST_RVALID) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (exitcond3_reg_4932 = ap_const_lv1_0));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, ap_block_state23_io)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, ap_block_state23_io)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter1_assign_proc : process(BUS_SRC_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter1 <= (ap_const_logic_0 = BUS_SRC_RVALID);
    end process;

        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp1_stage0_iter1_assign_proc : process(exitcond3_reg_4932, BUS_DST_RVALID)
    begin
                ap_block_state15_pp1_stage0_iter1 <= ((ap_const_logic_0 = BUS_DST_RVALID) and (exitcond3_reg_4932 = ap_const_lv1_0));
    end process;

        ap_block_state16_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_io_assign_proc : process(exitcond4_reg_5478, ap_sig_ioackin_BUS_DST_WREADY)
    begin
                ap_block_state23_io <= ((ap_sig_ioackin_BUS_DST_WREADY = ap_const_logic_0) and (exitcond4_reg_5478 = ap_const_lv1_0));
    end process;

        ap_block_state23_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(ap_sig_ioackin_BUS_SRC_ARREADY, ap_sig_ioackin_BUS_DST_ARREADY)
    begin
                ap_block_state2_io <= ((ap_sig_ioackin_BUS_DST_ARREADY = ap_const_logic_0) or (ap_sig_ioackin_BUS_SRC_ARREADY = ap_const_logic_0));
    end process;


    ap_condition_2672_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond4_reg_5478)
    begin
                ap_condition_2672 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_reg_5478 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(exitcond2_fu_3371_p2)
    begin
        if ((exitcond2_fu_3371_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state22_assign_proc : process(exitcond4_fu_4527_p2)
    begin
        if ((exitcond4_fu_4527_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state22 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state28, BUS_DST_BVALID)
    begin
        if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_0_0_1_reg_1078, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763, inp2_buf_15_1_8_fu_3974_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 <= inp2_buf_15_1_8_fu_3974_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 <= inp2_buf_0_0_1_reg_1078;
        else 
            ap_phi_mux_inp2_buf_0_0_2_phi_fu_2767_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_0_1_1_reg_1067, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709, inp2_buf_0_1_5_fu_3967_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 <= inp2_buf_0_1_5_fu_3967_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 <= inp2_buf_0_1_1_reg_1067;
        else 
            ap_phi_mux_inp2_buf_0_1_2_phi_fu_2713_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_10_0_1_reg_858, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683, inp2_buf_15_1_18_fu_3834_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 <= inp2_buf_15_1_18_fu_3834_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 <= inp2_buf_10_0_1_reg_858;
        else 
            ap_phi_mux_inp2_buf_10_0_s_phi_fu_1687_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_10_1_1_reg_847, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629, inp2_buf_10_1_5_fu_3827_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 <= inp2_buf_10_1_5_fu_3827_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 <= inp2_buf_10_1_1_reg_847;
        else 
            ap_phi_mux_inp2_buf_10_1_2_phi_fu_1633_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_11_0_1_reg_836, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575, inp2_buf_15_1_19_fu_3820_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 <= inp2_buf_15_1_19_fu_3820_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 <= inp2_buf_11_0_1_reg_836;
        else 
            ap_phi_mux_inp2_buf_11_0_s_phi_fu_1579_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_11_1_1_reg_825, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521, inp2_buf_11_1_5_fu_3813_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 <= inp2_buf_11_1_5_fu_3813_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 <= inp2_buf_11_1_1_reg_825;
        else 
            ap_phi_mux_inp2_buf_11_1_2_phi_fu_1525_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_12_0_1_reg_814, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467, inp2_buf_15_1_20_fu_3806_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 <= inp2_buf_15_1_20_fu_3806_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 <= inp2_buf_12_0_1_reg_814;
        else 
            ap_phi_mux_inp2_buf_12_0_s_phi_fu_1471_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_12_1_1_reg_803, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413, inp2_buf_12_1_5_fu_3799_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 <= inp2_buf_12_1_5_fu_3799_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 <= inp2_buf_12_1_1_reg_803;
        else 
            ap_phi_mux_inp2_buf_12_1_2_phi_fu_1417_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_13_0_1_reg_792, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359, inp2_buf_15_1_21_fu_3792_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 <= inp2_buf_15_1_21_fu_3792_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 <= inp2_buf_13_0_1_reg_792;
        else 
            ap_phi_mux_inp2_buf_13_0_s_phi_fu_1363_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_13_1_1_reg_781, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305, inp2_buf_13_1_5_fu_3785_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 <= inp2_buf_13_1_5_fu_3785_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 <= inp2_buf_13_1_1_reg_781;
        else 
            ap_phi_mux_inp2_buf_13_1_2_phi_fu_1309_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_14_0_1_reg_770, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251, inp2_buf_15_1_22_fu_3778_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 <= inp2_buf_15_1_22_fu_3778_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 <= inp2_buf_14_0_1_reg_770;
        else 
            ap_phi_mux_inp2_buf_14_0_s_phi_fu_1255_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_14_1_1_reg_759, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197, inp2_buf_14_1_5_fu_3771_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 <= inp2_buf_14_1_5_fu_3771_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 <= inp2_buf_14_1_1_reg_759;
        else 
            ap_phi_mux_inp2_buf_14_1_2_phi_fu_1201_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_15_0_1_reg_748, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, inp2_buf_15_1_7_fu_3988_p3, ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143)
    begin
        if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 <= inp2_buf_15_0_1_reg_748;
        elsif (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 <= inp2_buf_15_1_7_fu_3988_p3;
        else 
            ap_phi_mux_inp2_buf_15_0_s_phi_fu_1147_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_15_1_1_reg_737, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, inp2_buf_15_1_5_fu_3981_p3, ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089)
    begin
        if ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 <= inp2_buf_15_1_1_reg_737;
        elsif (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 <= inp2_buf_15_1_5_fu_3981_p3;
        else 
            ap_phi_mux_inp2_buf_15_1_2_phi_fu_1093_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_1_0_1_reg_1056, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655, inp2_buf_15_1_9_fu_3960_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 <= inp2_buf_15_1_9_fu_3960_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 <= inp2_buf_1_0_1_reg_1056;
        else 
            ap_phi_mux_inp2_buf_1_0_s_phi_fu_2659_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_1_1_1_reg_1045, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601, inp2_buf_1_1_5_fu_3953_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 <= inp2_buf_1_1_5_fu_3953_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 <= inp2_buf_1_1_1_reg_1045;
        else 
            ap_phi_mux_inp2_buf_1_1_2_phi_fu_2605_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_2_0_1_reg_1034, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547, inp2_buf_15_1_10_fu_3946_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 <= inp2_buf_15_1_10_fu_3946_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 <= inp2_buf_2_0_1_reg_1034;
        else 
            ap_phi_mux_inp2_buf_2_0_s_phi_fu_2551_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_2_1_1_reg_1023, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493, inp2_buf_2_1_5_fu_3939_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 <= inp2_buf_2_1_5_fu_3939_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 <= inp2_buf_2_1_1_reg_1023;
        else 
            ap_phi_mux_inp2_buf_2_1_2_phi_fu_2497_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_3_0_1_reg_1012, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439, inp2_buf_15_1_11_fu_3932_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 <= inp2_buf_15_1_11_fu_3932_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 <= inp2_buf_3_0_1_reg_1012;
        else 
            ap_phi_mux_inp2_buf_3_0_s_phi_fu_2443_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_3_1_1_reg_1001, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385, inp2_buf_3_1_5_fu_3925_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 <= inp2_buf_3_1_5_fu_3925_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 <= inp2_buf_3_1_1_reg_1001;
        else 
            ap_phi_mux_inp2_buf_3_1_2_phi_fu_2389_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_4_0_1_reg_990, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331, inp2_buf_15_1_12_fu_3918_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 <= inp2_buf_15_1_12_fu_3918_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 <= inp2_buf_4_0_1_reg_990;
        else 
            ap_phi_mux_inp2_buf_4_0_s_phi_fu_2335_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_4_1_1_reg_979, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277, inp2_buf_4_1_5_fu_3911_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 <= inp2_buf_4_1_5_fu_3911_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 <= inp2_buf_4_1_1_reg_979;
        else 
            ap_phi_mux_inp2_buf_4_1_2_phi_fu_2281_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_5_0_1_reg_968, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223, inp2_buf_15_1_13_fu_3904_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 <= inp2_buf_15_1_13_fu_3904_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 <= inp2_buf_5_0_1_reg_968;
        else 
            ap_phi_mux_inp2_buf_5_0_s_phi_fu_2227_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_5_1_1_reg_957, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169, inp2_buf_5_1_5_fu_3897_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 <= inp2_buf_5_1_5_fu_3897_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 <= inp2_buf_5_1_1_reg_957;
        else 
            ap_phi_mux_inp2_buf_5_1_2_phi_fu_2173_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_6_0_1_reg_946, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115, inp2_buf_15_1_14_fu_3890_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 <= inp2_buf_15_1_14_fu_3890_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 <= inp2_buf_6_0_1_reg_946;
        else 
            ap_phi_mux_inp2_buf_6_0_s_phi_fu_2119_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_6_1_1_reg_935, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061, inp2_buf_6_1_5_fu_3883_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 <= inp2_buf_6_1_5_fu_3883_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 <= inp2_buf_6_1_1_reg_935;
        else 
            ap_phi_mux_inp2_buf_6_1_2_phi_fu_2065_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_7_0_1_reg_924, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007, inp2_buf_15_1_15_fu_3876_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 <= inp2_buf_15_1_15_fu_3876_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 <= inp2_buf_7_0_1_reg_924;
        else 
            ap_phi_mux_inp2_buf_7_0_s_phi_fu_2011_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_7_1_1_reg_913, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953, inp2_buf_7_1_5_fu_3869_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 <= inp2_buf_7_1_5_fu_3869_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 <= inp2_buf_7_1_1_reg_913;
        else 
            ap_phi_mux_inp2_buf_7_1_2_phi_fu_1957_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_8_0_1_reg_902, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899, inp2_buf_15_1_16_fu_3862_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 <= inp2_buf_15_1_16_fu_3862_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 <= inp2_buf_8_0_1_reg_902;
        else 
            ap_phi_mux_inp2_buf_8_0_s_phi_fu_1903_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_8_1_1_reg_891, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845, inp2_buf_8_1_5_fu_3855_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 <= inp2_buf_8_1_5_fu_3855_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 <= inp2_buf_8_1_1_reg_891;
        else 
            ap_phi_mux_inp2_buf_8_1_2_phi_fu_1849_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_9_0_1_reg_880, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791, inp2_buf_15_1_17_fu_3848_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 <= inp2_buf_15_1_17_fu_3848_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 <= inp2_buf_9_0_1_reg_880;
        else 
            ap_phi_mux_inp2_buf_9_0_s_phi_fu_1795_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_9_1_1_reg_869, ap_reg_pp1_iter1_exitcond3_reg_4932, ap_reg_pp1_iter1_tmp_4_reg_4941, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737, inp2_buf_9_1_5_fu_3841_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 <= inp2_buf_9_1_5_fu_3841_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4941 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4932 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 <= inp2_buf_9_1_1_reg_869;
        else 
            ap_phi_mux_inp2_buf_9_1_2_phi_fu_1741_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737;
        end if; 
    end process;

    ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2763 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2709 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1683 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1629 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1575 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1521 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1467 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1413 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1359 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1305 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1251 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1197 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1143 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1089 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2655 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2601 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2547 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2493 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2439 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2385 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2331 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2277 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2223 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2169 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2115 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2061 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2007 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1953 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1899 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1845 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1791 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1737 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state28, BUS_DST_BVALID)
    begin
        if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_BUS_DST_ARREADY_assign_proc : process(BUS_DST_ARREADY, ap_reg_ioackin_BUS_DST_ARREADY)
    begin
        if ((ap_reg_ioackin_BUS_DST_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_DST_ARREADY <= BUS_DST_ARREADY;
        else 
            ap_sig_ioackin_BUS_DST_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_BUS_DST_AWREADY_assign_proc : process(BUS_DST_AWREADY, ap_reg_ioackin_BUS_DST_AWREADY)
    begin
        if ((ap_reg_ioackin_BUS_DST_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_DST_AWREADY <= BUS_DST_AWREADY;
        else 
            ap_sig_ioackin_BUS_DST_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_BUS_DST_WREADY_assign_proc : process(BUS_DST_WREADY, ap_reg_ioackin_BUS_DST_WREADY)
    begin
        if ((ap_reg_ioackin_BUS_DST_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_DST_WREADY <= BUS_DST_WREADY;
        else 
            ap_sig_ioackin_BUS_DST_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_BUS_SRC_ARREADY_assign_proc : process(BUS_SRC_ARREADY, ap_reg_ioackin_BUS_SRC_ARREADY)
    begin
        if ((ap_reg_ioackin_BUS_SRC_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_SRC_ARREADY <= BUS_SRC_ARREADY;
        else 
            ap_sig_ioackin_BUS_SRC_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    exitcond1_fu_3359_p2 <= "1" when (i_reg_704 = ap_const_lv2_2) else "0";
    exitcond2_fu_3371_p2 <= "1" when (indvar_reg_715 = ap_const_lv6_20) else "0";
    exitcond3_fu_3747_p2 <= "1" when (indvar8_reg_726 = ap_const_lv6_20) else "0";
    exitcond4_fu_4527_p2 <= "1" when (indvar1_reg_3212 = ap_const_lv6_20) else "0";
    exitcond_fu_3995_p2 <= "1" when (k_reg_3201 = ap_const_lv6_20) else "0";
    i_1_fu_3365_p2 <= std_logic_vector(unsigned(i_reg_704) + unsigned(ap_const_lv2_1));
    indvar_next1_fu_4533_p2 <= std_logic_vector(unsigned(indvar1_reg_3212) + unsigned(ap_const_lv6_1));
    indvar_next9_fu_3753_p2 <= std_logic_vector(unsigned(indvar8_reg_726) + unsigned(ap_const_lv6_1));
    indvar_next_fu_3377_p2 <= std_logic_vector(unsigned(indvar_reg_715) + unsigned(ap_const_lv6_1));
    inp1_buf_0_1_1_fu_3731_p3 <= 
        inp1_buf_0_1_62_fu_266 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_3_fu_3703_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_33_fu_150;
    inp1_buf_0_1_4_fu_3709_p3 <= 
        inp1_buf_0_1_2_fu_146 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_5_fu_3681_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_35_fu_158;
    inp1_buf_0_1_65_fu_3643_p3 <= 
        inp1_buf_0_1_38_fu_170 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_66_fu_3615_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_41_fu_182;
    inp1_buf_0_1_67_fu_3621_p3 <= 
        inp1_buf_0_1_40_fu_178 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_68_fu_3593_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_43_fu_190;
    inp1_buf_0_1_69_fu_3599_p3 <= 
        inp1_buf_0_1_42_fu_186 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_6_fu_3687_p3 <= 
        inp1_buf_0_1_34_fu_154 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_70_fu_3571_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_45_fu_198;
    inp1_buf_0_1_71_fu_3577_p3 <= 
        inp1_buf_0_1_44_fu_194 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_72_fu_3549_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_47_fu_206;
    inp1_buf_0_1_73_fu_3555_p3 <= 
        inp1_buf_0_1_46_fu_202 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_74_fu_3527_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_49_fu_214;
    inp1_buf_0_1_75_fu_3533_p3 <= 
        inp1_buf_0_1_48_fu_210 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_76_fu_3505_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_51_fu_222;
    inp1_buf_0_1_77_fu_3511_p3 <= 
        inp1_buf_0_1_50_fu_218 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_78_fu_3483_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_53_fu_230;
    inp1_buf_0_1_79_fu_3489_p3 <= 
        inp1_buf_0_1_52_fu_226 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_7_fu_3659_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_37_fu_166;
    inp1_buf_0_1_80_fu_3461_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_55_fu_238;
    inp1_buf_0_1_81_fu_3467_p3 <= 
        inp1_buf_0_1_54_fu_234 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_82_fu_3439_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_57_fu_246;
    inp1_buf_0_1_83_fu_3445_p3 <= 
        inp1_buf_0_1_56_fu_242 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_84_fu_3417_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_59_fu_254;
    inp1_buf_0_1_85_fu_3423_p3 <= 
        inp1_buf_0_1_58_fu_250 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_86_fu_3395_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_61_fu_262;
    inp1_buf_0_1_87_fu_3401_p3 <= 
        inp1_buf_0_1_60_fu_258 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_8_fu_3665_p3 <= 
        inp1_buf_0_1_36_fu_162 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_0_reg_4896;
    inp1_buf_0_1_9_fu_3637_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_39_fu_174;
    inp1_buf_0_1_fu_3725_p3 <= 
        inp1_buf_0_0_reg_4896 when (ap_reg_pp0_iter1_tmp_3_reg_4860(0) = '1') else 
        inp1_buf_0_1_63_fu_270;
    inp1_buf_load_0_phi_fu_4009_p3 <= 
        inp1_buf_0_1_33_fu_150 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_2_fu_146;
    inp1_buf_load_10_phi_fu_4169_p3 <= 
        inp1_buf_0_1_53_fu_230 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_52_fu_226;
    inp1_buf_load_11_phi_fu_4185_p3 <= 
        inp1_buf_0_1_55_fu_238 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_54_fu_234;
    inp1_buf_load_12_phi_fu_4201_p3 <= 
        inp1_buf_0_1_57_fu_246 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_56_fu_242;
    inp1_buf_load_13_phi_fu_4217_p3 <= 
        inp1_buf_0_1_59_fu_254 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_58_fu_250;
    inp1_buf_load_14_phi_fu_4233_p3 <= 
        inp1_buf_0_1_61_fu_262 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_60_fu_258;
    inp1_buf_load_15_phi_fu_4249_p3 <= 
        inp1_buf_0_1_63_fu_270 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_62_fu_266;
    inp1_buf_load_1_phi_fu_4025_p3 <= 
        inp1_buf_0_1_35_fu_158 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_34_fu_154;
    inp1_buf_load_2_phi_fu_4041_p3 <= 
        inp1_buf_0_1_37_fu_166 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_36_fu_162;
    inp1_buf_load_3_phi_fu_4057_p3 <= 
        inp1_buf_0_1_39_fu_174 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_38_fu_170;
    inp1_buf_load_4_phi_fu_4073_p3 <= 
        inp1_buf_0_1_41_fu_182 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_40_fu_178;
    inp1_buf_load_5_phi_fu_4089_p3 <= 
        inp1_buf_0_1_43_fu_190 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_42_fu_186;
    inp1_buf_load_6_phi_fu_4105_p3 <= 
        inp1_buf_0_1_45_fu_198 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_44_fu_194;
    inp1_buf_load_7_phi_fu_4121_p3 <= 
        inp1_buf_0_1_47_fu_206 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_46_fu_202;
    inp1_buf_load_8_phi_fu_4137_p3 <= 
        inp1_buf_0_1_49_fu_214 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_48_fu_210;
    inp1_buf_load_9_phi_fu_4153_p3 <= 
        inp1_buf_0_1_51_fu_222 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp1_buf_0_1_50_fu_218;
    inp2_buf_0_1_4_fu_4335_p3 <= 
        inp2_buf_0_1_9_reg_5222 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_0_1_3_reg_3177;
    inp2_buf_0_1_5_fu_3967_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_1_reg_1067;
    inp2_buf_0_1_8_fu_4341_p3 <= 
        inp2_buf_0_0_s_reg_3189 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_0_1_9_reg_5222;
    inp2_buf_10_1_4_fu_4455_p3 <= 
        inp2_buf_10_1_9_reg_5282 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_10_1_3_reg_2937;
    inp2_buf_10_1_5_fu_3827_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_10_1_1_reg_847;
    inp2_buf_10_1_8_fu_4461_p3 <= 
        inp2_buf_10_0_3_reg_2949 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_10_1_9_reg_5282;
    inp2_buf_11_1_4_fu_4467_p3 <= 
        inp2_buf_11_1_9_reg_5288 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_11_1_3_reg_2913;
    inp2_buf_11_1_5_fu_3813_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_11_1_1_reg_825;
    inp2_buf_11_1_8_fu_4473_p3 <= 
        inp2_buf_11_0_3_reg_2925 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_11_1_9_reg_5288;
    inp2_buf_12_1_4_fu_4479_p3 <= 
        inp2_buf_12_1_9_reg_5294 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_12_1_3_reg_2889;
    inp2_buf_12_1_5_fu_3799_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_12_1_1_reg_803;
    inp2_buf_12_1_8_fu_4485_p3 <= 
        inp2_buf_12_0_3_reg_2901 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_12_1_9_reg_5294;
    inp2_buf_13_1_4_fu_4491_p3 <= 
        inp2_buf_13_1_9_reg_5300 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_13_1_3_reg_2865;
    inp2_buf_13_1_5_fu_3785_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_13_1_1_reg_781;
    inp2_buf_13_1_8_fu_4497_p3 <= 
        inp2_buf_13_0_3_reg_2877 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_13_1_9_reg_5300;
    inp2_buf_14_1_4_fu_4503_p3 <= 
        inp2_buf_14_1_9_reg_5306 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_14_1_3_reg_2841;
    inp2_buf_14_1_5_fu_3771_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_14_1_1_reg_759;
    inp2_buf_14_1_8_fu_4509_p3 <= 
        inp2_buf_14_0_3_reg_2853 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_14_1_9_reg_5306;
    inp2_buf_15_1_10_fu_3946_p3 <= 
        inp2_buf_2_0_1_reg_1034 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_11_fu_3932_p3 <= 
        inp2_buf_3_0_1_reg_1012 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_12_fu_3918_p3 <= 
        inp2_buf_4_0_1_reg_990 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_13_fu_3904_p3 <= 
        inp2_buf_5_0_1_reg_968 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_14_fu_3890_p3 <= 
        inp2_buf_6_0_1_reg_946 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_15_fu_3876_p3 <= 
        inp2_buf_7_0_1_reg_924 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_16_fu_3862_p3 <= 
        inp2_buf_8_0_1_reg_902 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_17_fu_3848_p3 <= 
        inp2_buf_9_0_1_reg_880 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_18_fu_3834_p3 <= 
        inp2_buf_10_0_1_reg_858 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_19_fu_3820_p3 <= 
        inp2_buf_11_0_1_reg_836 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_20_fu_3806_p3 <= 
        inp2_buf_12_0_1_reg_814 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_21_fu_3792_p3 <= 
        inp2_buf_13_0_1_reg_792 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_22_fu_3778_p3 <= 
        inp2_buf_14_0_1_reg_770 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_24_fu_4521_p3 <= 
        inp2_buf_15_0_3_reg_2829 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_15_1_25_reg_5312;
    inp2_buf_15_1_4_fu_4515_p3 <= 
        inp2_buf_15_1_25_reg_5312 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_15_1_3_reg_2817;
    inp2_buf_15_1_5_fu_3981_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_15_1_1_reg_737;
    inp2_buf_15_1_7_fu_3988_p3 <= 
        inp2_buf_15_0_1_reg_748 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_8_fu_3974_p3 <= 
        inp2_buf_0_0_1_reg_1078 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_15_1_9_fu_3960_p3 <= 
        inp2_buf_1_0_1_reg_1056 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_0_1_10_reg_4981;
    inp2_buf_1_1_4_fu_4347_p3 <= 
        inp2_buf_1_1_9_reg_5228 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_1_1_3_reg_3153;
    inp2_buf_1_1_5_fu_3953_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_1_1_1_reg_1045;
    inp2_buf_1_1_8_fu_4353_p3 <= 
        inp2_buf_1_0_3_reg_3165 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_1_1_9_reg_5228;
    inp2_buf_2_1_4_fu_4359_p3 <= 
        inp2_buf_2_1_9_reg_5234 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_2_1_3_reg_3129;
    inp2_buf_2_1_5_fu_3939_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_2_1_1_reg_1023;
    inp2_buf_2_1_8_fu_4365_p3 <= 
        inp2_buf_2_0_3_reg_3141 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_2_1_9_reg_5234;
    inp2_buf_3_1_4_fu_4371_p3 <= 
        inp2_buf_3_1_9_reg_5240 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_3_1_3_reg_3105;
    inp2_buf_3_1_5_fu_3925_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_3_1_1_reg_1001;
    inp2_buf_3_1_8_fu_4377_p3 <= 
        inp2_buf_3_0_3_reg_3117 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_3_1_9_reg_5240;
    inp2_buf_4_1_4_fu_4383_p3 <= 
        inp2_buf_4_1_9_reg_5246 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_4_1_3_reg_3081;
    inp2_buf_4_1_5_fu_3911_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_4_1_1_reg_979;
    inp2_buf_4_1_8_fu_4389_p3 <= 
        inp2_buf_4_0_3_reg_3093 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_4_1_9_reg_5246;
    inp2_buf_5_1_4_fu_4395_p3 <= 
        inp2_buf_5_1_9_reg_5252 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_5_1_3_reg_3057;
    inp2_buf_5_1_5_fu_3897_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_5_1_1_reg_957;
    inp2_buf_5_1_8_fu_4401_p3 <= 
        inp2_buf_5_0_3_reg_3069 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_5_1_9_reg_5252;
    inp2_buf_6_1_4_fu_4407_p3 <= 
        inp2_buf_6_1_9_reg_5258 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_6_1_3_reg_3033;
    inp2_buf_6_1_5_fu_3883_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_6_1_1_reg_935;
    inp2_buf_6_1_8_fu_4413_p3 <= 
        inp2_buf_6_0_3_reg_3045 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_6_1_9_reg_5258;
    inp2_buf_7_1_4_fu_4419_p3 <= 
        inp2_buf_7_1_9_reg_5264 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_7_1_3_reg_3009;
    inp2_buf_7_1_5_fu_3869_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_7_1_1_reg_913;
    inp2_buf_7_1_8_fu_4425_p3 <= 
        inp2_buf_7_0_3_reg_3021 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_7_1_9_reg_5264;
    inp2_buf_8_1_4_fu_4431_p3 <= 
        inp2_buf_8_1_9_reg_5270 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_8_1_3_reg_2985;
    inp2_buf_8_1_5_fu_3855_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_8_1_1_reg_891;
    inp2_buf_8_1_8_fu_4437_p3 <= 
        inp2_buf_8_0_3_reg_2997 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_8_1_9_reg_5270;
    inp2_buf_9_1_4_fu_4443_p3 <= 
        inp2_buf_9_1_9_reg_5276 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_9_1_3_reg_2961;
    inp2_buf_9_1_5_fu_3841_p3 <= 
        inp2_buf_0_1_10_reg_4981 when (ap_reg_pp1_iter1_tmp_6_reg_4945(0) = '1') else 
        inp2_buf_9_1_1_reg_869;
    inp2_buf_9_1_8_fu_4449_p3 <= 
        inp2_buf_9_0_3_reg_2973 when (tmp_7_reg_5021(0) = '1') else 
        inp2_buf_9_1_9_reg_5276;
    inp2_buf_load_0_phi_fu_4017_p3 <= 
        inp2_buf_0_1_3_reg_3177 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_0_0_s_reg_3189;
    inp2_buf_load_10_phi_fu_4177_p3 <= 
        inp2_buf_10_1_3_reg_2937 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_10_0_3_reg_2949;
    inp2_buf_load_11_phi_fu_4193_p3 <= 
        inp2_buf_11_1_3_reg_2913 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_11_0_3_reg_2925;
    inp2_buf_load_124_ph_fu_4209_p3 <= 
        inp2_buf_12_1_3_reg_2889 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_12_0_3_reg_2901;
    inp2_buf_load_12_phi_fu_4033_p3 <= 
        inp2_buf_1_1_3_reg_3153 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_1_0_3_reg_3165;
    inp2_buf_load_13_phi_fu_4225_p3 <= 
        inp2_buf_13_1_3_reg_2865 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_13_0_3_reg_2877;
    inp2_buf_load_14_phi_fu_4241_p3 <= 
        inp2_buf_14_1_3_reg_2841 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_14_0_3_reg_2853;
    inp2_buf_load_15_phi_fu_4257_p3 <= 
        inp2_buf_15_1_3_reg_2817 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_15_0_3_reg_2829;
    inp2_buf_load_2_phi_fu_4049_p3 <= 
        inp2_buf_2_1_3_reg_3129 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_2_0_3_reg_3141;
    inp2_buf_load_3_phi_fu_4065_p3 <= 
        inp2_buf_3_1_3_reg_3105 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_3_0_3_reg_3117;
    inp2_buf_load_4_phi_fu_4081_p3 <= 
        inp2_buf_4_1_3_reg_3081 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_4_0_3_reg_3093;
    inp2_buf_load_5_phi_fu_4097_p3 <= 
        inp2_buf_5_1_3_reg_3057 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_5_0_3_reg_3069;
    inp2_buf_load_6_phi_fu_4113_p3 <= 
        inp2_buf_6_1_3_reg_3033 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_6_0_3_reg_3045;
    inp2_buf_load_7_phi_fu_4129_p3 <= 
        inp2_buf_7_1_3_reg_3009 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_7_0_3_reg_3021;
    inp2_buf_load_8_phi_fu_4145_p3 <= 
        inp2_buf_8_1_3_reg_2985 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_8_0_3_reg_2997;
    inp2_buf_load_9_phi_fu_4161_p3 <= 
        inp2_buf_9_1_3_reg_2961 when (tmp_7_fu_4001_p3(0) = '1') else 
        inp2_buf_9_0_3_reg_2973;
    k_1_s_fu_4265_p2 <= std_logic_vector(unsigned(k_reg_3201) + unsigned(ap_const_lv6_10));
    matrix1_fu_3339_p4 <= matrix(63 downto 2);
    qmatrix3_fu_3319_p4 <= qmatrix(63 downto 2);
    tmp_10_fu_4539_p1 <= indvar1_reg_3212(4 - 1 downto 0);
    tmp_11_fu_4543_p3 <= indvar1_reg_3212(4 downto 4);
    tmp_1_fu_3383_p1 <= indvar_reg_715(4 - 1 downto 0);
    tmp_2_fu_3349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(matrix1_fu_3339_p4),64));
    tmp_4_fu_3759_p1 <= indvar8_reg_726(4 - 1 downto 0);
    tmp_5_fu_4563_p33 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_4551_p3),6));
    tmp_7_fu_4001_p3 <= k_reg_3201(4 downto 4);
    tmp_8_fu_4551_p3 <= (tmp_10_fu_4539_p1 & tmp_11_fu_4543_p3);
    tmp_fu_3329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qmatrix3_fu_3319_p4),64));
end behav;
