

================================================================
== Vitis HLS Report for 'bfs2'
================================================================
* Date:           Sat May 31 09:38:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |       24|       24|        19|          2|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    386|    -|
|Register         |        -|    -|     731|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     731|    660|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_238_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln27_fu_212_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln28_fu_304_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln30_fu_286_p2        |         +|   0|  0|  11|           3|           2|
    |add_ln31_fu_298_p2        |         +|   0|  0|  11|           3|           3|
    |icmp_ln27_fu_206_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln28_fu_224_p2       |      icmp|   0|  0|   8|           2|           3|
    |or_ln27_fu_256_p2         |        or|   0|  0|   3|           3|           2|
    |p_r_M_value_11_fu_333_p3  |    select|   0|  0|  32|           1|          32|
    |p_r_M_value_fu_325_p3     |    select|   0|  0|  30|           1|           1|
    |select_ln27_1_fu_244_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln27_fu_230_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 146|          28|          59|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |grp_fu_162_opcode                     |  14|          3|    2|          6|
    |grp_fu_162_p0                         |  14|          3|   32|         96|
    |grp_fu_162_p1                         |  14|          3|   32|         96|
    |grp_fu_166_p0                         |  14|          3|   32|         96|
    |grp_fu_166_p1                         |  14|          3|   32|         96|
    |grp_fu_170_p0                         |  14|          3|   32|         96|
    |grp_fu_170_p1                         |  14|          3|   32|         96|
    |grp_fu_174_p0                         |  14|          3|   32|         96|
    |grp_fu_174_p1                         |  14|          3|   32|         96|
    |grp_fu_178_p0                         |  14|          3|   32|         96|
    |grp_fu_178_p1                         |  14|          3|   32|         96|
    |i_fu_62                               |   9|          2|    4|          8|
    |indvar_flatten_fu_66                  |   9|          2|    3|          6|
    |j_fu_58                               |   9|          2|    2|          4|
    |temp2_0_address0                      |  14|          3|    3|          9|
    |temp2_0_d0                            |  14|          3|   32|         96|
    |temp2_1_address0                      |  14|          3|    3|          9|
    |temp2_1_d0                            |  14|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 386|         84|  423|       1239|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln31_reg_395                  |   3|   0|    3|          0|
    |add_ln_reg_374                    |   3|   0|    3|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_62                           |   4|   0|    4|          0|
    |icmp_ln27_reg_370                 |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |   3|   0|    3|          0|
    |j_fu_58                           |   2|   0|    2|          0|
    |mul_ac_i_i_reg_422                |  32|   0|   32|          0|
    |mul_ad_i_i_reg_432                |  32|   0|   32|          0|
    |mul_bc_i_i_reg_437                |  32|   0|   32|          0|
    |mul_bd_i_i_reg_427                |  32|   0|   32|          0|
    |p_r_M_value_11_reg_417            |   8|   0|   32|         24|
    |p_r_M_value_12_reg_465            |  32|   0|   32|          0|
    |p_r_M_value_13_reg_454            |  32|   0|   32|          0|
    |p_r_M_value_14_reg_477            |  32|   0|   32|          0|
    |p_r_M_value_17_reg_483            |  32|   0|   32|          0|
    |p_r_M_value_18_reg_488            |  32|   0|   32|          0|
    |p_r_M_value_1_reg_471             |  32|   0|   32|          0|
    |p_r_M_value_reg_412               |   7|   0|   32|         25|
    |p_t_2_reg_406                     |  32|   0|   32|          0|
    |p_t_reg_400                       |  32|   0|   32|          0|
    |reg_182                           |  32|   0|   32|          0|
    |trunc_ln30_reg_379                |   1|   0|    1|          0|
    |zext_ln30_reg_442                 |   3|   0|   64|         61|
    |zext_ln31_reg_493                 |   3|   0|   64|         61|
    |add_ln31_reg_395                  |  64|  32|    3|          0|
    |add_ln_reg_374                    |  64|  32|    3|          0|
    |icmp_ln27_reg_370                 |  64|  32|    1|          0|
    |zext_ln30_reg_442                 |  64|  32|   64|         61|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 731| 128|  717|        232|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_opcode  |  out|    2|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_opcode  |  out|    2|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_opcode  |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|temp1_0_address0     |  out|    3|   ap_memory|       temp1_0|         array|
|temp1_0_ce0          |  out|    1|   ap_memory|       temp1_0|         array|
|temp1_0_q0           |   in|   32|   ap_memory|       temp1_0|         array|
|temp1_0_address1     |  out|    3|   ap_memory|       temp1_0|         array|
|temp1_0_ce1          |  out|    1|   ap_memory|       temp1_0|         array|
|temp1_0_q1           |   in|   32|   ap_memory|       temp1_0|         array|
|temp1_1_address0     |  out|    3|   ap_memory|       temp1_1|         array|
|temp1_1_ce0          |  out|    1|   ap_memory|       temp1_1|         array|
|temp1_1_q0           |   in|   32|   ap_memory|       temp1_1|         array|
|temp1_1_address1     |  out|    3|   ap_memory|       temp1_1|         array|
|temp1_1_ce1          |  out|    1|   ap_memory|       temp1_1|         array|
|temp1_1_q1           |   in|   32|   ap_memory|       temp1_1|         array|
|temp2_0_address0     |  out|    3|   ap_memory|       temp2_0|         array|
|temp2_0_ce0          |  out|    1|   ap_memory|       temp2_0|         array|
|temp2_0_we0          |  out|    1|   ap_memory|       temp2_0|         array|
|temp2_0_d0           |  out|   32|   ap_memory|       temp2_0|         array|
|temp2_1_address0     |  out|    3|   ap_memory|       temp2_1|         array|
|temp2_1_ce0          |  out|    1|   ap_memory|       temp2_1|         array|
|temp2_1_we0          |  out|    1|   ap_memory|       temp2_1|         array|
|temp2_1_d0           |  out|   32|   ap_memory|       temp2_1|         array|
+---------------------+-----+-----+------------+--------------+--------------+

