
*** Running vivado
    with args -log topL6S23.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topL6S23.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source topL6S23.tcl -notrace
Command: synth_design -top topL6S23 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 821.566 ; gain = 177.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topL6S23' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/topL6s23.v:23]
INFO: [Synth 8-6157] synthesizing module 'labVGA_clks' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:188]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:274]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:274]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:188]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:38]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'labVGA_clks' (16#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'HV_coords' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/HV_coords.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterUD15L' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/counterUD15L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD5L' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/countUD5L.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux10to5' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/8to4Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux10to5' (17#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/8to4Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'countUD5L' (19#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/countUD5L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterUD15L' (20#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/counterUD15L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HV_coords' (21#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/HV_coords.v:23]
WARNING: [Synth 8-7023] instance 'getCoords' of module 'HV_coords' has 4 connections declared, but only 3 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/topL6s23.v:47]
INFO: [Synth 8-6157] synthesizing module 'Syncs' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/Syncs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Syncs' (22#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/Syncs.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (22#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'borderHCount' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/borderHCount.v:23]
INFO: [Synth 8-6157] synthesizing module 'moddedLFSR' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/moddedLFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (23#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'moddedLFSR' (24#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/moddedLFSR.v:23]
WARNING: [Synth 8-7023] instance 'counter' of module 'counterUD15L' has 8 connections declared, but only 6 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/borderHCount.v:39]
INFO: [Synth 8-6155] done synthesizing module 'borderHCount' (25#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/borderHCount.v:23]
INFO: [Synth 8-6157] synthesizing module 'bug_mod' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/slug_mod.v:23]
WARNING: [Synth 8-7023] instance 'hcounter' of module 'counterUD15L' has 8 connections declared, but only 6 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/slug_mod.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bug_mod' (26#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/slug_mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'slug_mod' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/bug_mod.v:23]
WARNING: [Synth 8-7023] instance 'vcounter' of module 'counterUD15L' has 8 connections declared, but only 6 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/bug_mod.v:35]
WARNING: [Synth 8-7023] instance 'hcounter' of module 'counterUD15L' has 8 connections declared, but only 6 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/bug_mod.v:36]
INFO: [Synth 8-6155] done synthesizing module 'slug_mod' (27#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/bug_mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'bugfest_statemachine' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/bugfest_statemachine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bugfest_statemachine' (28#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/bugfest_statemachine.v:23]
WARNING: [Synth 8-7023] instance 'score' of module 'counterUD15L' has 8 connections declared, but only 6 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/topL6s23.v:132]
WARNING: [Synth 8-7023] instance 'twoSeconds' of module 'counterUD15L' has 8 connections declared, but only 7 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/topL6s23.v:133]
WARNING: [Synth 8-7023] instance 'qsec_sig' of module 'counterUD15L' has 8 connections declared, but only 7 given [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/topL6s23.v:134]
INFO: [Synth 8-6157] synthesizing module 'Ring_Counter' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/Ring Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ring_Counter' (29#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/Ring Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (30#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (31#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topL6S23' (32#1) [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/sources_1/new/topL6s23.v:23]
WARNING: [Synth 8-3917] design topL6S23 has port dp driven by constant 1
WARNING: [Synth 8-3917] design topL6S23 has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Syncs has unconnected port clk
WARNING: [Synth 8-3331] design topL6S23 has unconnected port btnD
WARNING: [Synth 8-3331] design topL6S23 has unconnected port btnL
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[15]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[14]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[13]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[12]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[11]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[10]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[9]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[8]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[7]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[6]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[5]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[4]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[3]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[2]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[1]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 885.707 ; gain = 241.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 885.707 ; gain = 241.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 885.707 ; gain = 241.535
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/constrs_1/imports/CSE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/constrs_1/imports/CSE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.srcs/constrs_1/imports/CSE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topL6S23_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topL6S23_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1024.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.766 ; gain = 380.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.766 ; gain = 380.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.766 ; gain = 380.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.766 ; gain = 380.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 20    
+---XORs : 
	   2 Input     15 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 165   
	   4 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topL6S23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 17    
Module countUD5L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module HV_coords 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module borderHCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
Module bug_mod 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design topL6S23 has port dp driven by constant 1
WARNING: [Synth 8-3917] design topL6S23 has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design topL6S23 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Syncs has unconnected port clk
WARNING: [Synth 8-3331] design topL6S23 has unconnected port btnD
WARNING: [Synth 8-3331] design topL6S23 has unconnected port btnL
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[15]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[14]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[13]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[12]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[11]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[10]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[9]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[8]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[7]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[6]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[5]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[4]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[3]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[2]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[1]
WARNING: [Synth 8-3331] design topL6S23 has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module topL6S23.
WARNING: [Synth 8-3332] Sequential element (vcounter/counter2/ff_4) is unused and will be removed from module slug_mod.
WARNING: [Synth 8-3332] Sequential element (counter1/ff_3) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (counter1/ff_4) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (counter2/ff_0) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (counter2/ff_1) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (counter2/ff_2) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (counter2/ff_3) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (counter2/ff_4) is unused and will be removed from module counterUD15L__9.
WARNING: [Synth 8-3332] Sequential element (hcounter/counter2/ff_4) is unused and will be removed from module bug_mod.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.766 ; gain = 380.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1024.766 ; gain = 380.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1043.188 ; gain = 399.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1043.188 ; gain = 399.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   126|
|7     |LUT1       |    34|
|8     |LUT2       |   175|
|9     |LUT3       |    83|
|10    |LUT4       |   363|
|11    |LUT5       |    71|
|12    |LUT6       |   129|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   203|
|18    |IBUF       |     4|
|19    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+---------------------------+------+
|      |Instance        |Module                     |Cells |
+------+----------------+---------------------------+------+
|1     |top             |                           |  1284|
|2     |  bug           |bug_mod                    |   133|
|3     |    hcounter    |counterUD15L_61            |    90|
|4     |      counter0  |countUD5L_63               |    38|
|5     |      counter1  |countUD5L_64               |    22|
|6     |      counter2  |countUD5L_65               |    30|
|7     |    myRandom    |LFSR_62                    |    43|
|8     |  getCoords     |HV_coords                  |   249|
|9     |    Hcounter    |counterUD15L_53            |   156|
|10    |      counter0  |countUD5L_58               |    53|
|11    |      counter1  |countUD5L_59               |    61|
|12    |      counter2  |countUD5L_60               |    42|
|13    |    Vcounter    |counterUD15L_54            |    93|
|14    |      counter0  |countUD5L_55               |    32|
|15    |      counter1  |countUD5L_56               |    39|
|16    |      counter2  |countUD5L_57               |    22|
|17    |  myState       |bugfest_statemachine       |    45|
|18    |  not_so_slow   |labVGA_clks                |    55|
|19    |    my_clk_inst |clk_wiz_0                  |     4|
|20    |    slowclk     |clkcntrl4                  |    50|
|21    |      XLXI_38   |CB4CE_MXILINX_clkcntrl4    |    12|
|22    |        I_Q0    |FTCE_MXILINX_clkcntrl4_49  |     2|
|23    |        I_Q1    |FTCE_MXILINX_clkcntrl4_50  |     2|
|24    |        I_Q2    |FTCE_MXILINX_clkcntrl4_51  |     2|
|25    |        I_Q3    |FTCE_MXILINX_clkcntrl4_52  |     2|
|26    |      XLXI_39   |CB4CE_MXILINX_clkcntrl4_35 |    12|
|27    |        I_Q0    |FTCE_MXILINX_clkcntrl4_45  |     2|
|28    |        I_Q1    |FTCE_MXILINX_clkcntrl4_46  |     2|
|29    |        I_Q2    |FTCE_MXILINX_clkcntrl4_47  |     2|
|30    |        I_Q3    |FTCE_MXILINX_clkcntrl4_48  |     2|
|31    |      XLXI_40   |CB4CE_MXILINX_clkcntrl4_36 |    12|
|32    |        I_Q0    |FTCE_MXILINX_clkcntrl4_41  |     2|
|33    |        I_Q1    |FTCE_MXILINX_clkcntrl4_42  |     2|
|34    |        I_Q2    |FTCE_MXILINX_clkcntrl4_43  |     2|
|35    |        I_Q3    |FTCE_MXILINX_clkcntrl4_44  |     2|
|36    |      XLXI_45   |CB4CE_MXILINX_clkcntrl4_37 |    12|
|37    |        I_Q0    |FTCE_MXILINX_clkcntrl4     |     2|
|38    |        I_Q1    |FTCE_MXILINX_clkcntrl4_38  |     2|
|39    |        I_Q2    |FTCE_MXILINX_clkcntrl4_39  |     2|
|40    |        I_Q3    |FTCE_MXILINX_clkcntrl4_40  |     2|
|41    |  platforms0    |borderHCount               |   118|
|42    |    counter     |counterUD15L_29            |    55|
|43    |      counter0  |countUD5L_32               |    36|
|44    |      counter1  |countUD5L_33               |    10|
|45    |      counter2  |countUD5L_34               |     9|
|46    |    randLen     |moddedLFSR_30              |    16|
|47    |      randomNum |LFSR_31                    |    16|
|48    |  platforms1    |borderHCount_0             |   119|
|49    |    counter     |counterUD15L_23            |    56|
|50    |      counter0  |countUD5L_26               |    29|
|51    |      counter1  |countUD5L_27               |    18|
|52    |      counter2  |countUD5L_28               |     9|
|53    |    randLen     |moddedLFSR_24              |    16|
|54    |      randomNum |LFSR_25                    |    16|
|55    |  platforms2    |borderHCount_1             |   118|
|56    |    counter     |counterUD15L_19            |    55|
|57    |      counter0  |countUD5L_20               |    28|
|58    |      counter1  |countUD5L_21               |    17|
|59    |      counter2  |countUD5L_22               |    10|
|60    |    randLen     |moddedLFSR                 |    16|
|61    |      randomNum |LFSR                       |    16|
|62    |  qsec_sig      |counterUD15L               |    45|
|63    |    counter0    |countUD5L_16               |    12|
|64    |    counter1    |countUD5L_17               |    23|
|65    |    counter2    |countUD5L_18               |    10|
|66    |  ringCounter   |Ring_Counter               |    15|
|67    |  score         |counterUD15L_2             |    17|
|68    |    counter0    |countUD5L_14               |    11|
|69    |    counter1    |countUD5L_15               |     6|
|70    |  selector      |Selector                   |     4|
|71    |  slug          |slug_mod                   |   273|
|72    |    hcounter    |counterUD15L_6             |   181|
|73    |      counter0  |countUD5L_11               |    54|
|74    |      counter1  |countUD5L_12               |    65|
|75    |      counter2  |countUD5L_13               |    62|
|76    |    vcounter    |counterUD15L_7             |    92|
|77    |      counter0  |countUD5L_8                |    37|
|78    |      counter1  |countUD5L_9                |    32|
|79    |      counter2  |countUD5L_10               |    23|
|80    |  twoSeconds    |counterUD15L_3             |    40|
|81    |    counter0    |countUD5L                  |    15|
|82    |    counter1    |countUD5L_4                |    15|
|83    |    counter2    |countUD5L_5                |    10|
+------+----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1053.465 ; gain = 270.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1053.465 ; gain = 409.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1053.465 ; gain = 666.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/topL6S23.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topL6S23_utilization_synth.rpt -pb topL6S23_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 12:48:21 2023...
