Quartus II Archive log --	C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4_tmp_archive.qarlog

Archive:	C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4_tmp_archive.qar
Date:		Sun Feb 28 16:25:08 2016
Quartus II 64-Bit		15.0.0 Build 145 04/22/2015 SJ Web Edition

	=========== Files Selected: ===========
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4.qsys
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4.sopcinfo
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/QSYS_lab4.cmp
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/QSYS_lab4.debuginfo
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/QSYS_lab4.qip
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/QSYS_lab4.regmap
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/QSYS_lab4.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/QSYS_lab4_hps_0_hps.svd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_fpga_interfaces.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sdc
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper_001.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_leds.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_demux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_mux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_demux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_demux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux_001.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_mux.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.qip
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.qip
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_switches.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_sysid_qsys_0.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_cvo.sdc
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.sdc
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_default_burst_converter.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_incr_burst_converter.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_reset_controller.sdc
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_reset_controller.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_wrap_burst_converter.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/credit_producer.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps.pre.xml
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_AC_ROM.hex
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_inst_ROM.hex
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0.ppf
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0.sdc
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_parameters.tcl
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_pin_map.tcl
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_report_timing.tcl
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_timing.tcl
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/alt_types.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/emif.pre.xml
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sdram_io.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sequencer.pre.c
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sequencer.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sequencer_auto.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/sequencer_defines.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/system.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/tclrpt.pre.c
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/sequencer/tclrpt.pre.h
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4.qpf
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4.qsf
C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4.v
c:/altera/15.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 149 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Sun Feb 28 16:25:14 2016
Source archive file:	C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4_tmp_archive.qar
Archive was extracted into	C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4_hps/
		 - successfully.
