/*
 * Data version: 190425_000000
 *
 * Copyright (C) 2017-2021 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#include <types/array_size.h>
#include <stddef.h>
#include <device_clk.h>
#include <config.h>
#include <resource.h>
#include <clk.h>
#include <device.h>
#include <build_assert.h>
#include <soc/device.h>
#include <soc/am65x/clk_ids.h>
#include <soc/am65x/clocks.h>
#include <soc/am65x/devices.h>
#include <soc/am65x/regs.h>
#include <soc/am65x/control.h>
#include <psc.h>

BUILD_ASSERT_GLOBAL(sizeof(dev_idx_t) == (size_t) 1, dev_idx_t_is_16bit);

#define AM6_PSC_MULTIPLE_CPT2_AGGREGATOR32_MAIN_0 0
#define AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0 0
#define AM6_PSC_PD_GP_CORE_CTL 0
#define AM6_PSC_PD_PD_CC_TOP 1
#define AM6_PSC_PD_PD_A53_0 2
#define AM6_PSC_PD_PD_A53_1 3
#define AM6_PSC_PD_PD_A53_2 4
#define AM6_PSC_PD_PD_A53_3 5
#define AM6_PSC_PD_PD_A53_CLUSTER_0 6
#define AM6_PSC_PD_PD_A53_CLUSTER_1 7
#define AM6_PSC_PD_PD_DEBUG 8
#define AM6_PSC_PD_PD_PER 9
#define AM6_PSC_PD_PD_SERDES 10
#define AM6_PSC_PD_PD_ICSSG 11
#define AM6_PSC_PD_PD_GPU 12
#define AM6_PSC_PD_PD_EMIF 13
#define AM6_PSC_LPSC_LPSC_MAIN_INFRA 0
#define AM6_PSC_LPSC_LPSC_MAIN_TEST 1
#define AM6_PSC_LPSC_LPSC_MAIN_PBIST 2
#define AM6_PSC_LPSC_LPSC_CC_TOP 5
#define AM6_PSC_LPSC_LPSC_CC_TOP_PBIST 6
#define AM6_PSC_LPSC_LPSC_A53_0 7
#define AM6_PSC_LPSC_LPSC_A53_1 8
#define AM6_PSC_LPSC_LPSC_A53_2 9
#define AM6_PSC_LPSC_LPSC_A53_3 10
#define AM6_PSC_LPSC_LPSC_A53_CLUSTER_0 11
#define AM6_PSC_LPSC_LPSC_A53_CLUSTER_0_PBIST 12
#define AM6_PSC_LPSC_LPSC_A53_CLUSTER_1 13
#define AM6_PSC_LPSC_LPSC_A53_CLUSTER_1_PBIST 14
#define AM6_PSC_LPSC_LPSC_MAIN_DEBUG 15
#define AM6_PSC_LPSC_LPSC_DSS 16
#define AM6_PSC_LPSC_LPSC_MMC 17
#define AM6_PSC_LPSC_LPSC_CAL 18
#define AM6_PSC_LPSC_LPSC_PCIE_0 19
#define AM6_PSC_LPSC_LPSC_PCIE_1 20
#define AM6_PSC_LPSC_LPSC_USB_0 21
#define AM6_PSC_LPSC_LPSC_USB_1 22
#define AM6_PSC_LPSC_LPSC_SAUL 23
#define AM6_PSC_LPSC_LPSC_PER_COMMON 24
#define AM6_PSC_LPSC_LPSC_NB 25
#define AM6_PSC_LPSC_LPSC_SERDES_0 27
#define AM6_PSC_LPSC_LPSC_SERDES_1 28
#define AM6_PSC_LPSC_LPSC_ICSSG_0 29
#define AM6_PSC_LPSC_LPSC_ICSSG_1 30
#define AM6_PSC_LPSC_LPSC_ICSSG_2 31
#define AM6_PSC_LPSC_LPSC_GPU 32
#define AM6_PSC_LPSC_LPSC_GPU_PBIST 33
#define AM6_PSC_LPSC_LPSC_EMIF_DATA 34
#define AM6_PSC_LPSC_LPSC_EMIF_CFG 35
#define AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0 1
#define AM6_PSC_PD_PD_WKUP 0
#define AM6_PSC_PD_PD_MCU 1
#define AM6_PSC_PD_PD_MCU_PULSAR 2
#define AM6_PSC_LPSC_LPSC_WKUP_COMMON 0
#define AM6_PSC_LPSC_LPSC_DMSC 1
#define AM6_PSC_LPSC_LPSC_WKUP2MCU 2
#define AM6_PSC_LPSC_LPSC_WKUP2MAIN_INFRA 3
#define AM6_PSC_LPSC_LPSC_DEBUG2DMSC 4
#define AM6_PSC_LPSC_LPSC_WKUP_GPIO 5
#define AM6_PSC_LPSC_LPSC_MCU2MAIN_INFRA 6
#define AM6_PSC_LPSC_LPSC_MCU2MAIN 7
#define AM6_PSC_LPSC_LPSC_MCU2WKUP 8
#define AM6_PSC_LPSC_LPSC_MAIN2MCU 9
#define AM6_PSC_LPSC_LPSC_MCU_COMMON 10
#define AM6_PSC_LPSC_LPSC_MCU_TEST 11
#define AM6_PSC_LPSC_LPSC_MCU_MCAN_0 12
#define AM6_PSC_LPSC_LPSC_MCU_MCAN_1 13
#define AM6_PSC_LPSC_LPSC_MCU_OSPI_0 14
#define AM6_PSC_LPSC_LPSC_MCU_OSPI_1 15
#define AM6_PSC_LPSC_LPSC_MCU_HYPERBUS 16
#define AM6_PSC_LPSC_LPSC_MCU_DEBUG 17
#define AM6_PSC_LPSC_LPSC_MCU_R5_0 19
#define AM6_PSC_LPSC_LPSC_MCU_R5_1 20

#define AM6_DEV_ADC12_GS80_MCU_0_CLOCKS 0
#define AM6_DEV_ADC12_GS80_MCU_1_CLOCKS 7
#define AM6_DEV_CAL_MAIN_0_CLOCKS 0
#define AM6_DEV_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS 2
#define AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS 14
#define AM6_DEV_CPT2_AGGREGATOR32_MAIN_0_CLOCKS 3
#define AM6_DEV_CPT2_AGGREGATOR32_MCU_0_CLOCKS 26
#define AM6_DEV_CXSTM500SS_MAIN_0_CLOCKS 4
#define AM6_DEV_DCC_MAIN_0_CLOCKS 7
#define AM6_DEV_DCC_MAIN_1_CLOCKS 19
#define AM6_DEV_DCC_MAIN_2_CLOCKS 32
#define AM6_DEV_DCC_MAIN_3_CLOCKS 45
#define AM6_DEV_DCC_MAIN_4_CLOCKS 57
#define AM6_DEV_DCC_MAIN_5_CLOCKS 69
#define AM6_DEV_DCC_MAIN_6_CLOCKS 82
#define AM6_DEV_DCC_MAIN_7_CLOCKS 95
#define AM6_DEV_DCC_MCU_0_CLOCKS 27
#define AM6_DEV_DCC_MCU_1_CLOCKS 40
#define AM6_DEV_DCC_MCU_2_CLOCKS 53
#define AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS 108
#define AM6_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS 118
#define AM6_DEV_DMSC_WKUP_0_CLOCKS 66
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS 122
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS 140
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS 158
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS 176
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS 194
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS 212
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS 230
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS 248
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS 266
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS 284
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS 302
#define AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS 320
#define AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS 73
#define AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS 83
#define AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS 93
#define AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS 103
#define AM6_DEV_ECAP_MAIN_0_CLOCKS 338
#define AM6_DEV_EHRPWM_MAIN_0_CLOCKS 339
#define AM6_DEV_EHRPWM_MAIN_1_CLOCKS 340
#define AM6_DEV_EHRPWM_MAIN_2_CLOCKS 341
#define AM6_DEV_EHRPWM_MAIN_3_CLOCKS 342
#define AM6_DEV_EHRPWM_MAIN_4_CLOCKS 343
#define AM6_DEV_EHRPWM_MAIN_5_CLOCKS 344
#define AM6_DEV_ELM_MAIN_0_CLOCKS 345
#define AM6_DEV_EMMC2SD3SS_GS80_MAIN_0_CLOCKS 346
#define AM6_DEV_EMMC4SD3SS_GS80_MAIN_0_CLOCKS 348
#define AM6_DEV_EQEP_MAIN_0_CLOCKS 350
#define AM6_DEV_EQEP_MAIN_1_CLOCKS 351
#define AM6_DEV_EQEP_MAIN_2_CLOCKS 352
#define AM6_DEV_ESM_MAIN_MAIN_0_CLOCKS 353
#define AM6_DEV_ESM_MCU_MCU_0_CLOCKS 113
#define AM6_DEV_ESM_WKUP_WKUP_0_CLOCKS 114
#define AM6_DEV_GIC500SS_MAIN_0_CLOCKS 354
#define AM6_DEV_GPIO_144_MAIN_0_CLOCKS 355
#define AM6_DEV_GPIO_144_MAIN_1_CLOCKS 356
#define AM6_DEV_GPIO_144_WKUP_0_CLOCKS 115
#define AM6_DEV_GPMC_MAIN_0_CLOCKS 357
#define AM6_DEV_GTC_R10_MAIN_0_CLOCKS 365
#define AM6_DEV_ICSS_G_MAIN_0_CLOCKS 374
#define AM6_DEV_ICSS_G_MAIN_1_CLOCKS 399
#define AM6_DEV_ICSS_G_MAIN_2_CLOCKS 424
#define AM6_DEV_K3_BOLTV2_MAIN_0_CLOCKS 451
#define AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS 455
#define AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS 460
#define AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS 468
#define AM6_DEV_K3_MAIN_EFUSE_MAIN_0_CLOCKS 477
#define AM6_DEV_K3_MAIN_PSC_WRAP_MAIN_0_CLOCKS 480
#define AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS 482
#define AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS 120
#define AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_0_CLOCKS 489
#define AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_1_CLOCKS 492
#define AM6_DEV_K3_PBIST_4C28P_WRAP_MCU_0_CLOCKS 125
#define AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS 495
#define AM6_DEV_K3_PLL_CTRL_WRAP_WKUP_0_CLOCKS 128
#define AM6_DEV_K3_SOC_49152X32_PROM_MCU_0_CLOCKS 131
#define AM6_DEV_K3_WKUP_PSC_WRAP_WKUP_0_CLOCKS 132
#define AM6_DEV_K3VTM_WKUP_0_CLOCKS 134
#define AM6_DEV_M4_DBGSUSPENDROUTER_MAIN_0_CLOCKS 500
#define AM6_DEV_M4_MAIN_CBASS_MAIN_0_CLOCKS 501
#define AM6_DEV_M4_MAIN_DBG_CBASS_MAIN_0_CLOCKS 503
#define AM6_DEV_M4_MAIN_FW_CBASS_MAIN_0_CLOCKS 505
#define AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS 507
#define AM6_DEV_M4_MAIN_INFRACLK4_ECC_AGGR_MAIN_0_CLOCKS 518
#define AM6_DEV_M4_MAINCLK2_ECC_AGGR_MAIN_0_CLOCKS 519
#define AM6_DEV_M4_MAINCLK4_ECC_AGGR_MAIN_0_CLOCKS 520
#define AM6_DEV_M4_MCU_CBASS_MCU_0_CLOCKS 136
#define AM6_DEV_M4_MCU_DBG_CBASS_MCU_0_CLOCKS 139
#define AM6_DEV_M4_MCU_FW_CBASS_MCU_0_CLOCKS 140
#define AM6_DEV_M4_MCUCLK2_ECC_AGGR_MCU_0_CLOCKS 142
#define AM6_DEV_M4_MCUCLK4_ECC_AGGR_MCU_0_CLOCKS 143
#define AM6_DEV_M4_WKUP_CBASS_WKUP_0_CLOCKS 144
#define AM6_DEV_M4_WKUP_CLK2_ECC_AGGR_WKUP_0_CLOCKS 146
#define AM6_DEV_M4_WKUP_FW_CBASS_WKUP_0_CLOCKS 147
#define AM6_DEV_MAIN2MCU_LVL_INTROUTER_MAIN_0_CLOCKS 521
#define AM6_DEV_MAIN2MCU_PLS_INTROUTER_MAIN_0_CLOCKS 522
#define AM6_DEV_MAIN_CTRL_MMR_MAIN_0_CLOCKS 523
#define AM6_DEV_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS 524
#define AM6_DEV_MAIN_PLL_MMR_MAIN_0_CLOCKS 525
#define AM6_DEV_MCANSS_MCU_0_CLOCKS 148
#define AM6_DEV_MCANSS_MCU_1_CLOCKS 154
#define AM6_DEV_MCASP_MAIN_0_CLOCKS 526
#define AM6_DEV_MCASP_MAIN_1_CLOCKS 538
#define AM6_DEV_MCASP_MAIN_2_CLOCKS 550
#define AM6_DEV_MCU_CTRL_MMR_MCU_0_CLOCKS 160
#define AM6_DEV_MCU_PLL_MMR_MCU_0_CLOCKS 161
#define AM6_DEV_MCU_SEC_MMR_MCU_0_CLOCKS 162
#define AM6_DEV_MSHSI2C_MAIN_0_CLOCKS 562
#define AM6_DEV_MSHSI2C_MAIN_1_CLOCKS 565
#define AM6_DEV_MSHSI2C_MAIN_2_CLOCKS 568
#define AM6_DEV_MSHSI2C_MAIN_3_CLOCKS 571
#define AM6_DEV_MSHSI2C_MCU_0_CLOCKS 163
#define AM6_DEV_MSHSI2C_WKUP_0_CLOCKS 166
#define AM6_DEV_MSRAM64KX64E_MCU_0_CLOCKS 171
#define AM6_DEV_MX_DFTSS_WRAP_MAIN_0_CLOCKS 574
#define AM6_DEV_NAVSS256L_MAIN_0_CLOCKS 575
#define AM6_DEV_NAVSS_MCU_MCU_0_CLOCKS 173
#define AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS 594
#define AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS 604
#define AM6_DEV_PDMA_DEBUG_MAIN_0_CLOCKS 613
#define AM6_DEV_PDMA_MAIN0_MAIN_0_CLOCKS 614
#define AM6_DEV_PDMA_MAIN1_MAIN_0_CLOCKS 615
#define AM6_DEV_PDMA_MCU0_MCU_0_CLOCKS 177
#define AM6_DEV_PDMA_MCU1_MCU_0_CLOCKS 178
#define AM6_DEV_PSRAM128X32_MCU_0_CLOCKS 179
#define AM6_DEV_PSRAM256X32E_MAIN_0_CLOCKS 616
#define AM6_DEV_MCU_ARMSS0_COMMON_CLOCKS 180
#define AM6_DEV_RTI_MAIN_0_CLOCKS 617
#define AM6_DEV_RTI_MAIN_1_CLOCKS 627
#define AM6_DEV_RTI_MAIN_2_CLOCKS 637
#define AM6_DEV_RTI_MAIN_3_CLOCKS 647
#define AM6_DEV_RTI_MCU_0_CLOCKS 181
#define AM6_DEV_RTI_MCU_1_CLOCKS 187
#define AM6_DEV_SA2_UL_MAIN_0_CLOCKS 657
#define AM6_DEV_SPI_MAIN_0_CLOCKS 660
#define AM6_DEV_SPI_MAIN_1_CLOCKS 664
#define AM6_DEV_SPI_MAIN_2_CLOCKS 668
#define AM6_DEV_SPI_MAIN_3_CLOCKS 672
#define AM6_DEV_SPI_MAIN_4_CLOCKS 676
#define AM6_DEV_SPI_MCU_0_CLOCKS 193
#define AM6_DEV_SPI_MCU_1_CLOCKS 197
#define AM6_DEV_SPI_MCU_2_CLOCKS 201
#define AM6_DEV_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS 678
#define AM6_DEV_USART_MAIN_0_CLOCKS 679
#define AM6_DEV_USART_MAIN_1_CLOCKS 681
#define AM6_DEV_USART_MAIN_2_CLOCKS 683
#define AM6_DEV_USART_MCU_0_CLOCKS 203
#define AM6_DEV_USART_WKUP_0_CLOCKS 207
#define AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS 685
#define AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS 696
#define AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS 705
#define AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS 717
#define AM6_DEV_WKUP_CTRL_MMR_WKUP_0_CLOCKS 211
#define AM6_DEV_WKUP_GPIOMUX_INTROUTER_WKUP_0_CLOCKS 212
#define AM6_DEV_BOARD_0_CLOCKS 730
#define AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS 213
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS 849
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_CPAC_0_CLOCKS 854
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_CPAC_1_CLOCKS 855
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_0_CLOCKS 856
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_1_CLOCKS 857
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_2_CLOCKS 858
#define AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_3_CLOCKS 859
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4_CLOCKS 860
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3_CLOCKS 219
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0_CLOCKS 221
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3_CLOCKS 862
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1_CLOCKS 223
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5_CLOCKS 864
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6_CLOCKS 866
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0_CLOCKS 868
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2_CLOCKS 870
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2_CLOCKS 225
#define AM6_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS 872
#define AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0_CLOCKS 227
#define AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0_CLOCKS 228
#define AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0_CLOCKS 230
#define AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0_CLOCKS 875
#define AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_CLOCKS 232
#define AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS 235
#define AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS 877
#define AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS 884
#define AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS 894

static const struct dev_data am6_dev_adc12_gs80_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_adc12_gs80_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_cal_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_CAL,
	},
	.dev_clk_idx		= AM6_DEV_CAL_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cmp_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpsw_2guss_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct soc_device_data cpt2_aggregator32_main_0_domains[] = {
	{
		.psc_idx = AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd = AM6_PSC_PD_PD_PER,
		.mod = AM6_PSC_LPSC_LPSC_DSS,
	},
	{
		.psc_idx = AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd = AM6_PSC_PD_PD_PER,
		.mod = AM6_PSC_LPSC_LPSC_CAL,
	},
	{
		.psc_idx = AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd = AM6_PSC_PD_PD_ICSSG,
		.mod = AM6_PSC_LPSC_LPSC_ICSSG_0,
	},
	{
		.psc_idx = AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd = AM6_PSC_PD_PD_ICSSG,
		.mod = AM6_PSC_LPSC_LPSC_ICSSG_1,
	},
	{
		.psc_idx = AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd = AM6_PSC_PD_PD_ICSSG,
		.mod = AM6_PSC_LPSC_LPSC_ICSSG_2,
	},
	{
		.psc_idx = PSC_DEV_NONE,
	},
};
static const struct dev_data am6_dev_cpt2_aggregator32_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_MULTIPLE,
		.mod		= AM6_PSC_MULTIPLE_CPT2_AGGREGATOR32_MAIN_0,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_AGGREGATOR32_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_aggregator32_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_AGGREGATOR32_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_cxstm500ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_DEBUG,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= AM6_DEV_CXSTM500SS_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_3_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_4_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_5_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_6_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MAIN_7_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dcc_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MCU_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_dcc_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MCU_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_dcc_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DCC_MCU_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_ddr39ss_gs80_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_EMIF,
		.mod		= AM6_PSC_LPSC_LPSC_EMIF_CFG,
	},
	.dev_clk_idx		= AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_debugss_k3_wrap_cv0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_DEBUG,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= AM6_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmsc_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_DMSC_WKUP_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_dmtimer_dmc1ms_mcu_3 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_ecap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_ECAP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_ehrpwm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EHRPWM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_ehrpwm_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EHRPWM_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_ehrpwm_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EHRPWM_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_ehrpwm_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EHRPWM_MAIN_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_ehrpwm_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EHRPWM_MAIN_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_ehrpwm_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EHRPWM_MAIN_5_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_elm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_ELM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_emmc2sd3ss_gs80_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_MMC,
	},
	.dev_clk_idx		= AM6_DEV_EMMC2SD3SS_GS80_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_emmc4sd3ss_gs80_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_MMC,
	},
	.dev_clk_idx		= AM6_DEV_EMMC4SD3SS_GS80_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_eqep_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EQEP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_eqep_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EQEP_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_eqep_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_EQEP_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_esm_main_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_ESM_MAIN_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_esm_mcu_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_ESM_MCU_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_esm_wkup_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_ESM_WKUP_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_gic500ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_GIC500SS_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_gpio_144_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_GPIO_144_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_gpio_144_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_GPIO_144_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_gpio_144_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= AM6_DEV_GPIO_144_WKUP_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_gpmc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_GPMC_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_gtc_r10_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_GTC_R10_MAIN_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_icss_g_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_ICSSG,
		.mod		= AM6_PSC_LPSC_LPSC_ICSSG_0,
	},
	.dev_clk_idx		= AM6_DEV_ICSS_G_MAIN_0_CLOCKS,
	.n_clocks		= 25,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_icss_g_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_ICSSG,
		.mod		= AM6_PSC_LPSC_LPSC_ICSSG_1,
	},
	.dev_clk_idx		= AM6_DEV_ICSS_G_MAIN_1_CLOCKS,
	.n_clocks		= 25,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_icss_g_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_ICSSG,
		.mod		= AM6_PSC_LPSC_LPSC_ICSSG_2,
	},
	.dev_clk_idx		= AM6_DEV_ICSS_G_MAIN_2_CLOCKS,
	.n_clocks		= 27,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_boltv2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_GPU,
		.mod		= AM6_PSC_LPSC_LPSC_GPU,
	},
	.dev_clk_idx		= AM6_DEV_K3_BOLTV2_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_cc_debug_cell_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_DEBUG,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_dss_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_DSS,
	},
	.dev_clk_idx		= AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_main_debug_cell_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_DEBUG,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_main_efuse_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_K3_MAIN_EFUSE_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static struct psc_data am6_k3_main_psc_wrap_main_0_data __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct psc_pd_data am6_k3_main_psc_wrap_main_0_pd_data[AM6_PSC_PD_PD_EMIF + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[AM6_PSC_PD_GP_CORE_CTL] =	{
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[AM6_PSC_PD_PD_CC_TOP] =	{
		.depends	= AM6_PSC_PD_PD_PER,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_A53_0] =		{
		.depends	= AM6_PSC_PD_PD_A53_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_A53_1] =		{
		.depends	= AM6_PSC_PD_PD_A53_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_A53_2] =		{
		.depends	= AM6_PSC_PD_PD_A53_CLUSTER_1,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_A53_3] =		{
		.depends	= AM6_PSC_PD_PD_A53_CLUSTER_1,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_A53_CLUSTER_0] = {
		.depends	= AM6_PSC_PD_PD_CC_TOP,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_A53_CLUSTER_1] = {
		.depends	= AM6_PSC_PD_PD_CC_TOP,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_DEBUG] =		{
		.depends	= AM6_PSC_PD_PD_PER,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_PER] =		{
		.flags	= PSC_PD_EXISTS,
	},
	[AM6_PSC_PD_PD_SERDES] =	{
		.depends	= AM6_PSC_PD_PD_PER,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_ICSSG] =		{
		.depends	= AM6_PSC_PD_PD_PER,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_GPU] =		{
		.depends	= AM6_PSC_PD_PD_PER,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_EMIF] =		{
		.depends	= AM6_PSC_PD_PD_PER,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
};
static struct psc_pd am6_k3_main_psc_wrap_main_0_powerdomains[ARRAY_SIZE(am6_k3_main_psc_wrap_main_0_pd_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const dev_idx_t dev_list_LPSC_main_infra[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM6_DEV_CTRL_MMR0,
	AM6_DEV_GPIOMUX_INTRTR0,
	AM6_DEV_PLL_MMR0,
	AM6_DEV_PSRAMECC0,
	AM6_DEV_EFUSE0,
	AM6_DEV_DCC5,
	AM6_DEV_MAIN2MCU_PLS_INTRTR0,
	AM6_DEV_GTC0,
	AM6_DEV_DCC1,
	AM6_DEV_DCC0,
	AM6_DEV_DCC3,
	AM6_DEV_DCC2,
	AM6_DEV_DCC4,
	AM6_DEV_DCC7,
	AM6_DEV_DCC6,
	AM6_DEV_CMPEVENT_INTRTR0,
	AM6_DEV_ESM0,
	AM6_DEV_ECC_AGGR0,
	AM6_DEV_GPIO1,
	AM6_DEV_GPIO0,
	AM6_DEV_TIMESYNC_INTRTR0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_debug[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM6_DEV_DEBUGSS0,
	AM6_DEV_MCU_DEBUGSS0,
	AM6_DEV_CCDEBUGSS0,
	AM6_DEV_DEBUGSUSPENDRTR0,
	AM6_DEV_DEBUGSS_WRAP0,
	AM6_DEV_STM0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_per_common[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM6_DEV_MCASP1,
	AM6_DEV_MCASP0,
	AM6_DEV_MCASP2,
	AM6_DEV_PDMA_DEBUG0,
	AM6_DEV_PDMA0,
	AM6_DEV_MAIN2MCU_LVL_INTRTR0,
	AM6_DEV_GPMC0,
	AM6_DEV_PDMA1,
	AM6_DEV_TIMER3,
	AM6_DEV_GIC0,
	AM6_DEV_NAVSS0,
	AM6_DEV_EHRPWM5,
	AM6_DEV_ECC_AGGR1,
	AM6_DEV_ECC_AGGR2,
	AM6_DEV_UART0,
	AM6_DEV_UART1,
	AM6_DEV_UART2,
	AM6_DEV_TIMER2,
	AM6_DEV_TIMER0,
	AM6_DEV_TIMER1,
	AM6_DEV_TIMER6,
	AM6_DEV_TIMER7,
	AM6_DEV_TIMER4,
	AM6_DEV_TIMER5,
	AM6_DEV_TIMER8,
	AM6_DEV_TIMER9,
	AM6_DEV_EHRPWM3,
	AM6_DEV_EHRPWM2,
	AM6_DEV_EHRPWM1,
	AM6_DEV_EHRPWM0,
	AM6_DEV_EHRPWM4,
	AM6_DEV_I2C0,
	AM6_DEV_I2C1,
	AM6_DEV_I2C2,
	AM6_DEV_I2C3,
	AM6_DEV_ELM0,
	AM6_DEV_ECAP0,
	AM6_DEV_EQEP1,
	AM6_DEV_EQEP0,
	AM6_DEV_EQEP2,
	AM6_DEV_MCSPI4,
	AM6_DEV_MCSPI1,
	AM6_DEV_MCSPI0,
	AM6_DEV_MCSPI3,
	AM6_DEV_MCSPI2,
	AM6_DEV_TIMER10,
	AM6_DEV_TIMER11,
	AM6_DEV_CPT2_AGGR0,
	DEV_ID_NONE,
};
static const struct lpsc_module_data am6_k3_main_psc_wrap_main_0_mod_data[AM6_PSC_LPSC_LPSC_EMIF_CFG + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[AM6_PSC_LPSC_LPSC_MAIN_INFRA] =	  {
		.powerdomain		= AM6_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_infra,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[AM6_PSC_LPSC_LPSC_MAIN_TEST] =		  {
		.powerdomain		= AM6_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_DFTSS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MAIN_PBIST] =	  {
		.powerdomain		= AM6_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PBIST0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_CC_TOP] =		  {
		.powerdomain		= AM6_PSC_PD_PD_CC_TOP,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_COMPUTE_CLUSTER_MSMC0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_CC_TOP_PBIST] =	  {
		.powerdomain		= AM6_PSC_PD_PD_CC_TOP,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_CC_TOP,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_COMPUTE_CLUSTER_PBIST0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_0] =		  {
		.powerdomain		= AM6_PSC_PD_PD_A53_0,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_0,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_RTI0,
			AM6_DEV_COMPUTE_CLUSTER_A53_0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_1] =		  {
		.powerdomain		= AM6_PSC_PD_PD_A53_1,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_0,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_RTI1,
			AM6_DEV_COMPUTE_CLUSTER_A53_1,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_2] =		  {
		.powerdomain		= AM6_PSC_PD_PD_A53_2,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_1,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_RTI2,
			AM6_DEV_COMPUTE_CLUSTER_A53_2,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_3] =		  {
		.powerdomain		= AM6_PSC_PD_PD_A53_3,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_1,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_RTI3,
			AM6_DEV_COMPUTE_CLUSTER_A53_3,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_CLUSTER_0] =	  {
		.powerdomain		= AM6_PSC_PD_PD_A53_CLUSTER_0,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_CC_TOP,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_COMPUTE_CLUSTER_CPAC0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_CLUSTER_0_PBIST] = {
		.powerdomain		= AM6_PSC_PD_PD_A53_CLUSTER_0,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_CC_TOP,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_CLUSTER_1] =	  {
		.powerdomain		= AM6_PSC_PD_PD_A53_CLUSTER_1,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_CC_TOP,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_COMPUTE_CLUSTER_CPAC1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_A53_CLUSTER_1_PBIST] = {
		.powerdomain		= AM6_PSC_PD_PD_A53_CLUSTER_1,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_1,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MAIN_DEBUG] =	  {
		.powerdomain		= AM6_PSC_PD_PD_DEBUG,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_debug,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_DEVICES_LIST,
	},
	[AM6_PSC_LPSC_LPSC_DSS] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_DSS0,
			AM6_DEV_CPT2_AGGR0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MMC] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_MMCSD0,
			AM6_DEV_MMCSD1,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_CAL] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_CAL0,
			AM6_DEV_CPT2_AGGR0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_PCIE_0] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_SERDES_0,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PCIE0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_PCIE_1] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_SERDES_1,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PCIE1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_USB_0] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_USB3SS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_USB_1] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_USB3SS1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_SAUL] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_SA2_UL0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_PER_COMMON] =	  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.lpsc_dev.dev_list	= dev_list_LPSC_per_common,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_DEVICES_LIST,
	},
	[AM6_PSC_LPSC_LPSC_NB] =		  {
		.powerdomain		= AM6_PSC_PD_PD_PER,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_CC_TOP,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_NAVSS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_SERDES_0] =		  {
		.powerdomain		= AM6_PSC_PD_PD_SERDES,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_SERDES0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_SERDES_1] =		  {
		.powerdomain		= AM6_PSC_PD_PD_SERDES,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_SERDES1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_ICSSG_0] =		  {
		.powerdomain		= AM6_PSC_PD_PD_ICSSG,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PRU_ICSSG0,
			AM6_DEV_CPT2_AGGR0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_ICSSG_1] =		  {
		.powerdomain		= AM6_PSC_PD_PD_ICSSG,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PRU_ICSSG1,
			AM6_DEV_CPT2_AGGR0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_ICSSG_2] =		  {
		.powerdomain		= AM6_PSC_PD_PD_ICSSG,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PRU_ICSSG2,
			AM6_DEV_CPT2_AGGR0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_GPU] =		  {
		.powerdomain		= AM6_PSC_PD_PD_GPU,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_GPU0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_GPU_PBIST] =		  {
		.powerdomain		= AM6_PSC_PD_PD_GPU,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_PBIST1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_EMIF_DATA] =		  {
		.powerdomain		= AM6_PSC_PD_PD_EMIF,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_EMIF_CFG,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_DUMMY_IP_LPSC_EMIF_DATA_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_EMIF_CFG] =		  {
		.powerdomain		= AM6_PSC_PD_PD_EMIF,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=	  {
			AM6_DEV_DDRSS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
};
static struct lpsc_module am6_k3_main_psc_wrap_main_0_modules[ARRAY_SIZE(am6_k3_main_psc_wrap_main_0_mod_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const u8 am6_dev_k3_main_psc_wrap_main_0_resources[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x00400000),
};
static const struct psc_drv_data am6_dev_k3_main_psc_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.data					= &am6_k3_main_psc_wrap_main_0_data,
	.pd_data				= am6_k3_main_psc_wrap_main_0_pd_data,
	.powerdomains				= am6_k3_main_psc_wrap_main_0_powerdomains,
	.pd_count				= ARRAY_SIZE(am6_k3_main_psc_wrap_main_0_pd_data),
	.mod_data				= am6_k3_main_psc_wrap_main_0_mod_data,
	.modules				= am6_k3_main_psc_wrap_main_0_modules,
	.module_count				= ARRAY_SIZE(am6_k3_main_psc_wrap_main_0_mod_data),
	.psc_idx				= 0,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= AM6_DEV_K3_MAIN_PSC_WRAP_MAIN_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_01,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= am6_dev_k3_main_psc_wrap_main_0_resources,
	},
};
static const struct dev_data am6_dev_k3_mcu_debug_cell_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_DEBUG,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_mcu_efuse_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_k3_pbist_4c28p_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_pbist_4c28p_wrap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_GPU,
		.mod		= AM6_PSC_LPSC_LPSC_GPU_PBIST,
	},
	.dev_clk_idx		= AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_1_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_pbist_4c28p_wrap_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_TEST,
	},
	.dev_clk_idx		= AM6_DEV_K3_PBIST_4C28P_WRAP_MCU_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_k3_pll_ctrl_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_pll_ctrl_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_K3_PLL_CTRL_WRAP_WKUP_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_k3_soc_49152x32_prom_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_K3_SOC_49152X32_PROM_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static struct psc_data am6_k3_wkup_psc_wrap_wkup_0_data __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct psc_pd_data am6_k3_wkup_psc_wrap_wkup_0_pd_data[AM6_PSC_PD_PD_MCU_PULSAR + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[AM6_PSC_PD_PD_WKUP] =	     {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[AM6_PSC_PD_PD_MCU] =	     {
		.depends	= AM6_PSC_PD_PD_WKUP,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM6_PSC_PD_PD_MCU_PULSAR] = {
		.depends	= AM6_PSC_PD_PD_WKUP,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
};
static struct psc_pd am6_k3_wkup_psc_wrap_wkup_0_powerdomains[ARRAY_SIZE(am6_k3_wkup_psc_wrap_wkup_0_pd_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const dev_idx_t dev_list_LPSC_wkup_common[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	AM6_DEV_WKUP_CTRL_MMR0,
	AM6_DEV_WKUP_ESM0,
	AM6_DEV_WKUP_VTM0,
	AM6_DEV_WKUP_GPIOMUX_INTRTR0,
	AM6_DEV_WKUP_ECC_AGGR0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_mcu_common[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	AM6_DEV_MCU_I2C0,
	AM6_DEV_MCU_MSRAM0,
	AM6_DEV_MCU_SEC_MMR0,
	AM6_DEV_MCU_CTRL_MMR0,
	AM6_DEV_MCU_FSS0_FSAS_0,
	AM6_DEV_MCU_ECC_AGGR0,
	AM6_DEV_MCU_ADC1,
	AM6_DEV_MCU_ADC0,
	AM6_DEV_MCU_DCC2,
	AM6_DEV_MCU_DCC0,
	AM6_DEV_MCU_DCC1,
	AM6_DEV_MCU_MCSPI2,
	AM6_DEV_MCU_MCSPI0,
	AM6_DEV_MCU_MCSPI1,
	AM6_DEV_MCU_UART0,
	AM6_DEV_MCU_TIMER3,
	AM6_DEV_MCU_TIMER2,
	AM6_DEV_MCU_TIMER1,
	AM6_DEV_MCU_TIMER0,
	AM6_DEV_MCU_ECC_AGGR1,
	AM6_DEV_MCU_NAVSS0,
	AM6_DEV_MCU_CPT2_AGGR0,
	AM6_DEV_MCU_PDMA0,
	AM6_DEV_MCU_CPSW0,
	AM6_DEV_MCU_ESM0,
	AM6_DEV_MCU_PLL_MMR0,
	AM6_DEV_MCU_PDMA1,
	DEV_ID_NONE,
};
static const struct lpsc_module_data am6_k3_wkup_psc_wrap_wkup_0_mod_data[AM6_PSC_LPSC_LPSC_MCU_R5_1 + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[AM6_PSC_LPSC_LPSC_WKUP_COMMON] =     {
		.powerdomain		= AM6_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_list	= dev_list_LPSC_wkup_common,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[AM6_PSC_LPSC_LPSC_DMSC] =	      {
		.powerdomain		= AM6_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_DMSC_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_WKUP2MCU] =	      {
		.powerdomain		= AM6_PSC_PD_PD_WKUP,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_WKUP2MCU_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_WKUP2MAIN_INFRA] = {
		.powerdomain		= AM6_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_WKUP2MAIN_INFRA_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_DEBUG2DMSC] =      {
		.powerdomain		= AM6_PSC_PD_PD_WKUP,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_DEBUG2DMSC_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_WKUP_GPIO] =	      {
		.powerdomain		= AM6_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_WKUP_UART0,
			AM6_DEV_WKUP_GPIO0,
			AM6_DEV_WKUP_I2C0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU2MAIN_INFRA] =  {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_INFRA_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU2MAIN] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM6_PSC_LPSC_LPSC_MCU2WKUP] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_MCU2WKUP_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MAIN2MCU] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM6_PSC_LPSC_LPSC_PER_COMMON,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_DUMMY_IP_LPSC_MAIN2MCU_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM6_PSC_LPSC_LPSC_MCU_COMMON] =      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.lpsc_dev.dev_list	= dev_list_LPSC_mcu_common,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_DEVICES_LIST,
	},
	[AM6_PSC_LPSC_LPSC_MCU_TEST] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_PBIST0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_MCAN_0] =      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_MCAN0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_MCAN_1] =      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_MCAN1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_OSPI_0] =      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_FSS0_OSPI_0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_OSPI_1] =      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_FSS0_OSPI_1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_HYPERBUS] =    {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_FSS0_HYPERBUS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_DEBUG] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_R5_0] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU_PULSAR,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_RTI0,
			AM6_DEV_MCU_ARMSS0_CPU0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[AM6_PSC_LPSC_LPSC_MCU_R5_1] =	      {
		.powerdomain		= AM6_PSC_PD_PD_MCU_PULSAR,
		.depends_psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.depends		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
		.lpsc_dev.dev_array	=     {
			AM6_DEV_MCU_RTI1,
			AM6_DEV_MCU_ARMSS0_CPU1,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
};
static struct lpsc_module am6_k3_wkup_psc_wrap_wkup_0_modules[ARRAY_SIZE(am6_k3_wkup_psc_wrap_wkup_0_mod_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const u8 am6_dev_k3_wkup_psc_wrap_wkup_0_resources[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x42000000),
};
static const struct psc_drv_data am6_dev_k3_wkup_psc_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.data					= &am6_k3_wkup_psc_wrap_wkup_0_data,
	.pd_data				= am6_k3_wkup_psc_wrap_wkup_0_pd_data,
	.powerdomains				= am6_k3_wkup_psc_wrap_wkup_0_powerdomains,
	.pd_count				= ARRAY_SIZE(am6_k3_wkup_psc_wrap_wkup_0_pd_data),
	.mod_data				= am6_k3_wkup_psc_wrap_wkup_0_mod_data,
	.modules				= am6_k3_wkup_psc_wrap_wkup_0_modules,
	.module_count				= ARRAY_SIZE(am6_k3_wkup_psc_wrap_wkup_0_mod_data),
	.psc_idx				= 1,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= AM6_DEV_K3_WKUP_PSC_WRAP_WKUP_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_00,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= am6_dev_k3_wkup_psc_wrap_wkup_0_resources,
	},
};
static const struct dev_data am6_dev_k3vtm_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_K3VTM_WKUP_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_dbgsuspendrouter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_DEBUG,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= AM6_DEV_M4_DBGSUSPENDROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_main_cbass_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAIN_CBASS_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_main_dbg_cbass_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAIN_DBG_CBASS_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_main_fw_cbass_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAIN_FW_CBASS_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_main_infra_cbass_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_main_infraclk4_ecc_aggr_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAIN_INFRACLK4_ECC_AGGR_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_mainclk2_ecc_aggr_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAINCLK2_ECC_AGGR_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_mainclk4_ecc_aggr_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_M4_MAINCLK4_ECC_AGGR_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_m4_mcu_cbass_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MCU_CBASS_MCU_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_mcu_dbg_cbass_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MCU_DBG_CBASS_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_mcu_fw_cbass_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_MCU_FW_CBASS_MCU_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_mcuclk2_ecc_aggr_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_M4_MCUCLK2_ECC_AGGR_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_mcuclk4_ecc_aggr_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_M4_MCUCLK4_ECC_AGGR_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_wkup_cbass_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_WKUP_CBASS_WKUP_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_wkup_clk2_ecc_aggr_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_M4_WKUP_CLK2_ECC_AGGR_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_m4_wkup_fw_cbass_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_M4_WKUP_FW_CBASS_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_main2mcu_lvl_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MAIN2MCU_LVL_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_main2mcu_pls_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_MAIN2MCU_PLS_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_main_ctrl_mmr_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_MAIN_CTRL_MMR_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_main_gpiomux_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_main_pll_mmr_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_MAIN_PLL_MMR_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcanss_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_MCAN_0,
	},
	.dev_clk_idx		= AM6_DEV_MCANSS_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcanss_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_MCAN_1,
	},
	.dev_clk_idx		= AM6_DEV_MCANSS_MCU_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcasp_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MCASP_MAIN_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcasp_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MCASP_MAIN_1_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcasp_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MCASP_MAIN_2_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcu_ctrl_mmr_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MCU_CTRL_MMR_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcu_pll_mmr_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MCU_PLL_MMR_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcu_sec_mmr_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MCU_SEC_MMR_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mshsi2c_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MSHSI2C_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mshsi2c_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MSHSI2C_MAIN_1_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mshsi2c_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MSHSI2C_MAIN_2_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mshsi2c_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MSHSI2C_MAIN_3_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mshsi2c_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MSHSI2C_MCU_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mshsi2c_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= AM6_DEV_MSHSI2C_WKUP_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_msram64kx64e_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_MSRAM64KX64E_MCU_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mx_dftss_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_TEST,
	},
	.dev_clk_idx		= AM6_DEV_MX_DFTSS_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss256l_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_NB,
	},
	.dev_clk_idx		= AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss_mcu_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_NAVSS_MCU_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_pcie_g3x2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PCIE_0,
	},
	.dev_clk_idx		= AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_pcie_g3x2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PCIE_1,
	},
	.dev_clk_idx		= AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_pdma_debug_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_PDMA_DEBUG_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_pdma_main0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_PDMA_MAIN0_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_pdma_main1_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_PDMA_MAIN1_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_pdma_mcu0_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_PDMA_MCU0_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_pdma_mcu1_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_PDMA_MCU1_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_psram128x32_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_PSRAM128X32_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_psram256x32e_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_PSRAM256X32E_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcu_armss0_common __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_MCU_ARMSS0_COMMON_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_rti_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_0,
		.mod		= AM6_PSC_LPSC_LPSC_A53_0,
	},
	.dev_clk_idx		= AM6_DEV_RTI_MAIN_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_rti_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_1,
		.mod		= AM6_PSC_LPSC_LPSC_A53_1,
	},
	.dev_clk_idx		= AM6_DEV_RTI_MAIN_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_rti_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_2,
		.mod		= AM6_PSC_LPSC_LPSC_A53_2,
	},
	.dev_clk_idx		= AM6_DEV_RTI_MAIN_2_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_rti_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_3,
		.mod		= AM6_PSC_LPSC_LPSC_A53_3,
	},
	.dev_clk_idx		= AM6_DEV_RTI_MAIN_3_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_rti_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU_PULSAR,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_R5_0,
	},
	.dev_clk_idx		= AM6_DEV_RTI_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_rti_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU_PULSAR,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_R5_1,
	},
	.dev_clk_idx		= AM6_DEV_RTI_MCU_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_sa2_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_SAUL,
	},
	.dev_clk_idx		= AM6_DEV_SA2_UL_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_spi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_spi_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_spi_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_spi_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_spi_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MAIN_4_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_spi_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_spi_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MCU_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_spi_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_SPI_MCU_2_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_timesync_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_GP_CORE_CTL,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN_INFRA,
	},
	.dev_clk_idx		= AM6_DEV_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_usart_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_USART_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_usart_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_USART_MAIN_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_usart_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_PER_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_USART_MAIN_2_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_usart_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_USART_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_usart_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= AM6_DEV_USART_WKUP_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_usb3ss2p0_gs80_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_USB_0,
	},
	.dev_clk_idx		= AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_usb3ss2p0_gs80_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_PER,
		.mod		= AM6_PSC_LPSC_LPSC_USB_1,
	},
	.dev_clk_idx		= AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_wiz8b2m4vsb_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_SERDES,
		.mod		= AM6_PSC_LPSC_LPSC_SERDES_0,
	},
	.dev_clk_idx		= AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_wiz8b2m4vsb_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_SERDES,
		.mod		= AM6_PSC_LPSC_LPSC_SERDES_1,
	},
	.dev_clk_idx		= AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_wkup_ctrl_mmr_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_WKUP_CTRL_MMR_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_wkup_gpiomux_introuter_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP_COMMON,
	},
	.dev_clk_idx		= AM6_DEV_WKUP_GPIOMUX_INTROUTER_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_board_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_BOARD_0_CLOCKS,
	.n_clocks		= 119,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcu_armss0_cpu0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU_PULSAR,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_R5_0,
	},
	.dev_clk_idx		= AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_wkup_dmsc0_cortex_m3_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_cpts0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mailbox0_cluster11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_mcrc0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_pvu0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_pvu1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_udmass_inta0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_modss_inta0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_modss_inta1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_intr_router_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_timer_mgr0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_timer_mgr1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_proxy0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_ringacc0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_navss0_udmap0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcu_navss0_intr_aggr_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcu_navss0_intr_router_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcu_navss0_proxy0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcu_navss0_mcrc0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcu_navss0_udmap0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mcu_navss0_ringacc0 __attribute__((__section__(".const.devgroup.DMSC_INTERNAL"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_DMSC,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_msmc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_CC_TOP,
		.mod		= AM6_PSC_LPSC_LPSC_CC_TOP,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_pbist_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_CC_TOP,
		.mod		= AM6_PSC_LPSC_LPSC_CC_TOP_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_CLUSTER_0,
		.mod		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_0,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_CPAC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_pbist_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_CLUSTER_0,
		.mod		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_0_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_CLUSTER_1,
		.mod		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_1,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_CPAC_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_pbist_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_CLUSTER_1,
		.mod		= AM6_PSC_LPSC_LPSC_A53_CLUSTER_1_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_a53_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_0,
		.mod		= AM6_PSC_LPSC_LPSC_A53_0,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_a53_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_1,
		.mod		= AM6_PSC_LPSC_LPSC_A53_1,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_a53_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_2,
		.mod		= AM6_PSC_LPSC_LPSC_A53_2,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_compute_cluster_am65x_tb_vdc_main_a53_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_A53_3,
		.mod		= AM6_PSC_LPSC_LPSC_A53_3,
	},
	.dev_clk_idx		= AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_main_navsramlo_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_mcu_export_slv_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_main_navsramhi_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_main_navddrhi_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_main_navddrlo_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_main_CAL0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_main_DSS_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_oldi_tx_core_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_k3_arm_atb_funnel_3_32_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_icemelter_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_k3_led_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_vdc_data_vbusm_64b_ref_main2mcu __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_data_vbusm_64b_ref_mcu2main __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_vdc_nav_psil_128b_ref_main2mcu __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_gs80prg_soc_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_gs80prg_mcu_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mx_wakeup_reset_sync_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_mx_efuse_main_chain_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mx_efuse_mcu_chain_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_WKUP2MCU_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP2MCU,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_WKUP2MAIN_INFRA_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_WKUP2MAIN_INFRA,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_DEBUG2DMSC_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_DEBUG2DMSC,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_DMSC_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_WKUP,
		.mod		= AM6_PSC_LPSC_LPSC_DMSC,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_MCU2MAIN_INFRA_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU2MAIN_INFRA,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_MCU2MAIN_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU2MAIN,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_MCU2WKUP_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU2WKUP,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_MAIN2MCU_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MAIN2MCU,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_DUMMY_IP_LPSC_EMIF_DATA_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM6_PSC_PD_PD_EMIF,
		.mod		= AM6_PSC_LPSC_LPSC_EMIF_DATA,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_mcu_armss0_cpu1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU_PULSAR,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_R5_1,
	},
	.dev_clk_idx		= AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am6_dev_fss_mcu_0_fsas_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_fss_mcu_0_hyperbus_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_HYPERBUS,
	},
	.dev_clk_idx		= AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_fss_mcu_0_ospi_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_OSPI_0,
	},
	.dev_clk_idx		= AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am6_dev_fss_mcu_0_ospi_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM6_PSC_INST_K3_WKUP_PSC_WRAP_WKUP_0,
		.pd		= AM6_PSC_PD_PD_MCU,
		.mod		= AM6_PSC_LPSC_LPSC_MCU_OSPI_1,
	},
	.dev_clk_idx		= AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};

static const struct dev_clk_data MCU_WAKEUP_dev_clk_data[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	DEV_CLK_MUX(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_ADC_CLK,
		    CLK_AM6_CLOCKMUX_MCU_ADC_CLKSEL_BUS_OUT0,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_ADC_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_ADC_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,  1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_ADC_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,  1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_ADC_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,		       1,
		       3),
	DEV_CLK(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_ADC12_GS80_MCU_0_CLOCKS,			       AM6_DEV_MCU_ADC0_BUS_SYS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_ADC_CLK,
		    CLK_AM6_CLOCKMUX_MCU_ADC_CLKSEL_BUS_OUT1,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_ADC_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_ADC_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,  1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_ADC_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,  1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_ADC_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,		       1,
		       3),
	DEV_CLK(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_ADC12_GS80_MCU_1_CLOCKS,			       AM6_DEV_MCU_ADC1_BUS_SYS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_RGMII_MHZ_50_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_GMII1_MT_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		10),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_CPTS_RFT_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_GMII_RFT_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		2),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_RGMII_MHZ_5_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		50),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_RGMII_MHZ_250_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_GMII1_MR_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		10),
	DEV_CLK(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_CPPI_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_RMII_MHZ_50_CLK,
		    CLK_AM6_CLOCKMUX_MCU_RMII_REFCLK_MUX_BUS_OUT0,	       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_RMII_MHZ_50_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,	       5,
		       0),
	DEV_CLK_PARENT(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_RMII_MHZ_50_CLK_PARENT_BOARD_0_BUS_MCU_RMII1_REFCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_RMII1_REFCLK_OUT,	       1,
		       1),
	DEV_CLK_OUTPUT(AM6_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPSW0_BUS_CPTS_GENF0_0,
		       CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0),
	DEV_CLK(AM6_DEV_CPT2_AGGREGATOR32_MCU_0_CLOCKS,			       AM6_DEV_MCU_CPT2_AGGR0_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_INPUT01_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_0_CLOCKS,				       AM6_DEV_MCU_DCC0_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_INPUT01_CLK,
		CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_1_CLOCKS,				       AM6_DEV_MCU_DCC1_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_RGMII1_TCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_INPUT10_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_RMII1_REFCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MCU_2_CLOCKS,				       AM6_DEV_MCU_DCC2_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_FUNC_32K_RT_CLK,
		CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		1),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_FUNC_MOSC_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_SEC_EFC_FCLK,
		CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC3_CTL_FCLK,
		1),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_FUNC_32K_RC_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_EXT_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_DMSC_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_DMSC0_BUS_DAP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			       AM6_DEV_MCU_TIMER0_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT0,		       1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,	       1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,		       1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,		       1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,
		       CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,	       1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		       AM6_DEV_MCU_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       7),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,			       AM6_DEV_MCU_TIMER1_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT1,		       1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,	       1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,		       1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,		       1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,
		       CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,	       1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		       AM6_DEV_MCU_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       7),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			       AM6_DEV_MCU_TIMER2_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT2,		       1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,	       1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,		       1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,		       1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,
		       CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,	       1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		       AM6_DEV_MCU_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       7),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,			       AM6_DEV_MCU_TIMER3_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT3,		       1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,	       1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,		       1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,		       1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,
		       CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0,	       1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		       AM6_DEV_MCU_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       7),
	DEV_CLK(AM6_DEV_ESM_MCU_MCU_0_CLOCKS,				       AM6_DEV_MCU_ESM0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_ESM_WKUP_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_ESM0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_GPIO_144_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_GPIO0_BUS_MMR_CLK,
		    CLK_AM6_CLOCKMUX_WKUP_GPIO_CLKMUX_BUS_OUT0,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_GPIO_144_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_GPIO0_BUS_MMR_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK4,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  4,
		       0),
	DEV_CLK_PARENT(AM6_DEV_GPIO_144_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_GPIO0_BUS_MMR_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK4_DUP0,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  4,
		       1),
	DEV_CLK_PARENT(AM6_DEV_GPIO_144_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_GPIO0_BUS_MMR_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_GPIO_144_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_GPIO0_BUS_MMR_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       3),
	DEV_CLK(AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS,			       AM6_DEV_MCU_EFUSE0_BUS_VBUSP_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		8),
	DEV_CLK_OUTPUT(AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS,		       AM6_DEV_MCU_EFUSE0_BUS_EFC3_CTL_FCLK,
		       CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC3_CTL_FCLK),
	DEV_CLK_OUTPUT(AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS,		       AM6_DEV_MCU_EFUSE0_BUS_EFC2_CTL_FCLK,
		       CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC2_CTL_FCLK),
	DEV_CLK_OUTPUT(AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS,		       AM6_DEV_MCU_EFUSE0_BUS_EFC1_CTL_FCLK,
		       CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC1_CTL_FCLK),
	DEV_CLK_OUTPUT(AM6_DEV_K3_MCU_EFUSE_MCU_0_CLOCKS,		       AM6_DEV_MCU_EFUSE0_BUS_EFC0_CTL_FCLK,
		       CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC0_CTL_FCLK),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MCU_0_CLOCKS,		       AM6_DEV_MCU_PBIST0_BUS_CLK2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MCU_0_CLOCKS,		       AM6_DEV_MCU_PBIST0_BUS_CLK1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MCU_0_CLOCKS,		       AM6_DEV_MCU_PBIST0_BUS_CLK4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_PLL_CTRL_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_PLLCTRL0_BUS_VBUS_SLV_REFCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_PLL_CTRL_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_PLLCTRL0_BUS_PLL_CLKOUT_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_PLL_CTRL_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_PLLCTRL0_BUS_PLL_REFCLK_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_SOC_49152X32_PROM_MCU_0_CLOCKS,		       AM6_DEV_MCU_ROM0_BUS_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_WKUP_PSC_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_PSC0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_WKUP_PSC_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_PSC0_BUS_SLOW_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(AM6_DEV_K3VTM_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_VTM0_BUS_FIX_REF_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_K3VTM_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_VTM0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MCU_CBASS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CBASS0_BUS_MCU_SYSCLK0_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MCU_CBASS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CBASS0_BUS_MCU_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MCU_CBASS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CBASS0_BUS_MCU_SYSCLK0_8_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		8),
	DEV_CLK(AM6_DEV_M4_MCU_DBG_CBASS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CBASS_DEBUG0_BUS_MCU_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MCU_FW_CBASS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CBASS_FW0_BUS_MCU_SYSCLK0_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MCU_FW_CBASS_MCU_0_CLOCKS,			       AM6_DEV_MCU_CBASS_FW0_BUS_MCU_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MCUCLK2_ECC_AGGR_MCU_0_CLOCKS,		       AM6_DEV_MCU_ECC_AGGR0_BUS_AGGR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MCUCLK4_ECC_AGGR_MCU_0_CLOCKS,		       AM6_DEV_MCU_ECC_AGGR1_BUS_AGGR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_WKUP_CBASS_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_CBASS0_BUS_WKUP_MCU_PLL_OUT_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_WKUP_CBASS_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_CBASS0_BUS_WKUP_MCU_PLL_OUT_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_WKUP_CLK2_ECC_AGGR_WKUP_0_CLOCKS,		       AM6_DEV_WKUP_ECC_AGGR0_BUS_AGGR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_WKUP_FW_CBASS_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_CBASS_FW0_BUS_WKUP_MCU_PLL_OUT_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_MCANSS_MCU_0_CLOCKS,				       AM6_DEV_MCU_MCAN0_BUS_MCANSS_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_MCANSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_MCAN0_BUS_MCANSS_CCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_MCAN_CLKSEL_BUS_OUT0,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_MCAN0_BUS_MCANSS_CCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,  1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_MCAN0_BUS_MCANSS_CCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK2,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,  2,
		       1),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_MCAN0_BUS_MCANSS_CCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK2,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,  2,
		       2),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_0_CLOCKS,			       AM6_DEV_MCU_MCAN0_BUS_MCANSS_CCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       3),
	DEV_CLK(AM6_DEV_MCANSS_MCU_1_CLOCKS,				       AM6_DEV_MCU_MCAN1_BUS_MCANSS_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_MCANSS_MCU_1_CLOCKS,			       AM6_DEV_MCU_MCAN1_BUS_MCANSS_CCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_MCAN_CLKSEL_BUS_OUT1,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_1_CLOCKS,			       AM6_DEV_MCU_MCAN1_BUS_MCANSS_CCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,  1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_1_CLOCKS,			       AM6_DEV_MCU_MCAN1_BUS_MCANSS_CCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK2,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,  2,
		       1),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_1_CLOCKS,			       AM6_DEV_MCU_MCAN1_BUS_MCANSS_CCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK2,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,  2,
		       2),
	DEV_CLK_PARENT(AM6_DEV_MCANSS_MCU_1_CLOCKS,			       AM6_DEV_MCU_MCAN1_BUS_MCANSS_CCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       3),
	DEV_CLK(AM6_DEV_MCU_CTRL_MMR_MCU_0_CLOCKS,			       AM6_DEV_MCU_CTRL_MMR0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MCU_PLL_MMR_MCU_0_CLOCKS,			       AM6_DEV_MCU_PLL_MMR0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MCU_SEC_MMR_MCU_0_CLOCKS,			       AM6_DEV_MCU_SEC_MMR0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSHSI2C_MCU_0_CLOCKS,				       AM6_DEV_MCU_I2C0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSHSI2C_MCU_0_CLOCKS,				       AM6_DEV_MCU_I2C0_BUS_PISYS_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_MSHSI2C_MCU_0_CLOCKS,			       AM6_DEV_MCU_I2C0_BUS_PISCL,
		       CLK_AM6_MSHSI2C_MCU_0_BUS_PISCL),
	DEV_CLK(AM6_DEV_MSHSI2C_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_I2C0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_MSHSI2C_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_I2C0_BUS_PISYS_CLK,
		    CLK_AM6_CLOCKMUX_WKUP_I2C_PICLK_SEL_BUS_OUT0,	       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_MSHSI2C_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_I2C0_BUS_PISYS_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,  1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MSHSI2C_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_I2C0_BUS_PISYS_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       1),
	DEV_CLK_OUTPUT(AM6_DEV_MSHSI2C_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_I2C0_BUS_PISCL,
		       CLK_AM6_MSHSI2C_WKUP_0_BUS_PISCL),
	DEV_CLK(AM6_DEV_MSRAM64KX64E_MCU_0_CLOCKS,			       AM6_DEV_MCU_MSRAM0_BUS_CCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSRAM64KX64E_MCU_0_CLOCKS,			       AM6_DEV_MCU_MSRAM0_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS_MCU_MCU_0_CLOCKS,				       AM6_DEV_MCU_NAVSS0_BUS_MODSS_VD2CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS_MCU_MCU_0_CLOCKS,				       AM6_DEV_MCU_NAVSS0_BUS_PDMA_MCU1CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_NAVSS_MCU_MCU_0_CLOCKS,				       AM6_DEV_MCU_NAVSS0_BUS_CPSW0CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS_MCU_MCU_0_CLOCKS,				       AM6_DEV_MCU_NAVSS0_BUS_UDMASS_VD2CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_PDMA_MCU0_MCU_0_CLOCKS,				       AM6_DEV_MCU_PDMA0_BUS_VCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_PDMA_MCU1_MCU_0_CLOCKS,				       AM6_DEV_MCU_PDMA1_BUS_VCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_PSRAM128X32_MCU_0_CLOCKS,			       AM6_DEV_MCU_PSRAM0_BUS_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MCU_ARMSS0_COMMON_CLOCKS,			       AM6_DEV_MCU_ARMSS0_BUS_INTERFACE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_RTI_MCU_0_CLOCKS,				       AM6_DEV_MCU_RTI0_BUS_RTI_CLK,
		    CLK_AM6_CLOCKMUX_MCU_WWD_CLKSEL_BUS_OUT0,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_0_CLOCKS,			       AM6_DEV_MCU_RTI0_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_0_CLOCKS,			       AM6_DEV_MCU_RTI0_BUS_RTI_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,		       1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_0_CLOCKS,			       AM6_DEV_MCU_RTI0_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_0_CLOCKS,			       AM6_DEV_MCU_RTI0_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       3),
	DEV_CLK(AM6_DEV_RTI_MCU_0_CLOCKS,				       AM6_DEV_MCU_RTI0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_RTI_MCU_1_CLOCKS,				       AM6_DEV_MCU_RTI1_BUS_RTI_CLK,
		    CLK_AM6_CLOCKMUX_MCU_WWD_CLKSEL_BUS_OUT1,		       1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_1_CLOCKS,			       AM6_DEV_MCU_RTI1_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_1_CLOCKS,			       AM6_DEV_MCU_RTI1_BUS_RTI_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,		       1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_1_CLOCKS,			       AM6_DEV_MCU_RTI1_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_RTI_MCU_1_CLOCKS,			       AM6_DEV_MCU_RTI1_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,   1,
		       3),
	DEV_CLK(AM6_DEV_RTI_MCU_1_CLOCKS,				       AM6_DEV_MCU_RTI1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_SPI_MCU_0_CLOCKS,				       AM6_DEV_MCU_MCSPI0_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_SPI_MCU_0_CLOCKS,				       AM6_DEV_MCU_MCSPI0_BUS_IO_CLKSPII_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_SPI0CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_SPI_MCU_0_CLOCKS,				       AM6_DEV_MCU_MCSPI0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_SPI_MCU_0_CLOCKS,			       AM6_DEV_MCU_MCSPI0_BUS_IO_CLKSPIO_CLK,
		       CLK_AM6_SPI_MCU_0_BUS_IO_CLKSPIO_CLK),
	DEV_CLK(AM6_DEV_SPI_MCU_1_CLOCKS,				       AM6_DEV_MCU_MCSPI1_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_SPI_MCU_1_CLOCKS,				       AM6_DEV_MCU_MCSPI1_BUS_IO_CLKSPII_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_SPI1CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_SPI_MCU_1_CLOCKS,				       AM6_DEV_MCU_MCSPI1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_SPI_MCU_1_CLOCKS,			       AM6_DEV_MCU_MCSPI1_BUS_IO_CLKSPIO_CLK,
		       CLK_AM6_SPI_MCU_1_BUS_IO_CLKSPIO_CLK),
	DEV_CLK(AM6_DEV_SPI_MCU_2_CLOCKS,				       AM6_DEV_MCU_MCSPI2_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_SPI_MCU_2_CLOCKS,				       AM6_DEV_MCU_MCSPI2_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_USART_MCU_0_CLOCKS,				       AM6_DEV_MCU_UART0_BUS_FCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_USART_FCLKSEL_BUS_OUT0,	       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_USART_MCU_0_CLOCKS,			       AM6_DEV_MCU_UART0_BUS_FCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,  1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_USART_MCU_0_CLOCKS,			       AM6_DEV_MCU_UART0_BUS_FCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,	       5,
		       1),
	DEV_CLK(AM6_DEV_USART_MCU_0_CLOCKS,				       AM6_DEV_MCU_UART0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_USART_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_UART0_BUS_FCLK_CLK,
		    CLK_AM6_CLOCKMUX_WKUP_USART_MCUPLLBYPASS_CLKSEL_BUS_OUT0,  1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_USART_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_UART0_BUS_FCLK_CLK_PARENT_CLOCKMUX_WKUPUSART_CLK_SEL_BUS_OUT0,
		       CLK_AM6_CLOCKMUX_WKUPUSART_CLK_SEL_BUS_OUT0,	       1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_USART_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_UART0_BUS_FCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,	       1,
		       1),
	DEV_CLK(AM6_DEV_USART_WKUP_0_CLOCKS,				       AM6_DEV_WKUP_UART0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_WKUP_CTRL_MMR_WKUP_0_CLOCKS,			       AM6_DEV_WKUP_CTRL_MMR0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_WKUP_GPIOMUX_INTROUTER_WKUP_0_CLOCKS,		       AM6_DEV_WKUP_GPIOMUX_INTRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU0_BUS_INTERFACE_PHASE,
		    CLK_AM6_CLOCKMUX_MCU_R5_PHASE_MUX_BUS_OUT0,		       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU0_BUS_INTERFACE_PHASE_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       0),
	DEV_CLK(AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,				       AM6_DEV_MCU_ARMSS0_CPU0_BUS_INTERFACE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU0_BUS_CPU_CLK,
		    CLK_AM6_CLOCKMUX_MCU_R5_CPU_CLOCK_MUX_BUS_OUT0,	       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU0_BUS_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCU_ARMSS0_CPU0_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU0_BUS_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       1),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3_CLOCKS,		       AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3_CLOCKS,		       AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0_CLOCKS,	       AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0_CLOCKS,	       AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1_CLOCKS,		       AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1_CLOCKS,		       AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2_CLOCKS,		       AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2_CLOCKS,		       AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0_CLOCKS,		       AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0_BUS_DBG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0_BUS_OSC_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0_BUS_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0_BUS_OSC_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0_CLOCKS,			       AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0_BUS_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_CLOCKS,		       AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_BUS_UNDEFINEDCHAIN0_FCLK,
		CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC0_CTL_FCLK,
		1),
	DEV_CLK(AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_CLOCKS,		       AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_BUS_UNDEFINEDCHAIN1_FCLK,
		CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC1_CTL_FCLK,
		1),
	DEV_CLK(AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_CLOCKS,		       AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0_BUS_UNDEFINEDCHAIN2_FCLK,
		CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC2_CTL_FCLK,
		1),
	DEV_CLK_MUX(AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU1_BUS_INTERFACE_PHASE,
		    CLK_AM6_CLOCKMUX_MCU_R5_PHASE_MUX_BUS_OUT1,		       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU1_BUS_INTERFACE_PHASE_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       0),
	DEV_CLK(AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,				       AM6_DEV_MCU_ARMSS0_CPU1_BUS_INTERFACE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU1_BUS_CPU_CLK,
		    CLK_AM6_CLOCKMUX_MCU_R5_CPU_CLOCK_MUX_BUS_OUT1,	       1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU1_BUS_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCU_ARMSS0_CPU1_CLOCKS,			       AM6_DEV_MCU_ARMSS0_CPU1_BUS_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK2,
		       CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,  2,
		       1),
};
static struct dev_clk MCU_WAKEUP_dev_clk[ARRAY_SIZE(MCU_WAKEUP_dev_clk_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct dev_clk_data MAIN_dev_clk_data[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	DEV_CLK(AM6_DEV_CAL_MAIN_0_CLOCKS,						 AM6_DEV_CAL0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CAL_MAIN_0_CLOCKS,						 AM6_DEV_CAL0_BUS_CP_C_CLK,
		CLK_AM6_BOARD_0_BUS_CCDC0_PCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS,				 AM6_DEV_CMPEVENT_INTRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_CPT2_AGGREGATOR32_MAIN_0_CLOCKS,				 AM6_DEV_CPT2_AGGR0_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CXSTM500SS_MAIN_0_CLOCKS,					 AM6_DEV_STM0_BUS_ATB_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CXSTM500SS_MAIN_0_CLOCKS,					 AM6_DEV_STM0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_CXSTM500SS_MAIN_0_CLOCKS,					 AM6_DEV_STM0_BUS_CORE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_0_CLOCKS,						 AM6_DEV_DCC0_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP1AHCLKR_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP0ACLKR_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP1AHCLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP0AHCLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP0AHCLKR_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP0ACLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP1ACLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_1_CLOCKS,						 AM6_DEV_DCC1_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP1ACLKR_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP2AHCLKR_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP2AHCLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP2ACLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_2_CLOCKS,						 AM6_DEV_DCC2_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP2ACLKR_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_CCDC0_PCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_BOARD_0_BUS_MCASP0ACLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_3_CLOCKS,						 AM6_DEV_DCC3_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_BOARD_0_BUS_WKUP_TCK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_4_CLOCKS,						 AM6_DEV_DCC4_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII0_TXC_I,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_5_CLOCKS,						 AM6_DEV_DCC5_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII1_TXC_I,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII1_TXC_I,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII0_TXC_I,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII0_TXC_I,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_6_CLOCKS,						 AM6_DEV_DCC6_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII1_TXC_I,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_INPUT00_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC7_CLK,
		CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC1_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC6_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC2_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_INPUT01_CLK,
		CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_INPUT10_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK,
		7),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC3_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_INPUT02_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC0_CLK,
		CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC4_CLK,
		CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN_OUT,
		1),
	DEV_CLK(AM6_DEV_DCC_MAIN_7_CLOCKS,						 AM6_DEV_DCC7_BUS_DCC_CLKSRC5_CLK,
		CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_TCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		8),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_CFG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_BYP_4X_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_PHY_CTL_CLK_BUS_IN0_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_PHY_CTL_CLK_BUS_IN1_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		4),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_CTL_CLK_BUS_IN0_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_CTL_CLK_BUS_IN1_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		4),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_BYP_CLK_BUS_IN0_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_DDR39SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_DDRSS0_BUS_DDRSS_BYP_CLK_BUS_IN1_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		4),
	DEV_CLK(AM6_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS_WRAP0_BUS_ATB_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS_WRAP0_BUS_JTAG_TCK,
		CLK_AM6_BOARD_0_BUS_WKUP_TCK_OUT,
		1),
	DEV_CLK(AM6_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS_WRAP0_BUS_CORE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS_WRAP0_BUS_TREXPT_CLK,
		CLK_AM6_CLOCKDIVIDER_DEBUGSS_DIV_BUS_OUT0,
		1),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					 AM6_DEV_TIMER0_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT0,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,				 AM6_DEV_TIMER0_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,					 AM6_DEV_TIMER1_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT1,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,				 AM6_DEV_TIMER1_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,					 AM6_DEV_TIMER10_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT10,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				 AM6_DEV_TIMER10_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,					 AM6_DEV_TIMER11_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT11,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				 AM6_DEV_TIMER11_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					 AM6_DEV_TIMER2_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT2,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,				 AM6_DEV_TIMER2_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,					 AM6_DEV_TIMER3_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT3,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,				 AM6_DEV_TIMER3_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					 AM6_DEV_TIMER4_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT4,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,				 AM6_DEV_TIMER4_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,					 AM6_DEV_TIMER5_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT5,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,				 AM6_DEV_TIMER5_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					 AM6_DEV_TIMER6_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT6,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,				 AM6_DEV_TIMER6_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,					 AM6_DEV_TIMER7_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT7,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,				 AM6_DEV_TIMER7_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					 AM6_DEV_TIMER8_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT8,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,				 AM6_DEV_TIMER8_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,					 AM6_DEV_TIMER9_BUS_TIMER_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK,
		    CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT9,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 5,
		       10),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,				 AM6_DEV_TIMER9_BUS_TIMER_TCLK_CLK_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK(AM6_DEV_ECAP_MAIN_0_CLOCKS,						 AM6_DEV_ECAP0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EHRPWM_MAIN_0_CLOCKS,						 AM6_DEV_EHRPWM0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EHRPWM_MAIN_1_CLOCKS,						 AM6_DEV_EHRPWM1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EHRPWM_MAIN_2_CLOCKS,						 AM6_DEV_EHRPWM2_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EHRPWM_MAIN_3_CLOCKS,						 AM6_DEV_EHRPWM3_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EHRPWM_MAIN_4_CLOCKS,						 AM6_DEV_EHRPWM4_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EHRPWM_MAIN_5_CLOCKS,						 AM6_DEV_EHRPWM5_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_ELM_MAIN_0_CLOCKS,						 AM6_DEV_ELM0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EMMC2SD3SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_MMCSD0_BUS_EMMCSDSS_XIN_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK(AM6_DEV_EMMC2SD3SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_MMCSD0_BUS_EMMCSDSS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_EMMC4SD3SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_MMCSD1_BUS_EMMCSDSS_XIN_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_EMMC4SD3SS_GS80_MAIN_0_CLOCKS,					 AM6_DEV_MMCSD1_BUS_EMMCSDSS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_EQEP_MAIN_0_CLOCKS,						 AM6_DEV_EQEP0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EQEP_MAIN_1_CLOCKS,						 AM6_DEV_EQEP1_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_EQEP_MAIN_2_CLOCKS,						 AM6_DEV_EQEP2_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_ESM_MAIN_MAIN_0_CLOCKS,						 AM6_DEV_ESM0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_GIC500SS_MAIN_0_CLOCKS,						 AM6_DEV_GIC0_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_GPIO_144_MAIN_0_CLOCKS,						 AM6_DEV_GPIO0_BUS_MMR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_GPIO_144_MAIN_1_CLOCKS,						 AM6_DEV_GPIO1_BUS_MMR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_GPMC_MAIN_0_CLOCKS,						 AM6_DEV_GPMC0_BUS_FUNC_CLK,
		    CLK_AM6_CLOCKMUX_GPMC_FCLK_MUX_BUS_OUT0,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_GPMC_MAIN_0_CLOCKS,					 AM6_DEV_GPMC0_BUS_FUNC_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_GPMC_MAIN_0_CLOCKS,					 AM6_DEV_GPMC0_BUS_FUNC_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK3,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK,		 3,
		       1),
	DEV_CLK_PARENT(AM6_DEV_GPMC_MAIN_0_CLOCKS,					 AM6_DEV_GPMC0_BUS_FUNC_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK2,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK,		 2,
		       2),
	DEV_CLK_PARENT(AM6_DEV_GPMC_MAIN_0_CLOCKS,					 AM6_DEV_GPMC0_BUS_FUNC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK4,
		       CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,		 4,
		       3),
	DEV_CLK(AM6_DEV_GPMC_MAIN_0_CLOCKS,						 AM6_DEV_GPMC0_BUS_PI_GPMC_RET_CLK,
		CLK_AM6_BOARD_0_BUS_GPMCCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_GPMC_MAIN_0_CLOCKS,						 AM6_DEV_GPMC0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM6_DEV_GPMC_MAIN_0_CLOCKS,					 AM6_DEV_GPMC0_BUS_PO_GPMC_DEV_CLK,
		       CLK_AM6_GPMC_MAIN_0_BUS_PO_GPMC_DEV_CLK),
	DEV_CLK_MUX(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK,
		    CLK_AM6_CLOCKMUX_GTC_CLK_BUS_OUT0,					 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,			 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,			 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_GTC_R10_MAIN_0_CLOCKS,					 AM6_DEV_GTC0_BUS_VBUSP_CLK_PARENT_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,			 1,
		       7),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_PR1_RGMII0_RXC_I,
		CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_PR1_RGMII1_RXC_I,
		CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_RGMII_MHZ_50_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_WIZ1_RX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_WIZ0_TX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_WIZ1_TX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_CORE_CLK,
		    CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT0,				 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_CORE_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,	 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_CORE_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       1),
	DEV_CLK_MUX(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK,
		    CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT0,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,			 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,			 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_IEP_CLK_PARENT_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,			 1,
		       7),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_WIZ0_RX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_UCLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_RGMII_MHZ_5_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		50),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,						 AM6_DEV_PRU_ICSSG0_BUS_RGMII_MHZ_250_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_PR1_RGMII0_TXC_I,
		       CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII0_TXC_I),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_0_CLOCKS,					 AM6_DEV_PRU_ICSSG0_BUS_PR1_RGMII1_TXC_I,
		       CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII1_TXC_I),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_PR1_RGMII0_RXC_I,
		CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_PR1_RGMII1_RXC_I,
		CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_RGMII_MHZ_50_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_WIZ1_RX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_WIZ0_TX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_WIZ1_TX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_CORE_CLK,
		    CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT1,				 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_CORE_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,	 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_CORE_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       1),
	DEV_CLK_MUX(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK,
		    CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT1,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,			 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,			 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_IEP_CLK_PARENT_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,			 1,
		       7),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_WIZ0_RX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_UCLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_RGMII_MHZ_5_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		50),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,						 AM6_DEV_PRU_ICSSG1_BUS_RGMII_MHZ_250_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_PR1_RGMII0_TXC_I,
		       CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII0_TXC_I),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_1_CLOCKS,					 AM6_DEV_PRU_ICSSG1_BUS_PR1_RGMII1_TXC_I,
		       CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII1_TXC_I),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_PR1_RGMII0_RXC_I,
		CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_PR1_RGMII1_RXC_I,
		CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_RCLK_OUT,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_RGMII_MHZ_50_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_WIZ1_RX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_WIZ0_TX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_WIZ1_TX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_VCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_CORE_CLK,
		    CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT2,				 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_CORE_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK,	 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_CORE_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       1),
	DEV_CLK_MUX(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK,
		    CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT2,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,			 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,			 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_IEP_CLK_PARENT_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,			 1,
		       7),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_WIZ0_RX_SLV_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK,
		1),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_UCLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		5),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_RGMII_MHZ_5_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		50),
	DEV_CLK(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,						 AM6_DEV_PRU_ICSSG2_BUS_RGMII_MHZ_250_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_PR1_RGMII0_TXC_I,
		       CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII0_TXC_I),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_PR1_RGMII1_TXC_I,
		       CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII1_TXC_I),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_WIZ1_TX_MST_CLK,
		       CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ1_TX_MST_CLK),
	DEV_CLK_OUTPUT(AM6_DEV_ICSS_G_MAIN_2_CLOCKS,					 AM6_DEV_PRU_ICSSG2_BUS_WIZ0_TX_MST_CLK,
		       CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ0_TX_MST_CLK),
	DEV_CLK(AM6_DEV_K3_BOLTV2_MAIN_0_CLOCKS,					 AM6_DEV_GPU0_BUS_SGX_CORE_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_BOLTV2_MAIN_0_CLOCKS,					 AM6_DEV_GPU0_BUS_HYD_CORE_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_BOLTV2_MAIN_0_CLOCKS,					 AM6_DEV_GPU0_BUS_MEM_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_BOLTV2_MAIN_0_CLOCKS,					 AM6_DEV_GPU0_BUS_SYS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS,					 AM6_DEV_CCDEBUGSS0_BUS_ATB0_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS,					 AM6_DEV_CCDEBUGSS0_BUS_CFG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS,					 AM6_DEV_CCDEBUGSS0_BUS_DBG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS,					 AM6_DEV_CCDEBUGSS0_BUS_SYS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_CC_DEBUG_CELL_MAIN_0_CLOCKS,					 AM6_DEV_CCDEBUGSS0_BUS_ATB1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_1_IN_CLK,
		    CLK_AM6_CLOCKMUX_DSS_DPI1_BUS_OUT0,					 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_1_IN_CLK_PARENT_CLOCKDIVIDER_DSS_BUS_OUT07,
		       CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0,				 7,
		       0),
	DEV_CLK_PARENT(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_1_IN_CLK_PARENT_BOARD_0_BUS_DSS0EXTPCLKIN_OUT,
		       CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN_OUT,				 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_1_IN_CLK_PARENT_CLOCKDIVIDER_DSS_BUS_OUT1,
		       CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT1,				 1,
		       2),
	DEV_CLK(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DSS_FUNC_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_0_IN_CLK_BUS_IN0_CLOCKDIVIDER_DSS_BUS_OUT0,
		CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0,
		1),
	DEV_CLK(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_0_IN_CLK_BUS_IN1_CLOCKDIVIDER_DSS_BUS_OUT0,
		CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0,
		7),
	DEV_CLK_OUTPUT(AM6_DEV_K3_DSS_UL_MAIN_0_CLOCKS,					 AM6_DEV_DSS0_BUS_DPI_1_OUT_CLK,
		       CLK_AM6_K3_DSS_UL_MAIN_0_BUS_DPI_1_OUT_CLK),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_ATB2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_ATB4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_CFG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_ATB0_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_DBG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_ATB3_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_ATB5_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_SYS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSS0_BUS_ATB1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MAIN_EFUSE_MAIN_0_CLOCKS,					 AM6_DEV_EFUSE0_BUS_VBUSP_PLL_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_K3_MAIN_EFUSE_MAIN_0_CLOCKS,				 AM6_DEV_EFUSE0_BUS_EFC1_CTL_FCLK,
		       CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC1_CTL_FCLK),
	DEV_CLK_OUTPUT(AM6_DEV_K3_MAIN_EFUSE_MAIN_0_CLOCKS,				 AM6_DEV_EFUSE0_BUS_EFC0_CTL_FCLK,
		       CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC0_CTL_FCLK),
	DEV_CLK(AM6_DEV_K3_MAIN_PSC_WRAP_MAIN_0_CLOCKS,					 AM6_DEV_PSC0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_MAIN_PSC_WRAP_MAIN_0_CLOCKS,					 AM6_DEV_PSC0_BUS_SLOW_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_ATB2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_ATB0_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_CFG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_ATB3_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_DBG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_SYS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_MCU_DEBUG_CELL_MAIN_0_CLOCKS,				 AM6_DEV_MCU_DEBUGSS0_BUS_ATB1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_0_CLOCKS,				 AM6_DEV_PBIST0_BUS_CLK2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_0_CLOCKS,				 AM6_DEV_PBIST0_BUS_CLK1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_0_CLOCKS,				 AM6_DEV_PBIST0_BUS_CLK4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_1_CLOCKS,				 AM6_DEV_PBIST1_BUS_CLK2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_1_CLOCKS,				 AM6_DEV_PBIST1_BUS_CLK1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_K3_PBIST_4C28P_WRAP_MAIN_1_CLOCKS,				 AM6_DEV_PBIST1_BUS_CLK4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS,					 AM6_DEV_PLLCTRL0_BUS_VBUS_SLV_REFCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS,					 AM6_DEV_PLLCTRL0_BUS_PLL_CLKOUT_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK,
		1),
	DEV_CLK_MUX(AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS,				 AM6_DEV_PLLCTRL0_BUS_PLL_REFCLK_CLK,
		    CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT0,				 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS,				 AM6_DEV_PLLCTRL0_BUS_PLL_REFCLK_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_K3_PLL_CTRL_WRAP_MAIN_0_CLOCKS,				 AM6_DEV_PLLCTRL0_BUS_PLL_REFCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK(AM6_DEV_M4_DBGSUSPENDROUTER_MAIN_0_CLOCKS,				 AM6_DEV_DEBUGSUSPENDRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MAIN_CBASS_MAIN_0_CLOCKS,					 AM6_DEV_CBASS0_BUS_MAIN_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MAIN_CBASS_MAIN_0_CLOCKS,					 AM6_DEV_CBASS0_BUS_MAIN_SYSCLK0_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MAIN_DBG_CBASS_MAIN_0_CLOCKS,				 AM6_DEV_CBASS_DEBUG0_BUS_MAIN_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MAIN_DBG_CBASS_MAIN_0_CLOCKS,				 AM6_DEV_CBASS_DEBUG0_BUS_MAIN_SYSCLK0_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MAIN_FW_CBASS_MAIN_0_CLOCKS,					 AM6_DEV_CBASS_FW0_BUS_MAIN_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MAIN_FW_CBASS_MAIN_0_CLOCKS,					 AM6_DEV_CBASS_FW0_BUS_MAIN_SYSCLK0_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,				 AM6_DEV_CBASS_INFRA0_BUS_MAIN_SYSCLK0_2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,				 AM6_DEV_CBASS_INFRA0_BUS_MAIN_SYSCLK0_4_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,				 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK,
		    CLK_AM6_CLOCKMUX_GTC_CLK_BUS_OUT0,					 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,	 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,			 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,				 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,			 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_M4_MAIN_INFRA_CBASS_MAIN_0_CLOCKS,			 AM6_DEV_CBASS_INFRA0_BUS_GTC_CLOCK_1_CLK_PARENT_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,			 1,
		       7),
	DEV_CLK(AM6_DEV_M4_MAIN_INFRACLK4_ECC_AGGR_MAIN_0_CLOCKS,			 AM6_DEV_ECC_AGGR0_BUS_AGGR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_M4_MAINCLK2_ECC_AGGR_MAIN_0_CLOCKS,				 AM6_DEV_ECC_AGGR1_BUS_AGGR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_M4_MAINCLK4_ECC_AGGR_MAIN_0_CLOCKS,				 AM6_DEV_ECC_AGGR2_BUS_AGGR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MAIN2MCU_LVL_INTROUTER_MAIN_0_CLOCKS,				 AM6_DEV_MAIN2MCU_LVL_INTRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MAIN2MCU_PLS_INTROUTER_MAIN_0_CLOCKS,				 AM6_DEV_MAIN2MCU_PLS_INTRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_MAIN_CTRL_MMR_MAIN_0_CLOCKS,					 AM6_DEV_CTRL_MMR0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,				 AM6_DEV_GPIOMUX_INTRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MAIN_PLL_MMR_MAIN_0_CLOCKS,					 AM6_DEV_PLL_MMR0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MCASP_MAIN_0_CLOCKS,						 AM6_DEV_MCASP0_BUS_MCASP_AHCLKX_PIN,
		CLK_AM6_BOARD_0_BUS_MCASP0AHCLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_MCASP_MAIN_0_CLOCKS,						 AM6_DEV_MCASP0_BUS_MCASP_AHCLKR_PIN,
		CLK_AM6_BOARD_0_BUS_MCASP0AHCLKR_OUT,
		1),
	DEV_CLK_MUX(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK,
		    CLK_AM6_CLOCKMUX_MCASP0_AUXCLK_SEL_BUS_OUT0,			 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT0,
		       CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT0,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_0_CLOCKS,					 AM6_DEV_MCASP0_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_MCASP_MAIN_0_CLOCKS,						 AM6_DEV_MCASP0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_MCASP_MAIN_1_CLOCKS,						 AM6_DEV_MCASP1_BUS_MCASP_AHCLKX_PIN,
		CLK_AM6_BOARD_0_BUS_MCASP1AHCLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_MCASP_MAIN_1_CLOCKS,						 AM6_DEV_MCASP1_BUS_MCASP_AHCLKR_PIN,
		CLK_AM6_BOARD_0_BUS_MCASP1AHCLKR_OUT,
		1),
	DEV_CLK_MUX(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK,
		    CLK_AM6_CLOCKMUX_MCASP1_AUXCLK_SEL_BUS_OUT0,			 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT1,
		       CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT1,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_1_CLOCKS,					 AM6_DEV_MCASP1_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_MCASP_MAIN_1_CLOCKS,						 AM6_DEV_MCASP1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_MCASP_MAIN_2_CLOCKS,						 AM6_DEV_MCASP2_BUS_MCASP_AHCLKX_PIN,
		CLK_AM6_BOARD_0_BUS_MCASP2AHCLKX_OUT,
		1),
	DEV_CLK(AM6_DEV_MCASP_MAIN_2_CLOCKS,						 AM6_DEV_MCASP2_BUS_MCASP_AHCLKR_PIN,
		CLK_AM6_BOARD_0_BUS_MCASP2AHCLKR_OUT,
		1),
	DEV_CLK_MUX(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK,
		    CLK_AM6_CLOCKMUX_MCASP2_AUXCLK_SEL_BUS_OUT0,			 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,				 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK,	 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT2,
		       CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT2,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_BOARD_0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,				 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_MCASP_MAIN_2_CLOCKS,					 AM6_DEV_MCASP2_BUS_AUX_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_MCASP_MAIN_2_CLOCKS,						 AM6_DEV_MCASP2_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_0_CLOCKS,						 AM6_DEV_I2C0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_0_CLOCKS,						 AM6_DEV_I2C0_BUS_PISYS_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		10),
	DEV_CLK_OUTPUT(AM6_DEV_MSHSI2C_MAIN_0_CLOCKS,					 AM6_DEV_I2C0_BUS_PISCL,
		       CLK_AM6_MSHSI2C_MAIN_0_BUS_PISCL),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_1_CLOCKS,						 AM6_DEV_I2C1_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_1_CLOCKS,						 AM6_DEV_I2C1_BUS_PISYS_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		10),
	DEV_CLK_OUTPUT(AM6_DEV_MSHSI2C_MAIN_1_CLOCKS,					 AM6_DEV_I2C1_BUS_PISCL,
		       CLK_AM6_MSHSI2C_MAIN_1_BUS_PISCL),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_2_CLOCKS,						 AM6_DEV_I2C2_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_2_CLOCKS,						 AM6_DEV_I2C2_BUS_PISYS_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		10),
	DEV_CLK_OUTPUT(AM6_DEV_MSHSI2C_MAIN_2_CLOCKS,					 AM6_DEV_I2C2_BUS_PISCL,
		       CLK_AM6_MSHSI2C_MAIN_2_BUS_PISCL),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_3_CLOCKS,						 AM6_DEV_I2C3_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_MSHSI2C_MAIN_3_CLOCKS,						 AM6_DEV_I2C3_BUS_PISYS_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		10),
	DEV_CLK_OUTPUT(AM6_DEV_MSHSI2C_MAIN_3_CLOCKS,					 AM6_DEV_I2C3_BUS_PISCL,
		       CLK_AM6_MSHSI2C_MAIN_3_BUS_PISCL),
	DEV_CLK(AM6_DEV_MX_DFTSS_WRAP_MAIN_0_CLOCKS,					 AM6_DEV_DFTSS0_BUS_VBUSP_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_ICSS_G0CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_NBSS_VD2CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_PDMA_MAIN1CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_UDMASS_VD2CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_NBSS_VCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_MODSS_VD2CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_MSMC0CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_ICSS_G1CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_ICSS_G2CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_RCLK_BUS_IN0_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_RCLK_BUS_IN1_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_RCLK_BUS_IN2_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_RCLK_BUS_IN3_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_RCLK_BUS_IN4_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_RCLK_BUS_IN5_BOARD_0_BUS_EXT_REFCLK1_OUT,
		CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0),
	DEV_CLK_OUTPUT(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0),
	DEV_CLK_OUTPUT(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0),
	DEV_CLK_OUTPUT(AM6_DEV_NAVSS256L_MAIN_0_CLOCKS,					 AM6_DEV_NAVSS0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_TXI0_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CBA_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN0_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN1_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN2_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN3_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN4_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN5_BOARD_0_BUS_EXT_REFCLK1_OUT,
		CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_TXR1_CLK,
		       CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR1_CLK),
	DEV_CLK_OUTPUT(AM6_DEV_PCIE_G3X2_MAIN_0_CLOCKS,					 AM6_DEV_PCIE0_BUS_PCIE_TXR0_CLK,
		       CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR0_CLK),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_TXI0_CLK,
		CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CBA_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN0_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN1_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN2_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN3_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN4_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_CPTS_RCLK_CLK_BUS_IN5_BOARD_0_BUS_EXT_REFCLK1_OUT,
		CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_PCIE_G3X2_MAIN_1_CLOCKS,					 AM6_DEV_PCIE1_BUS_PCIE_TXR0_CLK,
		       CLK_AM6_PCIE_G3X2_MAIN_1_BUS_PCIE_TXR0_CLK),
	DEV_CLK(AM6_DEV_PDMA_DEBUG_MAIN_0_CLOCKS,					 AM6_DEV_PDMA_DEBUG0_BUS_VCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_PDMA_MAIN0_MAIN_0_CLOCKS,					 AM6_DEV_PDMA0_BUS_VCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_PDMA_MAIN1_MAIN_0_CLOCKS,					 AM6_DEV_PDMA1_BUS_VCLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_PSRAM256X32E_MAIN_0_CLOCKS,					 AM6_DEV_PSRAMECC0_BUS_CLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_RTI_MAIN_0_CLOCKS,						 AM6_DEV_RTI0_BUS_RTI_CLK,
		    CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT0,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_0_CLOCKS,					 AM6_DEV_RTI0_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_RTI_MAIN_0_CLOCKS,						 AM6_DEV_RTI0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_RTI_MAIN_1_CLOCKS,						 AM6_DEV_RTI1_BUS_RTI_CLK,
		    CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT1,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_1_CLOCKS,					 AM6_DEV_RTI1_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_RTI_MAIN_1_CLOCKS,						 AM6_DEV_RTI1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_RTI_MAIN_2_CLOCKS,						 AM6_DEV_RTI2_BUS_RTI_CLK,
		    CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT2,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_2_CLOCKS,					 AM6_DEV_RTI2_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_RTI_MAIN_2_CLOCKS,						 AM6_DEV_RTI2_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM6_DEV_RTI_MAIN_3_CLOCKS,						 AM6_DEV_RTI3_BUS_RTI_CLK,
		    CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT3,				 1,
		    8),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_RTI_MAIN_3_CLOCKS,					 AM6_DEV_RTI3_BUS_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       7),
	DEV_CLK(AM6_DEV_RTI_MAIN_3_CLOCKS,						 AM6_DEV_RTI3_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_SA2_UL_MAIN_0_CLOCKS,						 AM6_DEV_SA2_UL0_BUS_PKA_IN_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_SA2_UL_MAIN_0_CLOCKS,						 AM6_DEV_SA2_UL0_BUS_X2_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_SA2_UL_MAIN_0_CLOCKS,						 AM6_DEV_SA2_UL0_BUS_X1_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_SPI_MAIN_0_CLOCKS,						 AM6_DEV_MCSPI0_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_0_CLOCKS,						 AM6_DEV_MCSPI0_BUS_IO_CLKSPII_CLK,
		CLK_AM6_BOARD_0_BUS_SPI0CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_0_CLOCKS,						 AM6_DEV_MCSPI0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_SPI_MAIN_0_CLOCKS,					 AM6_DEV_MCSPI0_BUS_IO_CLKSPIO_CLK,
		       CLK_AM6_SPI_MAIN_0_BUS_IO_CLKSPIO_CLK),
	DEV_CLK(AM6_DEV_SPI_MAIN_1_CLOCKS,						 AM6_DEV_MCSPI1_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_1_CLOCKS,						 AM6_DEV_MCSPI1_BUS_IO_CLKSPII_CLK,
		CLK_AM6_BOARD_0_BUS_SPI1CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_1_CLOCKS,						 AM6_DEV_MCSPI1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_SPI_MAIN_1_CLOCKS,					 AM6_DEV_MCSPI1_BUS_IO_CLKSPIO_CLK,
		       CLK_AM6_SPI_MAIN_1_BUS_IO_CLKSPIO_CLK),
	DEV_CLK(AM6_DEV_SPI_MAIN_2_CLOCKS,						 AM6_DEV_MCSPI2_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_2_CLOCKS,						 AM6_DEV_MCSPI2_BUS_IO_CLKSPII_CLK,
		CLK_AM6_BOARD_0_BUS_SPI2CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_2_CLOCKS,						 AM6_DEV_MCSPI2_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_SPI_MAIN_2_CLOCKS,					 AM6_DEV_MCSPI2_BUS_IO_CLKSPIO_CLK,
		       CLK_AM6_SPI_MAIN_2_BUS_IO_CLKSPIO_CLK),
	DEV_CLK(AM6_DEV_SPI_MAIN_3_CLOCKS,						 AM6_DEV_MCSPI3_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_3_CLOCKS,						 AM6_DEV_MCSPI3_BUS_IO_CLKSPII_CLK,
		CLK_AM6_BOARD_0_BUS_SPI3CLK_OUT,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_3_CLOCKS,						 AM6_DEV_MCSPI3_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM6_DEV_SPI_MAIN_3_CLOCKS,					 AM6_DEV_MCSPI3_BUS_IO_CLKSPIO_CLK,
		       CLK_AM6_SPI_MAIN_3_BUS_IO_CLKSPIO_CLK),
	DEV_CLK(AM6_DEV_SPI_MAIN_4_CLOCKS,						 AM6_DEV_MCSPI4_BUS_CLKSPIREF_CLK,
		CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK,
		1),
	DEV_CLK(AM6_DEV_SPI_MAIN_4_CLOCKS,						 AM6_DEV_MCSPI4_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,				 AM6_DEV_TIMESYNC_INTRTR0_BUS_INTR_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_USART_MAIN_0_CLOCKS,						 AM6_DEV_UART0_BUS_FCLK_CLK,
		CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT0,
		1),
	DEV_CLK(AM6_DEV_USART_MAIN_0_CLOCKS,						 AM6_DEV_UART0_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_USART_MAIN_1_CLOCKS,						 AM6_DEV_UART1_BUS_FCLK_CLK,
		CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT1,
		1),
	DEV_CLK(AM6_DEV_USART_MAIN_1_CLOCKS,						 AM6_DEV_UART1_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_USART_MAIN_2_CLOCKS,						 AM6_DEV_UART2_BUS_FCLK_CLK,
		CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT2,
		1),
	DEV_CLK(AM6_DEV_USART_MAIN_2_CLOCKS,						 AM6_DEV_UART2_BUS_VBUSP_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,					 AM6_DEV_USB3SS0_BUS_HSIC_CLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		16),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,					 AM6_DEV_USB3SS0_BUS_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,				 AM6_DEV_USB3SS0_BUS_PIPE3_TXB_CLK,
		    CLK_AM6_CLOCKMUX_USB0_PIPE3_CLK_SEL_BUS_OUT0,			 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,				 AM6_DEV_USB3SS0_BUS_PIPE3_TXB_CLK_PARENT_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,				 AM6_DEV_USB3SS0_BUS_PIPE3_TXB_CLK_PARENT_CLOCKMUX_USB0_PIPE3_CLK_SEL_DIV_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_CLOCKMUX_USB0_PIPE3_CLK_SEL_DIV_BUS_WKUP_RCOSC_12P5M_CLK, 1,
		       1),
	DEV_CLK_MUX(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,				 AM6_DEV_USB3SS0_BUS_REF_CLK,
		    CLK_AM6_CLOCKMUX_USB_REF_BUS_OUT0,					 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,				 AM6_DEV_USB3SS0_BUS_REF_CLK_PARENT_CLOCKMUX_HFOSC_SEL_BUS_OUT0,
		       CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT0,				 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,				 AM6_DEV_USB3SS0_BUS_REF_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK48,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 48,
		       1),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,					 AM6_DEV_USB3SS0_BUS_SUSP_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		256),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,					 AM6_DEV_USB3SS0_BUS_UTMI_CLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		16),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_0_CLOCKS,					 AM6_DEV_USB3SS0_BUS_PHY2_REFCLK960M_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUTLDO_CLK,
		1),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,					 AM6_DEV_USB3SS1_BUS_HSIC_CLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		16),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,					 AM6_DEV_USB3SS1_BUS_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,					 AM6_DEV_USB3SS1_BUS_PIPE3_TXB_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		256),
	DEV_CLK_MUX(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,				 AM6_DEV_USB3SS1_BUS_REF_CLK,
		    CLK_AM6_CLOCKMUX_USB_REF_BUS_OUT1,					 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,				 AM6_DEV_USB3SS1_BUS_REF_CLK_PARENT_CLOCKMUX_HFOSC_SEL_BUS_OUT0,
		       CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT0,				 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,				 AM6_DEV_USB3SS1_BUS_REF_CLK_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK48,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 48,
		       1),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,					 AM6_DEV_USB3SS1_BUS_SUSP_CLK,
		CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		256),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,					 AM6_DEV_USB3SS1_BUS_UTMI_CLK_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		16),
	DEV_CLK(AM6_DEV_USB3SS2P0_GS80_MAIN_1_CLOCKS,					 AM6_DEV_USB3SS1_BUS_PHY2_REFCLK960M_CLK,
		CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUTLDO_CLK,
		1),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,					 AM6_DEV_SERDES0_BUS_REFCLKPP,
		CLK_AM6_BOARD_0_BUS_USB0REFCLKP_OUT,
		1),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,					 AM6_DEV_SERDES0_BUS_REFCLKPN,
		CLK_AM6_BOARD_0_BUS_USB0REFCLKM_OUT,
		1),
	DEV_CLK_MUX(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,					 AM6_DEV_SERDES0_BUS_LI_REFCLK,
		    CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT0,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,				 AM6_DEV_SERDES0_BUS_LI_REFCLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,				 AM6_DEV_SERDES0_BUS_LI_REFCLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,				 AM6_DEV_SERDES0_BUS_LI_REFCLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,				 AM6_DEV_SERDES0_BUS_LI_REFCLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,	 1,
		       3),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,					 AM6_DEV_SERDES0_BUS_IP3_LN0_TXRCLK,
		CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ0_TX_MST_CLK,
		1),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,					 AM6_DEV_SERDES0_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,					 AM6_DEV_SERDES0_BUS_IP2_LN0_TXRCLK,
		CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR0_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,				 AM6_DEV_SERDES0_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK),
	DEV_CLK_OUTPUT(AM6_DEV_WIZ8B2M4VSB_MAIN_0_CLOCKS,				 AM6_DEV_SERDES0_BUS_LN0_RXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_REFCLKPP,
		CLK_AM6_BOARD_0_BUS_PCIE1REFCLKP_OUT,
		1),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_REFCLKPN,
		CLK_AM6_BOARD_0_BUS_PCIE1REFCLKM_OUT,
		1),
	DEV_CLK_MUX(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_RI_REFCLK,
		    CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT1,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,				 AM6_DEV_SERDES1_BUS_RI_REFCLK_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,				 AM6_DEV_SERDES1_BUS_RI_REFCLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,				 AM6_DEV_SERDES1_BUS_RI_REFCLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,				 AM6_DEV_SERDES1_BUS_RI_REFCLK_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,	 1,
		       3),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_IP3_LN0_TXRCLK,
		CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ1_TX_MST_CLK,
		1),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_IP2_LN0_TXRCLK,
		CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR1_CLK,
		1),
	DEV_CLK(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,					 AM6_DEV_SERDES1_BUS_IP1_LN0_TXRCLK,
		CLK_AM6_PCIE_G3X2_MAIN_1_BUS_PCIE_TXR0_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,				 AM6_DEV_SERDES1_BUS_LN0_TXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK),
	DEV_CLK_OUTPUT(AM6_DEV_WIZ8B2M4VSB_MAIN_1_CLOCKS,				 AM6_DEV_SERDES1_BUS_LN0_RXCLK,
		       CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_DSS0PCLK_IN,
		CLK_AM6_K3_DSS_UL_MAIN_0_BUS_DPI_1_OUT_CLK,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_PRG2_RGMII1_TCLK_IN,
		CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII0_TXC_I,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_PRG2_RGMII2_TCLK_IN,
		CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII1_TXC_I,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_SCL2_IN,
		CLK_AM6_MSHSI2C_MAIN_2_BUS_PISCL,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_PRG1_RGMII1_TCLK_IN,
		CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII0_TXC_I,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_SCL3_IN,
		CLK_AM6_MSHSI2C_MAIN_3_BUS_PISCL,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_PRG0_RGMII1_TCLK_IN,
		CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII0_TXC_I,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_PRG0_RGMII2_TCLK_IN,
		CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII1_TXC_I,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_SCL0_IN,
		CLK_AM6_MSHSI2C_MAIN_0_BUS_PISCL,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_SCL1_IN,
		CLK_AM6_MSHSI2C_MAIN_1_BUS_PISCL,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_SYSCLKOUT_IN,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_SYSCLKOUT_CLK,
		1),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN,
		    CLK_AM6_CLOCKDIVIDER_OBSCLK_DIV_BUS_OUT0,				 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK,			 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK,		 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK,			 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK,			 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK,			 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,			 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK,	 1,
		       10),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK,			 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0,			 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0,			 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_OBSCLK_IN_PARENT_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,
		       CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0,			 1,
		       15),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0M_IN,
		    CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT0,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0M_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0M_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0M_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0M_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,	 1,
		       3),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0P_IN,
		    CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT0,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0P_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0P_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0P_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK0P_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,	 1,
		       3),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1M_IN,
		    CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT1,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1M_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1M_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1M_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1M_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,	 1,
		       3),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1P_IN,
		    CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT1,				 1,
		    4),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1P_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1P_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT,					 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1P_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK,		 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_REFCLK1P_IN_PARENT_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK,	 1,
		       3),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_OSPI0CLK_IN,
		CLK_AM6_FSS_MCU_0_OSPI_0_BUS_OSPI0_OCLK_CLK,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_HYPERBUS_CLK_IN,
		CLK_AM6_FSS_MCU_0_HYPERBUS_0_HPB_OUT_CLK_P,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_OSPI0LBCLKO_IN,
		CLK_AM6_FSS_MCU_0_OSPI_0_BUS_OSPI0_OCLK_CLK,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_HYPERBUS_NCLK_IN,
		CLK_AM6_FSS_MCU_0_HYPERBUS_0_HPB_OUT_CLK_N,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_OSPI1CLK_IN,
		CLK_AM6_FSS_MCU_0_OSPI_1_BUS_OSPI1_OCLK_CLK,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_OSPI1LBCLKO_IN,
		CLK_AM6_FSS_MCU_0_OSPI_1_BUS_OSPI1_OCLK_CLK,
		1),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN,
		    CLK_AM6_CLOCKDIVIDER_MCU_OBSCLK_DIV_BUS_OUT0,			 1,
		    16),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       1),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK,			 1,
		       2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_DUP0,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK,			 1,
		       3),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK,		 1,
		       4),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       5),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK,		 1,
		       6),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,		 1,
		       7),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,			 1,
		       8),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK,		 1,
		       9),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK,		 1,
		       10),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK,		 1,
		       11),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK,		 1,
		       12),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,		 1,
		       13),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK_DUP0,
		       CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK,			 1,
		       14),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OBSCLK_IN_PARENT_GLUELOGIC_LFOSC_CLK_BUS_OUT,
		       CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT,				 1,
		       15),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_SYSCLKOUT_IN,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_SYSCLKOUT_CLK,
		1),
	DEV_CLK_MUX(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_CLKOUT_IN,
		    CLK_AM6_CLOCKMUX_MCU_CLKOUT_MUX_BUS_OUT0,				 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_CLKOUT_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK5,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,			 5,
		       0),
	DEV_CLK_PARENT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_CLKOUT_IN_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK10,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK,			 10,
		       1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_WKUP_SCL0_IN,
		CLK_AM6_MSHSI2C_WKUP_0_BUS_PISCL,
		1),
	DEV_CLK(AM6_DEV_BOARD_0_CLOCKS,							 AM6_DEV_BOARD0_BUS_MCU_SCL0_IN,
		CLK_AM6_MSHSI2C_MCU_0_BUS_PISCL,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_GPMCCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_GPMCCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_CCDC0_PCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CCDC0_PCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_DSS0EXTPCLKIN_OUT,
		       CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PRG2_RGMII1_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PRG2_RGMII2_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PRG1_RGMII1_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PRG1_RGMII2_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_SPI2CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_SPI2CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_SPI0CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_SPI0CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_SPI1CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_SPI1CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP0ACLKX_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP0ACLKX_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP0ACLKR_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP0ACLKR_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PRG0_RGMII1_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP1AHCLKR_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP1AHCLKR_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP1AHCLKX_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP1AHCLKX_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP2AHCLKR_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP2AHCLKR_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP2AHCLKX_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP2AHCLKX_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP1ACLKX_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP1ACLKX_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP1ACLKR_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP1ACLKR_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PRG0_RGMII2_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP0AHCLKR_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP0AHCLKR_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP0AHCLKX_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP0AHCLKX_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_SPI3CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_SPI3CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP2ACLKR_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP2ACLKR_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCASP2ACLKX_OUT,
		       CLK_AM6_BOARD_0_BUS_MCASP2ACLKX_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_EXT_REFCLK1_OUT,
		       CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_USB0REFCLKM_OUT,
		       CLK_AM6_BOARD_0_BUS_USB0REFCLKM_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_USB0REFCLKP_OUT,
		       CLK_AM6_BOARD_0_BUS_USB0REFCLKP_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PCIE1REFCLKM_OUT,
		       CLK_AM6_BOARD_0_BUS_PCIE1REFCLKM_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_PCIE1REFCLKP_OUT,
		       CLK_AM6_BOARD_0_BUS_PCIE1REFCLKP_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OSPI0DQS_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_OSPI1DQS_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_OSPI1DQS_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_RGMII1_TCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_RGMII1_TCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_RGMII1_RCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_RGMII1_RCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_RMII1_REFCLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_RMII1_REFCLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_SPI0CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_SPI0CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_SPI1CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_SPI1CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_EXT_REFCLK0_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_MCU_CPTS_RFT_CLK_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_BUS_WKUP_TCK_OUT,
		       CLK_AM6_BOARD_0_BUS_WKUP_TCK_OUT),
	DEV_CLK_OUTPUT(AM6_DEV_BOARD_0_CLOCKS,						 AM6_DEV_BOARD0_HFOSC1_CLK_OUT,
		       CLK_AM6_BOARD_0_HFOSC1_CLK_OUT),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_MSMC0_BUS_TB_SOC_GIC_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_MSMC0_BUS_TB_SOC_VBUSP_DBG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_MSMC0_BUS_TB_SOC_VBUSP_CFG_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_MSMC0_BUS_TB_SOC_VBUSP_DMSC_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_MSMC_0_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_MSMC0_BUS_MSMC_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_CPAC_0_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_CPAC0_BUS_ARM0_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_CPAC_1_CLOCKS,		 AM6_DEV_COMPUTE_CLUSTER_CPAC1_BUS_ARM1_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_0_CLOCKS,			 AM6_DEV_COMPUTE_CLUSTER_A53_0_BUS_ARM0_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_1_CLOCKS,			 AM6_DEV_COMPUTE_CLUSTER_A53_1_BUS_ARM0_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_2_CLOCKS,			 AM6_DEV_COMPUTE_CLUSTER_A53_2_BUS_ARM1_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_COMPUTE_CLUSTER_AM65X_TB_VDC_MAIN_A53_3_CLOCKS,			 AM6_DEV_COMPUTE_CLUSTER_A53_3_BUS_ARM1_CLK,
		CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK,
		1),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6_CLOCKS,			 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0_CLOCKS,				 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0_CLOCKS,				 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2_CLOCKS,				 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2_BUS_PROBE_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2_CLOCKS,				 AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2_BUS_VBUS_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,					 AM6_DEV_OLDI_TX_CORE_MAIN_0_BUS_OLDI_PLL_CLK,
		CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0,
		1),
	DEV_CLK(AM6_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,					 AM6_DEV_OLDI_TX_CORE_MAIN_0_BUS_OLDI_0_FWD_P_CLK_BUS_IN0_CLOCKDIVIDER_DSS_BUS_OUT0,
		CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0,
		1),
	DEV_CLK(AM6_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,					 AM6_DEV_OLDI_TX_CORE_MAIN_0_BUS_OLDI_0_FWD_P_CLK_BUS_IN1_CLOCKDIVIDER_DSS_BUS_OUT0,
		CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0,
		7),
	DEV_CLK(AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0_CLOCKS,				 AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0_BUS_UNDEFINEDCHAIN0_FCLK,
		CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC0_CTL_FCLK,
		1),
	DEV_CLK(AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0_CLOCKS,				 AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0_BUS_UNDEFINEDCHAIN1_FCLK,
		CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC1_CTL_FCLK,
		1),
	DEV_CLK(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,					 AM6_DEV_MCU_FSS0_HYPERBUS0_BUS_CBA_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,					 AM6_DEV_MCU_FSS0_HYPERBUS0_BUS_HPB_CLKX1_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		2),
	DEV_CLK(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,					 AM6_DEV_MCU_FSS0_HYPERBUS0_BUS_HPB_CLKX1_INV_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		2),
	DEV_CLK(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,					 AM6_DEV_MCU_FSS0_HYPERBUS0_BUS_HPB_CLKX2_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,					 AM6_DEV_MCU_FSS0_HYPERBUS0_BUS_HPB_CLKX2_INV_CLK,
		CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,				 AM6_DEV_MCU_FSS0_HYPERBUS0_HPB_OUT_CLK_P,
		       CLK_AM6_FSS_MCU_0_HYPERBUS_0_HPB_OUT_CLK_P),
	DEV_CLK_OUTPUT(AM6_DEV_FSS_MCU_0_HYPERBUS_0_CLOCKS,				 AM6_DEV_MCU_FSS0_HYPERBUS0_HPB_OUT_CLK_N,
		       CLK_AM6_FSS_MCU_0_HYPERBUS_0_HPB_OUT_CLK_N),
	DEV_CLK_MUX(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_RCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_OSPI_REFCLKSEL_BUS_OUT0,			 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_RCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_RCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,		 1,
		       1),
	DEV_CLK_MUX(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_ICLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_OSPI0_ICLK_SEL_BUS_OUT0,			 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_ICLK_CLK_PARENT_BOARD_0_BUS_MCU_OSPI0DQS_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS_OUT,				 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_0_BUS_OSPI0_OCLK_CLK,
		       CLK_AM6_FSS_MCU_0_OSPI_0_BUS_OSPI0_OCLK_CLK,			 1,
		       1),
	DEV_CLK(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_PCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_DQS_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS_OUT,
		1),
	DEV_CLK_OUTPUT(AM6_DEV_FSS_MCU_0_OSPI_0_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_0_BUS_OSPI0_OCLK_CLK,
		       CLK_AM6_FSS_MCU_0_OSPI_0_BUS_OSPI0_OCLK_CLK),
	DEV_CLK(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_DQS_CLK,
		CLK_AM6_BOARD_0_BUS_MCU_OSPI1DQS_OUT,
		1),
	DEV_CLK_MUX(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_ICLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_OSPI1_ICLK_SEL_BUS_OUT0,			 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_ICLK_CLK_PARENT_BOARD_0_BUS_MCU_OSPI1DQS_OUT,
		       CLK_AM6_BOARD_0_BUS_MCU_OSPI1DQS_OUT,				 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_1_BUS_OSPI1_OCLK_CLK,
		       CLK_AM6_FSS_MCU_0_OSPI_1_BUS_OSPI1_OCLK_CLK,			 1,
		       1),
	DEV_CLK(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_HCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_PCLK_CLK,
		CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_RCLK_CLK,
		    CLK_AM6_CLOCKMUX_MCU_OSPI_REFCLKSEL_BUS_OUT1,			 1,
		    2),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_RCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK,		 1,
		       0),
	DEV_CLK_PARENT(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_RCLK_CLK_PARENT_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,
		       CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK,		 1,
		       1),
	DEV_CLK_OUTPUT(AM6_DEV_FSS_MCU_0_OSPI_1_CLOCKS,					 AM6_DEV_MCU_FSS0_OSPI_1_BUS_OSPI1_OCLK_CLK,
		       CLK_AM6_FSS_MCU_0_OSPI_1_BUS_OSPI1_OCLK_CLK),
};
static struct dev_clk MAIN_dev_clk[ARRAY_SIZE(MAIN_dev_clk_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct dev_clk_data DMSC_INTERNAL_dev_clk_data[] __attribute__((__section__(".const.devgroup.DMSC_INTERNAL"))) = {
};
static struct dev_clk DMSC_INTERNAL_dev_clk[ARRAY_SIZE(DMSC_INTERNAL_dev_clk_data)] __attribute__((__section__(".bss.devgroup.DMSC_INTERNAL")));

const struct devgroup soc_devgroups[] = {
	[PM_DEVGRP_00] =   {
		.dev_clk_data	= MCU_WAKEUP_dev_clk_data,
		.dev_clk	= MCU_WAKEUP_dev_clk,
		.clk_idx	= 1U,
	},
	[PM_DEVGRP_01] =   {
		.dev_clk_data	= MAIN_dev_clk_data,
		.dev_clk	= MAIN_dev_clk,
		.clk_idx	= 81U,
	},
	[PM_DEVGRP_DMSC] = {
		.dev_clk_data	= DMSC_INTERNAL_dev_clk_data,
		.dev_clk	= DMSC_INTERNAL_dev_clk,
		.clk_idx	= 1U,
	},
};
const size_t soc_devgroup_count = ARRAY_SIZE(soc_devgroups);

const struct soc_device_data *const soc_psc_multiple_domains[] = {
	[AM6_PSC_MULTIPLE_CPT2_AGGREGATOR32_MAIN_0] = cpt2_aggregator32_main_0_domains,
};

const struct dev_data *const soc_device_data_arr[AM6_DEV_MCU_FSS0_OSPI_1 + 1] = {
	[AM6_DEV_MCU_ADC0] = &am6_dev_adc12_gs80_mcu_0,
	[AM6_DEV_MCU_ADC1] = &am6_dev_adc12_gs80_mcu_1,
	[AM6_DEV_CAL0] = &am6_dev_cal_main_0,
	[AM6_DEV_CMPEVENT_INTRTR0] = &am6_dev_cmp_event_introuter_main_0,
	[AM6_DEV_MCU_CPSW0] = &am6_dev_cpsw_2guss_mcu_0,
	[AM6_DEV_CPT2_AGGR0] = &am6_dev_cpt2_aggregator32_main_0,
	[AM6_DEV_MCU_CPT2_AGGR0] = &am6_dev_cpt2_aggregator32_mcu_0,
	[AM6_DEV_STM0] = &am6_dev_cxstm500ss_main_0,
	[AM6_DEV_DCC0] = &am6_dev_dcc_main_0,
	[AM6_DEV_DCC1] = &am6_dev_dcc_main_1,
	[AM6_DEV_DCC2] = &am6_dev_dcc_main_2,
	[AM6_DEV_DCC3] = &am6_dev_dcc_main_3,
	[AM6_DEV_DCC4] = &am6_dev_dcc_main_4,
	[AM6_DEV_DCC5] = &am6_dev_dcc_main_5,
	[AM6_DEV_DCC6] = &am6_dev_dcc_main_6,
	[AM6_DEV_DCC7] = &am6_dev_dcc_main_7,
	[AM6_DEV_MCU_DCC0] = &am6_dev_dcc_mcu_0,
	[AM6_DEV_MCU_DCC1] = &am6_dev_dcc_mcu_1,
	[AM6_DEV_MCU_DCC2] = &am6_dev_dcc_mcu_2,
	[AM6_DEV_DDRSS0] = &am6_dev_ddr39ss_gs80_main_0,
	[AM6_DEV_DEBUGSS_WRAP0] = &am6_dev_debugss_k3_wrap_cv0_main_0,
	[AM6_DEV_WKUP_DMSC0] = &am6_dev_dmsc_wkup_0,
	[AM6_DEV_TIMER0] = &am6_dev_dmtimer_dmc1ms_main_0,
	[AM6_DEV_TIMER1] = &am6_dev_dmtimer_dmc1ms_main_1,
	[AM6_DEV_TIMER10] = &am6_dev_dmtimer_dmc1ms_main_10,
	[AM6_DEV_TIMER11] = &am6_dev_dmtimer_dmc1ms_main_11,
	[AM6_DEV_TIMER2] = &am6_dev_dmtimer_dmc1ms_main_2,
	[AM6_DEV_TIMER3] = &am6_dev_dmtimer_dmc1ms_main_3,
	[AM6_DEV_TIMER4] = &am6_dev_dmtimer_dmc1ms_main_4,
	[AM6_DEV_TIMER5] = &am6_dev_dmtimer_dmc1ms_main_5,
	[AM6_DEV_TIMER6] = &am6_dev_dmtimer_dmc1ms_main_6,
	[AM6_DEV_TIMER7] = &am6_dev_dmtimer_dmc1ms_main_7,
	[AM6_DEV_TIMER8] = &am6_dev_dmtimer_dmc1ms_main_8,
	[AM6_DEV_TIMER9] = &am6_dev_dmtimer_dmc1ms_main_9,
	[AM6_DEV_MCU_TIMER0] = &am6_dev_dmtimer_dmc1ms_mcu_0,
	[AM6_DEV_MCU_TIMER1] = &am6_dev_dmtimer_dmc1ms_mcu_1,
	[AM6_DEV_MCU_TIMER2] = &am6_dev_dmtimer_dmc1ms_mcu_2,
	[AM6_DEV_MCU_TIMER3] = &am6_dev_dmtimer_dmc1ms_mcu_3,
	[AM6_DEV_ECAP0] = &am6_dev_ecap_main_0,
	[AM6_DEV_EHRPWM0] = &am6_dev_ehrpwm_main_0,
	[AM6_DEV_EHRPWM1] = &am6_dev_ehrpwm_main_1,
	[AM6_DEV_EHRPWM2] = &am6_dev_ehrpwm_main_2,
	[AM6_DEV_EHRPWM3] = &am6_dev_ehrpwm_main_3,
	[AM6_DEV_EHRPWM4] = &am6_dev_ehrpwm_main_4,
	[AM6_DEV_EHRPWM5] = &am6_dev_ehrpwm_main_5,
	[AM6_DEV_ELM0] = &am6_dev_elm_main_0,
	[AM6_DEV_MMCSD0] = &am6_dev_emmc2sd3ss_gs80_main_0,
	[AM6_DEV_MMCSD1] = &am6_dev_emmc4sd3ss_gs80_main_0,
	[AM6_DEV_EQEP0] = &am6_dev_eqep_main_0,
	[AM6_DEV_EQEP1] = &am6_dev_eqep_main_1,
	[AM6_DEV_EQEP2] = &am6_dev_eqep_main_2,
	[AM6_DEV_ESM0] = &am6_dev_esm_main_main_0,
	[AM6_DEV_MCU_ESM0] = &am6_dev_esm_mcu_mcu_0,
	[AM6_DEV_WKUP_ESM0] = &am6_dev_esm_wkup_wkup_0,
	[AM6_DEV_GIC0] = &am6_dev_gic500ss_main_0,
	[AM6_DEV_GPIO0] = &am6_dev_gpio_144_main_0,
	[AM6_DEV_GPIO1] = &am6_dev_gpio_144_main_1,
	[AM6_DEV_WKUP_GPIO0] = &am6_dev_gpio_144_wkup_0,
	[AM6_DEV_GPMC0] = &am6_dev_gpmc_main_0,
	[AM6_DEV_GTC0] = &am6_dev_gtc_r10_main_0,
	[AM6_DEV_PRU_ICSSG0] = &am6_dev_icss_g_main_0,
	[AM6_DEV_PRU_ICSSG1] = &am6_dev_icss_g_main_1,
	[AM6_DEV_PRU_ICSSG2] = &am6_dev_icss_g_main_2,
	[AM6_DEV_GPU0] = &am6_dev_k3_boltv2_main_0,
	[AM6_DEV_CCDEBUGSS0] = &am6_dev_k3_cc_debug_cell_main_0,
	[AM6_DEV_DSS0] = &am6_dev_k3_dss_ul_main_0,
	[AM6_DEV_DEBUGSS0] = &am6_dev_k3_main_debug_cell_main_0,
	[AM6_DEV_EFUSE0] = &am6_dev_k3_main_efuse_main_0,
	[AM6_DEV_PSC0] = &am6_dev_k3_main_psc_wrap_main_0.drv_data.dev_data,
	[AM6_DEV_MCU_DEBUGSS0] = &am6_dev_k3_mcu_debug_cell_main_0,
	[AM6_DEV_MCU_EFUSE0] = &am6_dev_k3_mcu_efuse_mcu_0,
	[AM6_DEV_PBIST0] = &am6_dev_k3_pbist_4c28p_wrap_main_0,
	[AM6_DEV_PBIST1] = &am6_dev_k3_pbist_4c28p_wrap_main_1,
	[AM6_DEV_MCU_PBIST0] = &am6_dev_k3_pbist_4c28p_wrap_mcu_0,
	[AM6_DEV_PLLCTRL0] = &am6_dev_k3_pll_ctrl_wrap_main_0,
	[AM6_DEV_WKUP_PLLCTRL0] = &am6_dev_k3_pll_ctrl_wrap_wkup_0,
	[AM6_DEV_MCU_ROM0] = &am6_dev_k3_soc_49152x32_prom_mcu_0,
	[AM6_DEV_WKUP_PSC0] = &am6_dev_k3_wkup_psc_wrap_wkup_0.drv_data.dev_data,
	[AM6_DEV_WKUP_VTM0] = &am6_dev_k3vtm_wkup_0,
	[AM6_DEV_DEBUGSUSPENDRTR0] = &am6_dev_m4_dbgsuspendrouter_main_0,
	[AM6_DEV_CBASS0] = &am6_dev_m4_main_cbass_main_0,
	[AM6_DEV_CBASS_DEBUG0] = &am6_dev_m4_main_dbg_cbass_main_0,
	[AM6_DEV_CBASS_FW0] = &am6_dev_m4_main_fw_cbass_main_0,
	[AM6_DEV_CBASS_INFRA0] = &am6_dev_m4_main_infra_cbass_main_0,
	[AM6_DEV_ECC_AGGR0] = &am6_dev_m4_main_infraclk4_ecc_aggr_main_0,
	[AM6_DEV_ECC_AGGR1] = &am6_dev_m4_mainclk2_ecc_aggr_main_0,
	[AM6_DEV_ECC_AGGR2] = &am6_dev_m4_mainclk4_ecc_aggr_main_0,
	[AM6_DEV_MCU_CBASS0] = &am6_dev_m4_mcu_cbass_mcu_0,
	[AM6_DEV_MCU_CBASS_DEBUG0] = &am6_dev_m4_mcu_dbg_cbass_mcu_0,
	[AM6_DEV_MCU_CBASS_FW0] = &am6_dev_m4_mcu_fw_cbass_mcu_0,
	[AM6_DEV_MCU_ECC_AGGR0] = &am6_dev_m4_mcuclk2_ecc_aggr_mcu_0,
	[AM6_DEV_MCU_ECC_AGGR1] = &am6_dev_m4_mcuclk4_ecc_aggr_mcu_0,
	[AM6_DEV_WKUP_CBASS0] = &am6_dev_m4_wkup_cbass_wkup_0,
	[AM6_DEV_WKUP_ECC_AGGR0] = &am6_dev_m4_wkup_clk2_ecc_aggr_wkup_0,
	[AM6_DEV_WKUP_CBASS_FW0] = &am6_dev_m4_wkup_fw_cbass_wkup_0,
	[AM6_DEV_MAIN2MCU_LVL_INTRTR0] = &am6_dev_main2mcu_lvl_introuter_main_0,
	[AM6_DEV_MAIN2MCU_PLS_INTRTR0] = &am6_dev_main2mcu_pls_introuter_main_0,
	[AM6_DEV_CTRL_MMR0] = &am6_dev_main_ctrl_mmr_main_0,
	[AM6_DEV_GPIOMUX_INTRTR0] = &am6_dev_main_gpiomux_introuter_main_0,
	[AM6_DEV_PLL_MMR0] = &am6_dev_main_pll_mmr_main_0,
	[AM6_DEV_MCU_MCAN0] = &am6_dev_mcanss_mcu_0,
	[AM6_DEV_MCU_MCAN1] = &am6_dev_mcanss_mcu_1,
	[AM6_DEV_MCASP0] = &am6_dev_mcasp_main_0,
	[AM6_DEV_MCASP1] = &am6_dev_mcasp_main_1,
	[AM6_DEV_MCASP2] = &am6_dev_mcasp_main_2,
	[AM6_DEV_MCU_CTRL_MMR0] = &am6_dev_mcu_ctrl_mmr_mcu_0,
	[AM6_DEV_MCU_PLL_MMR0] = &am6_dev_mcu_pll_mmr_mcu_0,
	[AM6_DEV_MCU_SEC_MMR0] = &am6_dev_mcu_sec_mmr_mcu_0,
	[AM6_DEV_I2C0] = &am6_dev_mshsi2c_main_0,
	[AM6_DEV_I2C1] = &am6_dev_mshsi2c_main_1,
	[AM6_DEV_I2C2] = &am6_dev_mshsi2c_main_2,
	[AM6_DEV_I2C3] = &am6_dev_mshsi2c_main_3,
	[AM6_DEV_MCU_I2C0] = &am6_dev_mshsi2c_mcu_0,
	[AM6_DEV_WKUP_I2C0] = &am6_dev_mshsi2c_wkup_0,
	[AM6_DEV_MCU_MSRAM0] = &am6_dev_msram64kx64e_mcu_0,
	[AM6_DEV_DFTSS0] = &am6_dev_mx_dftss_wrap_main_0,
	[AM6_DEV_NAVSS0] = &am6_dev_navss256l_main_0,
	[AM6_DEV_MCU_NAVSS0] = &am6_dev_navss_mcu_mcu_0,
	[AM6_DEV_PCIE0] = &am6_dev_pcie_g3x2_main_0,
	[AM6_DEV_PCIE1] = &am6_dev_pcie_g3x2_main_1,
	[AM6_DEV_PDMA_DEBUG0] = &am6_dev_pdma_debug_main_0,
	[AM6_DEV_PDMA0] = &am6_dev_pdma_main0_main_0,
	[AM6_DEV_PDMA1] = &am6_dev_pdma_main1_main_0,
	[AM6_DEV_MCU_PDMA0] = &am6_dev_pdma_mcu0_mcu_0,
	[AM6_DEV_MCU_PDMA1] = &am6_dev_pdma_mcu1_mcu_0,
	[AM6_DEV_MCU_PSRAM0] = &am6_dev_psram128x32_mcu_0,
	[AM6_DEV_PSRAMECC0] = &am6_dev_psram256x32e_main_0,
	[AM6_DEV_MCU_ARMSS0] = &am6_dev_mcu_armss0_common,
	[AM6_DEV_RTI0] = &am6_dev_rti_main_0,
	[AM6_DEV_RTI1] = &am6_dev_rti_main_1,
	[AM6_DEV_RTI2] = &am6_dev_rti_main_2,
	[AM6_DEV_RTI3] = &am6_dev_rti_main_3,
	[AM6_DEV_MCU_RTI0] = &am6_dev_rti_mcu_0,
	[AM6_DEV_MCU_RTI1] = &am6_dev_rti_mcu_1,
	[AM6_DEV_SA2_UL0] = &am6_dev_sa2_ul_main_0,
	[AM6_DEV_MCSPI0] = &am6_dev_spi_main_0,
	[AM6_DEV_MCSPI1] = &am6_dev_spi_main_1,
	[AM6_DEV_MCSPI2] = &am6_dev_spi_main_2,
	[AM6_DEV_MCSPI3] = &am6_dev_spi_main_3,
	[AM6_DEV_MCSPI4] = &am6_dev_spi_main_4,
	[AM6_DEV_MCU_MCSPI0] = &am6_dev_spi_mcu_0,
	[AM6_DEV_MCU_MCSPI1] = &am6_dev_spi_mcu_1,
	[AM6_DEV_MCU_MCSPI2] = &am6_dev_spi_mcu_2,
	[AM6_DEV_TIMESYNC_INTRTR0] = &am6_dev_timesync_event_introuter_main_0,
	[AM6_DEV_UART0] = &am6_dev_usart_main_0,
	[AM6_DEV_UART1] = &am6_dev_usart_main_1,
	[AM6_DEV_UART2] = &am6_dev_usart_main_2,
	[AM6_DEV_MCU_UART0] = &am6_dev_usart_mcu_0,
	[AM6_DEV_WKUP_UART0] = &am6_dev_usart_wkup_0,
	[AM6_DEV_USB3SS0] = &am6_dev_usb3ss2p0_gs80_main_0,
	[AM6_DEV_USB3SS1] = &am6_dev_usb3ss2p0_gs80_main_1,
	[AM6_DEV_SERDES0] = &am6_dev_wiz8b2m4vsb_main_0,
	[AM6_DEV_SERDES1] = &am6_dev_wiz8b2m4vsb_main_1,
	[AM6_DEV_WKUP_CTRL_MMR0] = &am6_dev_wkup_ctrl_mmr_wkup_0,
	[AM6_DEV_WKUP_GPIOMUX_INTRTR0] = &am6_dev_wkup_gpiomux_introuter_wkup_0,
	[AM6_DEV_BOARD0] = &am6_dev_board_0,
	[AM6_DEV_MCU_ARMSS0_CPU0] = &am6_dev_mcu_armss0_cpu0,
	[AM6_DEV_WKUP_DMSC0_CORTEX_M3_0] = &am6_dev_wkup_dmsc0_cortex_m3_0,
	[AM6_DEV_NAVSS0_CPTS0] = &am6_dev_navss0_cpts0,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0] = &am6_dev_navss0_mailbox0_cluster0,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1] = &am6_dev_navss0_mailbox0_cluster1,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2] = &am6_dev_navss0_mailbox0_cluster2,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3] = &am6_dev_navss0_mailbox0_cluster3,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4] = &am6_dev_navss0_mailbox0_cluster4,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5] = &am6_dev_navss0_mailbox0_cluster5,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6] = &am6_dev_navss0_mailbox0_cluster6,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7] = &am6_dev_navss0_mailbox0_cluster7,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8] = &am6_dev_navss0_mailbox0_cluster8,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9] = &am6_dev_navss0_mailbox0_cluster9,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10] = &am6_dev_navss0_mailbox0_cluster10,
	[AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11] = &am6_dev_navss0_mailbox0_cluster11,
	[AM6_DEV_NAVSS0_MCRC0] = &am6_dev_navss0_mcrc0,
	[AM6_DEV_NAVSS0_PVU0] = &am6_dev_navss0_pvu0,
	[AM6_DEV_NAVSS0_PVU1] = &am6_dev_navss0_pvu1,
	[AM6_DEV_NAVSS0_UDMASS_INTA0] = &am6_dev_navss0_udmass_inta0,
	[AM6_DEV_NAVSS0_MODSS_INTA0] = &am6_dev_navss0_modss_inta0,
	[AM6_DEV_NAVSS0_MODSS_INTA1] = &am6_dev_navss0_modss_inta1,
	[AM6_DEV_NAVSS0_INTR_ROUTER_0] = &am6_dev_navss0_intr_router_0,
	[AM6_DEV_NAVSS0_TIMER_MGR0] = &am6_dev_navss0_timer_mgr0,
	[AM6_DEV_NAVSS0_TIMER_MGR1] = &am6_dev_navss0_timer_mgr1,
	[AM6_DEV_NAVSS0_PROXY0] = &am6_dev_navss0_proxy0,
	[AM6_DEV_NAVSS0_RINGACC0] = &am6_dev_navss0_ringacc0,
	[AM6_DEV_NAVSS0_UDMAP0] = &am6_dev_navss0_udmap0,
	[AM6_DEV_MCU_NAVSS0_INTR_AGGR_0] = &am6_dev_mcu_navss0_intr_aggr_0,
	[AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0] = &am6_dev_mcu_navss0_intr_router_0,
	[AM6_DEV_MCU_NAVSS0_PROXY0] = &am6_dev_mcu_navss0_proxy0,
	[AM6_DEV_MCU_NAVSS0_MCRC0] = &am6_dev_mcu_navss0_mcrc0,
	[AM6_DEV_MCU_NAVSS0_UDMAP0] = &am6_dev_mcu_navss0_udmap0,
	[AM6_DEV_MCU_NAVSS0_RINGACC0] = &am6_dev_mcu_navss0_ringacc0,
	[AM6_DEV_COMPUTE_CLUSTER_MSMC0] = &am6_dev_compute_cluster_am65x_tb_vdc_main_msmc_0,
	[AM6_DEV_COMPUTE_CLUSTER_PBIST0] = &am6_dev_compute_cluster_am65x_tb_vdc_main_pbist_0,
	[AM6_DEV_COMPUTE_CLUSTER_CPAC0] = &am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_0,
	[AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST0] = &am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_pbist_0,
	[AM6_DEV_COMPUTE_CLUSTER_CPAC1] = &am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_1,
	[AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST1] = &am6_dev_compute_cluster_am65x_tb_vdc_main_cpac_pbist_1,
	[AM6_DEV_COMPUTE_CLUSTER_A53_0] = &am6_dev_compute_cluster_am65x_tb_vdc_main_a53_0,
	[AM6_DEV_COMPUTE_CLUSTER_A53_1] = &am6_dev_compute_cluster_am65x_tb_vdc_main_a53_1,
	[AM6_DEV_COMPUTE_CLUSTER_A53_2] = &am6_dev_compute_cluster_am65x_tb_vdc_main_a53_2,
	[AM6_DEV_COMPUTE_CLUSTER_A53_3] = &am6_dev_compute_cluster_am65x_tb_vdc_main_a53_3,
	[AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4] = &am6_dev_cpt2_probe_vbusm_main_navsramlo_4,
	[AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3] = &am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3,
	[AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0] = &am6_dev_cpt2_probe_vbusm_mcu_export_slv_0,
	[AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3] = &am6_dev_cpt2_probe_vbusm_main_navsramhi_3,
	[AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1] = &am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1,
	[AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5] = &am6_dev_cpt2_probe_vbusm_main_navddrhi_5,
	[AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6] = &am6_dev_cpt2_probe_vbusm_main_navddrlo_6,
	[AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0] = &am6_dev_cpt2_probe_vbusm_main_CAL0_0,
	[AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2] = &am6_dev_cpt2_probe_vbusm_main_DSS_2,
	[AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2] = &am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2,
	[AM6_DEV_OLDI_TX_CORE_MAIN_0] = &am6_dev_oldi_tx_core_main_0,
	[AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0] = &am6_dev_k3_arm_atb_funnel_3_32_mcu_0,
	[AM6_DEV_ICEMELTER_WKUP_0] = &am6_dev_icemelter_wkup_0,
	[AM6_DEV_K3_LED_MAIN_0] = &am6_dev_k3_led_main_0,
	[AM6_DEV_VDC_DATA_VBUSM_32B_REF_WKUP2MCU] = &am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu,
	[AM6_DEV_VDC_DATA_VBUSM_32B_REF_MCU2WKUP] = &am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup,
	[AM6_DEV_VDC_DATA_VBUSM_64B_REF_MAIN2MCU] = &am6_dev_vdc_data_vbusm_64b_ref_main2mcu,
	[AM6_DEV_VDC_DATA_VBUSM_64B_REF_MCU2MAIN] = &am6_dev_vdc_data_vbusm_64b_ref_mcu2main,
	[AM6_DEV_VDC_DMSC_DBG_VBUSP_32B_REF_DBG2DMSC] = &am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc,
	[AM6_DEV_VDC_INFRA_VBUSP_32B_REF_WKUP2MAIN_INFRA] = &am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra,
	[AM6_DEV_VDC_INFRA_VBUSP_32B_REF_MCU2MAIN_INFRA] = &am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra,
	[AM6_DEV_VDC_SOC_FW_VBUSP_32B_REF_FWWKUP2MCU] = &am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu,
	[AM6_DEV_VDC_SOC_FW_VBUSP_32B_REF_FWMCU2MAIN] = &am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main,
	[AM6_DEV_VDC_MCU_DBG_VBUSP_32B_REF_DBGMAIN2MCU] = &am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu,
	[AM6_DEV_VDC_NAV_PSIL_128B_REF_MAIN2MCU] = &am6_dev_vdc_nav_psil_128b_ref_main2mcu,
	[AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0] = &am6_dev_gs80prg_soc_wrap_wkup_0,
	[AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0] = &am6_dev_gs80prg_mcu_wrap_wkup_0,
	[AM6_DEV_MX_WAKEUP_RESET_SYNC_WKUP_0] = &am6_dev_mx_wakeup_reset_sync_wkup_0,
	[AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0] = &am6_dev_mx_efuse_main_chain_main_0,
	[AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0] = &am6_dev_mx_efuse_mcu_chain_mcu_0,
	[AM6_DEV_DUMMY_IP_LPSC_WKUP2MCU_VD] = &am6_dev_DUMMY_IP_LPSC_WKUP2MCU_VD,
	[AM6_DEV_DUMMY_IP_LPSC_WKUP2MAIN_INFRA_VD] = &am6_dev_DUMMY_IP_LPSC_WKUP2MAIN_INFRA_VD,
	[AM6_DEV_DUMMY_IP_LPSC_DEBUG2DMSC_VD] = &am6_dev_DUMMY_IP_LPSC_DEBUG2DMSC_VD,
	[AM6_DEV_DUMMY_IP_LPSC_DMSC_VD] = &am6_dev_DUMMY_IP_LPSC_DMSC_VD,
	[AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_INFRA_VD] = &am6_dev_DUMMY_IP_LPSC_MCU2MAIN_INFRA_VD,
	[AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_VD] = &am6_dev_DUMMY_IP_LPSC_MCU2MAIN_VD,
	[AM6_DEV_DUMMY_IP_LPSC_MCU2WKUP_VD] = &am6_dev_DUMMY_IP_LPSC_MCU2WKUP_VD,
	[AM6_DEV_DUMMY_IP_LPSC_MAIN2MCU_VD] = &am6_dev_DUMMY_IP_LPSC_MAIN2MCU_VD,
	[AM6_DEV_DUMMY_IP_LPSC_EMIF_DATA_VD] = &am6_dev_DUMMY_IP_LPSC_EMIF_DATA_VD,
	[AM6_DEV_MCU_ARMSS0_CPU1] = &am6_dev_mcu_armss0_cpu1,
	[AM6_DEV_MCU_FSS0_FSAS_0] = &am6_dev_fss_mcu_0_fsas_0,
	[AM6_DEV_MCU_FSS0_HYPERBUS0] = &am6_dev_fss_mcu_0_hyperbus_0,
	[AM6_DEV_MCU_FSS0_OSPI_0] = &am6_dev_fss_mcu_0_ospi_0,
	[AM6_DEV_MCU_FSS0_OSPI_1] = &am6_dev_fss_mcu_0_ospi_1,
};

struct device soc_devices[ARRAY_SIZE(soc_device_data_arr)];
const size_t soc_device_count = ARRAY_SIZE(soc_device_data_arr);

struct device *const this_dev = soc_devices + AM6_DEV_WKUP_DMSC0;
