
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 484.941 ; gain = 179.238
Command: read_checkpoint -auto_incremental -incremental C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.992 ; gain = 440.320
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'h100000000 truncated to fit in 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/saw_wav_gen.v:65]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/shiftbyte.v:29]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/shiftbyte.v:31]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/shiftbyte.v:34]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/shiftbyte.v:35]
WARNING: [Synth 8-10929] literal value 'd4294967296 truncated to fit in 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/sin_wav_gen.v:137]
INFO: [Synth 8-11241] undeclared symbol 'wav_sel_wav_out', assumed default net type 'wire' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/synth.v:92]
WARNING: [Synth 8-10929] literal value 'h100000000 truncated to fit in 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/tri_wav_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'midi_input' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/midi_input.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/midi_input.v:93]
INFO: [Synth 8-6155] done synthesizing module 'midi_input' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/midi_input.v:45]
WARNING: [Synth 8-7071] port 'note_valid' of module 'midi_input' is unconnected for instance 'midi_input_inst' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:53]
WARNING: [Synth 8-7023] instance 'midi_input_inst' of module 'midi_input' has 6 connections declared, but only 5 given [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:53]
INFO: [Synth 8-6157] synthesizing module 'natalius_processor' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/natalius_processor.v:21]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/control_unit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/control_unit.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/control_unit.v:218]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/control_unit.v:173]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/control_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_path' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/data_path.v:22]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/regfile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/regfile.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'shiftbyte' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/shiftbyte.v:21]
INFO: [Synth 8-6155] done synthesizing module 'shiftbyte' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/shiftbyte.v:21]
INFO: [Synth 8-6157] synthesizing module 'LIFO' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/LIFO.v:21]
WARNING: [Synth 8-7186] Applying attribute ram_style = "DISTRIBUTED" is ignored, object 'addr' is not inferred as ram due to incorrect usage [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/LIFO.v:32]
INFO: [Synth 8-6155] done synthesizing module 'LIFO' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/LIFO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/data_path.v:22]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:22]
INFO: [Synth 8-3876] $readmem data file 'instructions.mem' is read successfully [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:39]
INFO: [Synth 8-251] Instruction Memory Contents: [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:42]
INFO: [Synth 8-251] Addr 0: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 1: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 2: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 3: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 4: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 5: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 6: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 7: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 8: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr 9: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr a: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr b: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr c: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr d: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr e: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Addr f: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:44]
INFO: [Synth 8-251] Reading instruction at addr=xxx: xxxx [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:53]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/instruction_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'natalius_processor' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/processor_core/natalius_processor.v:21]
WARNING: [Synth 8-7071] port 'read_e' of module 'natalius_processor' is unconnected for instance 'processor_inst' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:62]
WARNING: [Synth 8-7023] instance 'processor_inst' of module 'natalius_processor' has 7 connections declared, but only 6 given [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:62]
INFO: [Synth 8-6157] synthesizing module 'processor_synth_interface' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/new/processor_synth_interface.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/new/processor_synth_interface.v:87]
INFO: [Synth 8-6155] done synthesizing module 'processor_synth_interface' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/new/processor_synth_interface.v:22]
WARNING: [Synth 8-7071] port 'midi_valid_sync' of module 'processor_synth_interface' is unconnected for instance 'interface_inst' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:72]
WARNING: [Synth 8-7023] instance 'interface_inst' of module 'processor_synth_interface' has 16 connections declared, but only 15 given [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:72]
INFO: [Synth 8-6157] synthesizing module 'synth' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/synth.v:64]
INFO: [Synth 8-6157] synthesizing module 'midi_to_freq' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/midi_to_freq.v:54]
INFO: [Synth 8-6155] done synthesizing module 'midi_to_freq' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/midi_to_freq.v:54]
INFO: [Synth 8-6157] synthesizing module 'wav_selector' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/wav_selector.v:60]
INFO: [Synth 8-6157] synthesizing module 'saw_wav_gen' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/saw_wav_gen.v:54]
INFO: [Synth 8-6155] done synthesizing module 'saw_wav_gen' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/saw_wav_gen.v:54]
INFO: [Synth 8-6157] synthesizing module 'sqr_wav_gen' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/sqr_wav_gen.v:55]
INFO: [Synth 8-6155] done synthesizing module 'sqr_wav_gen' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/sqr_wav_gen.v:55]
INFO: [Synth 8-6157] synthesizing module 'tri_wav_gen' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/tri_wav_gen.v:56]
INFO: [Synth 8-6155] done synthesizing module 'tri_wav_gen' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/tri_wav_gen.v:56]
INFO: [Synth 8-6157] synthesizing module 'sin_wav_gen' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/sin_wav_gen.v:56]
INFO: [Synth 8-6155] done synthesizing module 'sin_wav_gen' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/sin_wav_gen.v:56]
INFO: [Synth 8-226] default block is never used [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/wav_selector.v:109]
INFO: [Synth 8-6155] done synthesizing module 'wav_selector' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/wav_selector.v:60]
WARNING: [Synth 8-689] width (1) of port connection 'wav_out' does not match port width (8) of module 'wav_selector' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/synth.v:92]
INFO: [Synth 8-6157] synthesizing module 'adsr_envelope' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/adsr_envelope.v:49]
INFO: [Synth 8-6155] done synthesizing module 'adsr_envelope' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/adsr_envelope.v:49]
INFO: [Synth 8-6155] done synthesizing module 'synth' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/synth.v:64]
INFO: [Synth 8-6157] synthesizing module 'pwm_audio' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/pwm_audio.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pwm_audio' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/pwm_audio.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element data_byte1_reg was removed.  [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/midi_input.v:85]
WARNING: [Synth 8-6014] Unused sequential element direction_reg was removed.  [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/tri_wav_gen.v:75]
WARNING: [Synth 8-7137] Register mult_temp_reg in module adsr_envelope has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sources_1/imports/imports/imports/new/adsr_envelope.v:172]
WARNING: [Synth 8-7129] Port freq[31] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[30] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[29] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[28] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[27] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[26] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[25] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[24] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[23] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[22] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[21] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[20] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[19] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[18] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[17] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[16] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[15] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[14] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[13] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[12] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[11] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[10] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[9] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[8] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[7] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[6] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[5] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[4] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[3] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[2] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[1] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[0] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[31] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[30] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[29] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[28] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[27] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[26] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[25] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[24] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[23] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[22] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[21] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[20] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[19] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[18] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[17] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[16] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[15] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[14] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[13] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[12] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[11] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[10] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[9] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[8] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[7] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[6] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[5] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[4] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[3] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[2] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[1] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[0] in module tri_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[31] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[30] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[29] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[28] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[27] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[26] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[25] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[24] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[23] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[22] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[21] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[20] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[19] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[18] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[17] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[16] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[15] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[14] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[13] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[12] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[11] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[10] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[9] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[8] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[7] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[6] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[5] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[4] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[3] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[2] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[1] in module saw_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[0] in module saw_wav_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1441.605 ; gain = 559.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1441.605 ; gain = 559.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1441.605 ; gain = 559.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1441.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1489.891 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'midi_input'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
               DATA_BITS |                              010 |                              010
                STOP_BIT |                              011 |                              011
            PROCESS_BYTE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'midi_input'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                             0001 |                             0000
                  DECODE |                             0010 |                             0001
                 EXECUTE |                             0100 |                             0010
               WRITEBACK |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   3 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	   5 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port freq[31] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[30] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[29] in module sin_wav_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port freq[28] in module sin_wav_gen is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (midi_input_inst/FSM_sequential_state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (midi_input_inst/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (midi_input_inst/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (processor_inst/control_unit_i/FSM_onehot_state_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (processor_inst/control_unit_i/FSM_onehot_state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (processor_inst/control_unit_i/FSM_onehot_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (processor_inst/control_unit_i/FSM_onehot_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------------------------------+---------------+----------------+
|Module Name  | RTL Object                         | Depth x Width | Implemented As | 
+-------------+------------------------------------+---------------+----------------+
|midi_to_freq | freq_out                           | 128x11        | LUT            | 
|sin_wav_gen  | wav_out_reg                        | 256x8         | Block RAM      | 
|top          | synth_inst/midi_freq_inst/freq_out | 128x11        | LUT            | 
+-------------+------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1489.891 ; gain = 559.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.891 ; gain = 608.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: a6c67d3c
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1489.891 ; gain = 998.992
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 02:17:38 2024...
