//Verilog generated by VPR  from post-place-and-route implementation
module ram_simple_dp_dc_512x32_post_synth (
    input \din[0] ,
    input \din[1] ,
    input \din[2] ,
    input \din[3] ,
    input \din[4] ,
    input \din[5] ,
    input \din[6] ,
    input \din[7] ,
    input \din[8] ,
    input \din[9] ,
    input \din[10] ,
    input \din[11] ,
    input \din[12] ,
    input \din[13] ,
    input \din[14] ,
    input \din[15] ,
    input \din[16] ,
    input \din[17] ,
    input \din[18] ,
    input \din[19] ,
    input \din[20] ,
    input \din[21] ,
    input \din[22] ,
    input \din[23] ,
    input \din[24] ,
    input \din[25] ,
    input \din[26] ,
    input \din[27] ,
    input \din[28] ,
    input \din[29] ,
    input \din[30] ,
    input \din[31] ,
    input \read_addr[0] ,
    input \read_addr[1] ,
    input \read_addr[2] ,
    input \read_addr[3] ,
    input \read_addr[4] ,
    input \read_addr[5] ,
    input \read_addr[6] ,
    input \read_addr[7] ,
    input \read_addr[8] ,
    input \write_addr[0] ,
    input \write_addr[1] ,
    input \write_addr[2] ,
    input \write_addr[3] ,
    input \write_addr[4] ,
    input \write_addr[5] ,
    input \write_addr[6] ,
    input \write_addr[7] ,
    input \write_addr[8] ,
    input \we ,
    input \read_clock ,
    input \write_clock ,
    output \dout[0] ,
    output \dout[1] ,
    output \dout[2] ,
    output \dout[3] ,
    output \dout[4] ,
    output \dout[5] ,
    output \dout[6] ,
    output \dout[7] ,
    output \dout[8] ,
    output \dout[9] ,
    output \dout[10] ,
    output \dout[11] ,
    output \dout[12] ,
    output \dout[13] ,
    output \dout[14] ,
    output \dout[15] ,
    output \dout[16] ,
    output \dout[17] ,
    output \dout[18] ,
    output \dout[19] ,
    output \dout[20] ,
    output \dout[21] ,
    output \dout[22] ,
    output \dout[23] ,
    output \dout[24] ,
    output \dout[25] ,
    output \dout[26] ,
    output \dout[27] ,
    output \dout[28] ,
    output \dout[30] ,
    output \dout[31] 
);

    //Wires
    wire \din[0]_output_0_0 ;
    wire \din[1]_output_0_0 ;
    wire \din[2]_output_0_0 ;
    wire \din[3]_output_0_0 ;
    wire \din[4]_output_0_0 ;
    wire \din[5]_output_0_0 ;
    wire \din[6]_output_0_0 ;
    wire \din[7]_output_0_0 ;
    wire \din[8]_output_0_0 ;
    wire \din[9]_output_0_0 ;
    wire \din[10]_output_0_0 ;
    wire \din[11]_output_0_0 ;
    wire \din[12]_output_0_0 ;
    wire \din[13]_output_0_0 ;
    wire \din[14]_output_0_0 ;
    wire \din[15]_output_0_0 ;
    wire \din[16]_output_0_0 ;
    wire \din[17]_output_0_0 ;
    wire \din[18]_output_0_0 ;
    wire \din[19]_output_0_0 ;
    wire \din[20]_output_0_0 ;
    wire \din[21]_output_0_0 ;
    wire \din[22]_output_0_0 ;
    wire \din[23]_output_0_0 ;
    wire \din[24]_output_0_0 ;
    wire \din[25]_output_0_0 ;
    wire \din[26]_output_0_0 ;
    wire \din[27]_output_0_0 ;
    wire \din[28]_output_0_0 ;
    wire \din[29]_output_0_0 ;
    wire \din[30]_output_0_0 ;
    wire \din[31]_output_0_0 ;
    wire \read_addr[0]_output_0_0 ;
    wire \read_addr[1]_output_0_0 ;
    wire \read_addr[2]_output_0_0 ;
    wire \read_addr[3]_output_0_0 ;
    wire \read_addr[4]_output_0_0 ;
    wire \read_addr[5]_output_0_0 ;
    wire \read_addr[6]_output_0_0 ;
    wire \read_addr[7]_output_0_0 ;
    wire \read_addr[8]_output_0_0 ;
    wire \write_addr[0]_output_0_0 ;
    wire \write_addr[1]_output_0_0 ;
    wire \write_addr[2]_output_0_0 ;
    wire \write_addr[3]_output_0_0 ;
    wire \write_addr[4]_output_0_0 ;
    wire \write_addr[5]_output_0_0 ;
    wire \write_addr[6]_output_0_0 ;
    wire \write_addr[7]_output_0_0 ;
    wire \write_addr[8]_output_0_0 ;
    wire \we_output_0_0 ;
    wire \read_clock_output_0_0 ;
    wire \write_clock_output_0_0 ;
    wire \lut_dout[0]_output_0_0 ;
    wire \lut_dout[1]_output_0_0 ;
    wire \lut_dout[2]_output_0_0 ;
    wire \lut_dout[3]_output_0_0 ;
    wire \lut_dout[4]_output_0_0 ;
    wire \lut_dout[5]_output_0_0 ;
    wire \lut_dout[6]_output_0_0 ;
    wire \lut_dout[7]_output_0_0 ;
    wire \lut_dout[8]_output_0_0 ;
    wire \lut_dout[9]_output_0_0 ;
    wire \lut_dout[10]_output_0_0 ;
    wire \lut_dout[11]_output_0_0 ;
    wire \lut_dout[12]_output_0_0 ;
    wire \lut_dout[13]_output_0_0 ;
    wire \lut_dout[14]_output_0_0 ;
    wire \lut_dout[15]_output_0_0 ;
    wire \lut_dout[16]_output_0_0 ;
    wire \lut_dout[17]_output_0_0 ;
    wire \lut_dout[18]_output_0_0 ;
    wire \lut_dout[19]_output_0_0 ;
    wire \lut_dout[20]_output_0_0 ;
    wire \lut_dout[21]_output_0_0 ;
    wire \lut_dout[22]_output_0_0 ;
    wire \lut_dout[23]_output_0_0 ;
    wire \lut_dout[24]_output_0_0 ;
    wire \lut_dout[25]_output_0_0 ;
    wire \lut_dout[26]_output_0_0 ;
    wire \lut_dout[27]_output_0_0 ;
    wire \lut_dout[28]_output_0_0 ;
    wire \lut_dout[30]_output_0_0 ;
    wire \lut_dout[31]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$undef_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_0 ;
    wire \lut_WDATA_B2[17]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_1 ;
    wire \lut_WDATA_B2[16]_1_output_0_0 ;
    wire \lut_WDATA_B2[15]_1_output_0_0 ;
    wire \lut_WDATA_B2[14]_1_output_0_0 ;
    wire \lut_WDATA_B2[12]_1_output_0_0 ;
    wire \lut_WDATA_B2[10]_1_output_0_0 ;
    wire \lut_WDATA_B2[6]_1_output_0_0 ;
    wire \lut_WDATA_B2[5]_1_output_0_0 ;
    wire \lut_WDATA_B2[3]_1_output_0_0 ;
    wire \lut_WDATA_B2[1]_1_output_0_0 ;
    wire \lut_WDATA_A2[17]_1_output_0_0 ;
    wire \lut_WDATA_A2[16]_1_output_0_0 ;
    wire \lut_WDATA_A2[14]_1_output_0_0 ;
    wire \lut_WDATA_A2[10]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_14 ;
    wire \lut_WDATA_A2[9]_1_output_0_0 ;
    wire \lut_WDATA_A2[8]_1_output_0_0 ;
    wire \lut_WDATA_A2[6]_1_output_0_0 ;
    wire \lut_WDATA_A2[3]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_5 ;
    wire \lut_WDATA_A2[2]_1_output_0_0 ;
    wire \lut_WDATA_A2[1]_1_output_0_0 ;
    wire \lut_WDATA_B2[4]_1_output_0_0 ;
    wire \lut_WDATA_A2[0]_1_output_0_0 ;
    wire \lut_WDATA_A2[13]_1_output_0_0 ;
    wire \lut_WDATA_A2[12]_1_output_0_0 ;
    wire \lut_WDATA_B2[7]_1_output_0_0 ;
    wire \lut_WDATA_A1[15]_1_output_0_0 ;
    wire \lut_WDATA_A1[14]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_3 ;
    wire \lut_WDATA_A1[11]_1_output_0_0 ;
    wire \lut_WDATA_A1[7]_1_output_0_0 ;
    wire \lut_WDATA_B1[3]_1_output_0_0 ;
    wire \lut_WDATA_A1[6]_1_output_0_0 ;
    wire \lut_WDATA_A1[3]_1_output_0_0 ;
    wire \lut_WDATA_A1[1]_1_output_0_0 ;
    wire \lut_WDATA_A1[0]_1_output_0_0 ;
    wire \lut_WDATA_B2[11]_1_output_0_0 ;
    wire \lut_WDATA_A1[10]_1_output_0_0 ;
    wire \lut_WDATA_A1[2]_1_output_0_0 ;
    wire \lut_WDATA_B2[13]_1_output_0_0 ;
    wire \lut_WDATA_A1[17]_1_output_0_0 ;
    wire \lut_WDATA_B2[2]_1_output_0_0 ;
    wire \lut_WDATA_A1[4]_1_output_0_0 ;
    wire \lut_WDATA_B1[13]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_14 ;
    wire \lut_WDATA_A2[5]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 ;
    wire \lut_WDATA_A1[12]_1_output_0_0 ;
    wire \lut_WDATA_B1[0]_1_output_0_0 ;
    wire \lut_WDATA_A1[13]_1_output_0_0 ;
    wire \lut_WDATA_B1[9]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_12 ;
    wire \lut_WDATA_A2[4]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_8 ;
    wire \lut_WDATA_B2[9]_1_output_0_0 ;
    wire \lut_WDATA_A1[9]_1_output_0_0 ;
    wire \lut_WDATA_A2[15]_1_output_0_0 ;
    wire \lut_WDATA_A1[5]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_6 ;
    wire \lut_WDATA_B1[1]_1_output_0_0 ;
    wire \lut_WDATA_B1[2]_1_output_0_0 ;
    wire \lut_WDATA_B1[4]_1_output_0_0 ;
    wire \lut_WDATA_B1[6]_1_output_0_0 ;
    wire \lut_WDATA_B1[5]_1_output_0_0 ;
    wire \lut_WDATA_B1[7]_1_output_0_0 ;
    wire \lut_WDATA_B1[11]_1_output_0_0 ;
    wire \lut_WDATA_B1[17]_1_output_0_0 ;
    wire \lut_WDATA_B2[0]_1_output_0_0 ;
    wire \lut_WDATA_B1[12]_1_output_0_0 ;
    wire \lut_WDATA_B1[15]_1_output_0_0 ;
    wire \lut_WDATA_A1[8]_1_output_0_0 ;
    wire \lut_WDATA_B1[16]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_11 ;
    wire \lut_WDATA_A2[11]_1_output_0_0 ;
    wire \lut_WDATA_A2[7]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_13 ;
    wire \lut_WDATA_B1[10]_1_output_0_0 ;
    wire \lut_WDATA_B1[8]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_15 ;
    wire \lut_WDATA_A1[16]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_2 ;
    wire \lut_WDATA_B2[8]_1_output_0_0 ;
    wire \lut_WDATA_B1[14]_1_output_0_0 ;
    wire \lut_WDATA_B1[0]_1_input_0_1 ;
    wire \lut_WDATA_B1[1]_1_input_0_2 ;
    wire \lut_WDATA_B1[2]_1_input_0_1 ;
    wire \lut_WDATA_B1[3]_1_input_0_4 ;
    wire \lut_WDATA_B1[4]_1_input_0_1 ;
    wire \lut_WDATA_B1[5]_1_input_0_4 ;
    wire \lut_WDATA_B1[6]_1_input_0_2 ;
    wire \lut_WDATA_B1[7]_1_input_0_0 ;
    wire \lut_WDATA_B1[8]_1_input_0_4 ;
    wire \lut_WDATA_B1[9]_1_input_0_1 ;
    wire \lut_WDATA_B1[10]_1_input_0_2 ;
    wire \lut_WDATA_B1[11]_1_input_0_0 ;
    wire \lut_WDATA_B1[12]_1_input_0_3 ;
    wire \lut_WDATA_B1[13]_1_input_0_0 ;
    wire \lut_WDATA_B1[14]_1_input_0_1 ;
    wire \lut_WDATA_B1[15]_1_input_0_4 ;
    wire \lut_WDATA_B2[0]_1_input_0_0 ;
    wire \lut_WDATA_B2[1]_1_input_0_2 ;
    wire \lut_WDATA_B2[2]_1_input_0_3 ;
    wire \lut_WDATA_B2[3]_1_input_0_4 ;
    wire \lut_WDATA_B2[4]_1_input_0_2 ;
    wire \lut_WDATA_B2[5]_1_input_0_4 ;
    wire \lut_WDATA_B2[6]_1_input_0_1 ;
    wire \lut_WDATA_B2[7]_1_input_0_2 ;
    wire \lut_WDATA_B2[8]_1_input_0_1 ;
    wire \lut_WDATA_B2[9]_1_input_0_3 ;
    wire \lut_WDATA_B2[10]_1_input_0_1 ;
    wire \lut_WDATA_B2[11]_1_input_0_0 ;
    wire \lut_WDATA_B2[12]_1_input_0_3 ;
    wire \lut_WDATA_B2[13]_1_input_0_0 ;
    wire \lut_WDATA_B2[14]_1_input_0_2 ;
    wire \lut_WDATA_B2[15]_1_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 ;
    wire \dout[0]_input_0_0 ;
    wire \dout[1]_input_0_0 ;
    wire \dout[2]_input_0_0 ;
    wire \dout[3]_input_0_0 ;
    wire \dout[4]_input_0_0 ;
    wire \dout[5]_input_0_0 ;
    wire \dout[6]_input_0_0 ;
    wire \dout[7]_input_0_0 ;
    wire \dout[8]_input_0_0 ;
    wire \dout[9]_input_0_0 ;
    wire \dout[10]_input_0_0 ;
    wire \dout[11]_input_0_0 ;
    wire \dout[12]_input_0_0 ;
    wire \dout[13]_input_0_0 ;
    wire \dout[14]_input_0_0 ;
    wire \dout[15]_input_0_0 ;
    wire \dout[16]_input_0_0 ;
    wire \dout[17]_input_0_0 ;
    wire \dout[18]_input_0_0 ;
    wire \dout[19]_input_0_0 ;
    wire \dout[20]_input_0_0 ;
    wire \dout[21]_input_0_0 ;
    wire \dout[22]_input_0_0 ;
    wire \dout[23]_input_0_0 ;
    wire \dout[24]_input_0_0 ;
    wire \dout[25]_input_0_0 ;
    wire \dout[26]_input_0_0 ;
    wire \dout[27]_input_0_0 ;
    wire \dout[28]_input_0_0 ;
    wire \dout[30]_input_0_0 ;
    wire \dout[31]_input_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 ;
    wire \lut_WDATA_A2[5]_1_input_0_3 ;
    wire \lut_WDATA_A2[4]_1_input_0_3 ;
    wire \lut_WDATA_A2[3]_1_input_0_3 ;
    wire \lut_WDATA_A2[2]_1_input_0_3 ;
    wire \lut_WDATA_A2[1]_1_input_0_1 ;
    wire \lut_WDATA_A2[0]_1_input_0_1 ;
    wire \lut_WDATA_A2[6]_1_input_0_1 ;
    wire \lut_WDATA_A2[7]_1_input_0_1 ;
    wire \lut_WDATA_A2[8]_1_input_0_3 ;
    wire \lut_WDATA_A2[9]_1_input_0_0 ;
    wire \lut_WDATA_A2[10]_1_input_0_0 ;
    wire \lut_WDATA_A2[11]_1_input_0_0 ;
    wire \lut_WDATA_A1[17]_1_input_0_4 ;
    wire \lut_WDATA_A2[12]_1_input_0_4 ;
    wire \lut_WDATA_A2[13]_1_input_0_4 ;
    wire \lut_WDATA_A2[14]_1_input_0_4 ;
    wire \lut_WDATA_A2[15]_1_input_0_4 ;
    wire \lut_WDATA_A2[16]_1_input_0_4 ;
    wire \lut_WDATA_A2[17]_1_input_0_0 ;
    wire \lut_WDATA_A1[0]_1_input_0_0 ;
    wire \lut_WDATA_A1[5]_1_input_0_0 ;
    wire \lut_WDATA_A1[6]_1_input_0_0 ;
    wire \lut_WDATA_A1[7]_1_input_0_0 ;
    wire \lut_WDATA_A1[8]_1_input_0_0 ;
    wire \lut_WDATA_A1[3]_1_input_0_0 ;
    wire \lut_WDATA_A1[4]_1_input_0_0 ;
    wire \lut_WDATA_A1[1]_1_input_0_0 ;
    wire \lut_WDATA_A1[2]_1_input_0_0 ;
    wire \lut_WDATA_A1[16]_1_input_0_2 ;
    wire \lut_WDATA_A1[9]_1_input_0_2 ;
    wire \lut_WDATA_A1[10]_1_input_0_4 ;
    wire \lut_WDATA_A1[11]_1_input_0_4 ;
    wire \lut_WDATA_A1[12]_1_input_0_2 ;
    wire \lut_WDATA_A1[13]_1_input_0_2 ;
    wire \lut_WDATA_A1[14]_1_input_0_0 ;
    wire \lut_WDATA_A1[15]_1_input_0_0 ;
    wire \lut_WDATA_B1[17]_1_input_0_2 ;
    wire \lut_WDATA_B2[16]_1_input_0_2 ;
    wire \lut_WDATA_B2[17]_1_input_0_2 ;
    wire \lut_WDATA_B1[16]_1_input_0_2 ;
    wire \lut_dout[27]_input_0_1 ;
    wire \lut_dout[25]_input_0_4 ;
    wire \lut_dout[24]_input_0_2 ;
    wire \lut_dout[23]_input_0_4 ;
    wire \lut_dout[20]_input_0_2 ;
    wire \lut_dout[16]_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 ;
    wire \lut_dout[17]_input_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 ;
    wire \lut_dout[30]_input_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 ;
    wire \lut_dout[21]_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 ;
    wire \lut_dout[19]_input_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 ;
    wire \lut_dout[7]_input_0_4 ;
    wire \lut_dout[26]_input_0_3 ;
    wire \lut_dout[0]_input_0_3 ;
    wire \lut_dout[14]_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 ;
    wire \lut_dout[6]_input_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 ;
    wire \lut_dout[28]_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 ;
    wire \lut_dout[8]_input_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 ;
    wire \lut_dout[31]_input_0_1 ;
    wire \lut_dout[22]_input_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 ;
    wire \lut_dout[1]_input_0_4 ;
    wire \lut_dout[3]_input_0_1 ;
    wire \lut_dout[2]_input_0_2 ;
    wire \lut_dout[4]_input_0_2 ;
    wire \lut_dout[5]_input_0_4 ;
    wire \lut_dout[9]_input_0_1 ;
    wire \lut_dout[10]_input_0_2 ;
    wire \lut_dout[11]_input_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 ;
    wire \lut_dout[12]_input_0_3 ;
    wire \lut_dout[13]_input_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 ;
    wire \lut_dout[15]_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 ;
    wire \lut_dout[18]_input_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 ;

    //IO assignments
    assign \dout[0]  = \dout[0]_input_0_0 ;
    assign \dout[1]  = \dout[1]_input_0_0 ;
    assign \dout[2]  = \dout[2]_input_0_0 ;
    assign \dout[3]  = \dout[3]_input_0_0 ;
    assign \dout[4]  = \dout[4]_input_0_0 ;
    assign \dout[5]  = \dout[5]_input_0_0 ;
    assign \dout[6]  = \dout[6]_input_0_0 ;
    assign \dout[7]  = \dout[7]_input_0_0 ;
    assign \dout[8]  = \dout[8]_input_0_0 ;
    assign \dout[9]  = \dout[9]_input_0_0 ;
    assign \dout[10]  = \dout[10]_input_0_0 ;
    assign \dout[11]  = \dout[11]_input_0_0 ;
    assign \dout[12]  = \dout[12]_input_0_0 ;
    assign \dout[13]  = \dout[13]_input_0_0 ;
    assign \dout[14]  = \dout[14]_input_0_0 ;
    assign \dout[15]  = \dout[15]_input_0_0 ;
    assign \dout[16]  = \dout[16]_input_0_0 ;
    assign \dout[17]  = \dout[17]_input_0_0 ;
    assign \dout[18]  = \dout[18]_input_0_0 ;
    assign \dout[19]  = \dout[19]_input_0_0 ;
    assign \dout[20]  = \dout[20]_input_0_0 ;
    assign \dout[21]  = \dout[21]_input_0_0 ;
    assign \dout[22]  = \dout[22]_input_0_0 ;
    assign \dout[23]  = \dout[23]_input_0_0 ;
    assign \dout[24]  = \dout[24]_input_0_0 ;
    assign \dout[25]  = \dout[25]_input_0_0 ;
    assign \dout[26]  = \dout[26]_input_0_0 ;
    assign \dout[27]  = \dout[27]_input_0_0 ;
    assign \dout[28]  = \dout[28]_input_0_0 ;
    assign \dout[30]  = \dout[30]_input_0_0 ;
    assign \dout[31]  = \dout[31]_input_0_0 ;
    assign \din[0]_output_0_0  = \din[0] ;
    assign \din[1]_output_0_0  = \din[1] ;
    assign \din[2]_output_0_0  = \din[2] ;
    assign \din[3]_output_0_0  = \din[3] ;
    assign \din[4]_output_0_0  = \din[4] ;
    assign \din[5]_output_0_0  = \din[5] ;
    assign \din[6]_output_0_0  = \din[6] ;
    assign \din[7]_output_0_0  = \din[7] ;
    assign \din[8]_output_0_0  = \din[8] ;
    assign \din[9]_output_0_0  = \din[9] ;
    assign \din[10]_output_0_0  = \din[10] ;
    assign \din[11]_output_0_0  = \din[11] ;
    assign \din[12]_output_0_0  = \din[12] ;
    assign \din[13]_output_0_0  = \din[13] ;
    assign \din[14]_output_0_0  = \din[14] ;
    assign \din[15]_output_0_0  = \din[15] ;
    assign \din[16]_output_0_0  = \din[16] ;
    assign \din[17]_output_0_0  = \din[17] ;
    assign \din[18]_output_0_0  = \din[18] ;
    assign \din[19]_output_0_0  = \din[19] ;
    assign \din[20]_output_0_0  = \din[20] ;
    assign \din[21]_output_0_0  = \din[21] ;
    assign \din[22]_output_0_0  = \din[22] ;
    assign \din[23]_output_0_0  = \din[23] ;
    assign \din[24]_output_0_0  = \din[24] ;
    assign \din[25]_output_0_0  = \din[25] ;
    assign \din[26]_output_0_0  = \din[26] ;
    assign \din[27]_output_0_0  = \din[27] ;
    assign \din[28]_output_0_0  = \din[28] ;
    assign \din[29]_output_0_0  = \din[29] ;
    assign \din[30]_output_0_0  = \din[30] ;
    assign \din[31]_output_0_0  = \din[31] ;
    assign \read_addr[0]_output_0_0  = \read_addr[0] ;
    assign \read_addr[1]_output_0_0  = \read_addr[1] ;
    assign \read_addr[2]_output_0_0  = \read_addr[2] ;
    assign \read_addr[3]_output_0_0  = \read_addr[3] ;
    assign \read_addr[4]_output_0_0  = \read_addr[4] ;
    assign \read_addr[5]_output_0_0  = \read_addr[5] ;
    assign \read_addr[6]_output_0_0  = \read_addr[6] ;
    assign \read_addr[7]_output_0_0  = \read_addr[7] ;
    assign \read_addr[8]_output_0_0  = \read_addr[8] ;
    assign \write_addr[0]_output_0_0  = \write_addr[0] ;
    assign \write_addr[1]_output_0_0  = \write_addr[1] ;
    assign \write_addr[2]_output_0_0  = \write_addr[2] ;
    assign \write_addr[3]_output_0_0  = \write_addr[3] ;
    assign \write_addr[4]_output_0_0  = \write_addr[4] ;
    assign \write_addr[5]_output_0_0  = \write_addr[5] ;
    assign \write_addr[6]_output_0_0  = \write_addr[6] ;
    assign \write_addr[7]_output_0_0  = \write_addr[7] ;
    assign \write_addr[8]_output_0_0  = \write_addr[8] ;
    assign \we_output_0_0  = \we ;
    assign \read_clock_output_0_0  = \read_clock ;
    assign \write_clock_output_0_0  = \write_clock ;

    //Interconnect
    fpga_interconnect \routing_segment_din[0]_output_0_0_to_lut_WDATA_B1[0]_1_input_0_1  (
        .datain(\din[0]_output_0_0 ),
        .dataout(\lut_WDATA_B1[0]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[1]_output_0_0_to_lut_WDATA_B1[1]_1_input_0_2  (
        .datain(\din[1]_output_0_0 ),
        .dataout(\lut_WDATA_B1[1]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[2]_output_0_0_to_lut_WDATA_B1[2]_1_input_0_1  (
        .datain(\din[2]_output_0_0 ),
        .dataout(\lut_WDATA_B1[2]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[3]_output_0_0_to_lut_WDATA_B1[3]_1_input_0_4  (
        .datain(\din[3]_output_0_0 ),
        .dataout(\lut_WDATA_B1[3]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_din[4]_output_0_0_to_lut_WDATA_B1[4]_1_input_0_1  (
        .datain(\din[4]_output_0_0 ),
        .dataout(\lut_WDATA_B1[4]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[5]_output_0_0_to_lut_WDATA_B1[5]_1_input_0_4  (
        .datain(\din[5]_output_0_0 ),
        .dataout(\lut_WDATA_B1[5]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_din[6]_output_0_0_to_lut_WDATA_B1[6]_1_input_0_2  (
        .datain(\din[6]_output_0_0 ),
        .dataout(\lut_WDATA_B1[6]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[7]_output_0_0_to_lut_WDATA_B1[7]_1_input_0_0  (
        .datain(\din[7]_output_0_0 ),
        .dataout(\lut_WDATA_B1[7]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_din[8]_output_0_0_to_lut_WDATA_B1[8]_1_input_0_4  (
        .datain(\din[8]_output_0_0 ),
        .dataout(\lut_WDATA_B1[8]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_din[9]_output_0_0_to_lut_WDATA_B1[9]_1_input_0_1  (
        .datain(\din[9]_output_0_0 ),
        .dataout(\lut_WDATA_B1[9]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[10]_output_0_0_to_lut_WDATA_B1[10]_1_input_0_2  (
        .datain(\din[10]_output_0_0 ),
        .dataout(\lut_WDATA_B1[10]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[11]_output_0_0_to_lut_WDATA_B1[11]_1_input_0_0  (
        .datain(\din[11]_output_0_0 ),
        .dataout(\lut_WDATA_B1[11]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_din[12]_output_0_0_to_lut_WDATA_B1[12]_1_input_0_3  (
        .datain(\din[12]_output_0_0 ),
        .dataout(\lut_WDATA_B1[12]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_din[13]_output_0_0_to_lut_WDATA_B1[13]_1_input_0_0  (
        .datain(\din[13]_output_0_0 ),
        .dataout(\lut_WDATA_B1[13]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_din[14]_output_0_0_to_lut_WDATA_B1[14]_1_input_0_1  (
        .datain(\din[14]_output_0_0 ),
        .dataout(\lut_WDATA_B1[14]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[15]_output_0_0_to_lut_WDATA_B1[15]_1_input_0_4  (
        .datain(\din[15]_output_0_0 ),
        .dataout(\lut_WDATA_B1[15]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_din[16]_output_0_0_to_lut_WDATA_B2[0]_1_input_0_0  (
        .datain(\din[16]_output_0_0 ),
        .dataout(\lut_WDATA_B2[0]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_din[17]_output_0_0_to_lut_WDATA_B2[1]_1_input_0_2  (
        .datain(\din[17]_output_0_0 ),
        .dataout(\lut_WDATA_B2[1]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[18]_output_0_0_to_lut_WDATA_B2[2]_1_input_0_3  (
        .datain(\din[18]_output_0_0 ),
        .dataout(\lut_WDATA_B2[2]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_din[19]_output_0_0_to_lut_WDATA_B2[3]_1_input_0_4  (
        .datain(\din[19]_output_0_0 ),
        .dataout(\lut_WDATA_B2[3]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_din[20]_output_0_0_to_lut_WDATA_B2[4]_1_input_0_2  (
        .datain(\din[20]_output_0_0 ),
        .dataout(\lut_WDATA_B2[4]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[21]_output_0_0_to_lut_WDATA_B2[5]_1_input_0_4  (
        .datain(\din[21]_output_0_0 ),
        .dataout(\lut_WDATA_B2[5]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_din[22]_output_0_0_to_lut_WDATA_B2[6]_1_input_0_1  (
        .datain(\din[22]_output_0_0 ),
        .dataout(\lut_WDATA_B2[6]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[23]_output_0_0_to_lut_WDATA_B2[7]_1_input_0_2  (
        .datain(\din[23]_output_0_0 ),
        .dataout(\lut_WDATA_B2[7]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[24]_output_0_0_to_lut_WDATA_B2[8]_1_input_0_1  (
        .datain(\din[24]_output_0_0 ),
        .dataout(\lut_WDATA_B2[8]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[25]_output_0_0_to_lut_WDATA_B2[9]_1_input_0_3  (
        .datain(\din[25]_output_0_0 ),
        .dataout(\lut_WDATA_B2[9]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_din[26]_output_0_0_to_lut_WDATA_B2[10]_1_input_0_1  (
        .datain(\din[26]_output_0_0 ),
        .dataout(\lut_WDATA_B2[10]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_din[27]_output_0_0_to_lut_WDATA_B2[11]_1_input_0_0  (
        .datain(\din[27]_output_0_0 ),
        .dataout(\lut_WDATA_B2[11]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_din[28]_output_0_0_to_lut_WDATA_B2[12]_1_input_0_3  (
        .datain(\din[28]_output_0_0 ),
        .dataout(\lut_WDATA_B2[12]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_din[29]_output_0_0_to_lut_WDATA_B2[13]_1_input_0_0  (
        .datain(\din[29]_output_0_0 ),
        .dataout(\lut_WDATA_B2[13]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_din[30]_output_0_0_to_lut_WDATA_B2[14]_1_input_0_2  (
        .datain(\din[30]_output_0_0 ),
        .dataout(\lut_WDATA_B2[14]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_din[31]_output_0_0_to_lut_WDATA_B2[15]_1_input_0_4  (
        .datain(\din[31]_output_0_0 ),
        .dataout(\lut_WDATA_B2[15]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_read_addr[0]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5  (
        .datain(\read_addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 )
    );

    fpga_interconnect \routing_segment_read_addr[0]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5  (
        .datain(\read_addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 )
    );

    fpga_interconnect \routing_segment_read_addr[1]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6  (
        .datain(\read_addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 )
    );

    fpga_interconnect \routing_segment_read_addr[1]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6  (
        .datain(\read_addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 )
    );

    fpga_interconnect \routing_segment_read_addr[2]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7  (
        .datain(\read_addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 )
    );

    fpga_interconnect \routing_segment_read_addr[2]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7  (
        .datain(\read_addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 )
    );

    fpga_interconnect \routing_segment_read_addr[3]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8  (
        .datain(\read_addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 )
    );

    fpga_interconnect \routing_segment_read_addr[3]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8  (
        .datain(\read_addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 )
    );

    fpga_interconnect \routing_segment_read_addr[4]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9  (
        .datain(\read_addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 )
    );

    fpga_interconnect \routing_segment_read_addr[4]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9  (
        .datain(\read_addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 )
    );

    fpga_interconnect \routing_segment_read_addr[5]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10  (
        .datain(\read_addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 )
    );

    fpga_interconnect \routing_segment_read_addr[5]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10  (
        .datain(\read_addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 )
    );

    fpga_interconnect \routing_segment_read_addr[6]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11  (
        .datain(\read_addr[6]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 )
    );

    fpga_interconnect \routing_segment_read_addr[6]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11  (
        .datain(\read_addr[6]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 )
    );

    fpga_interconnect \routing_segment_read_addr[7]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12  (
        .datain(\read_addr[7]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 )
    );

    fpga_interconnect \routing_segment_read_addr[7]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12  (
        .datain(\read_addr[7]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 )
    );

    fpga_interconnect \routing_segment_read_addr[8]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13  (
        .datain(\read_addr[8]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 )
    );

    fpga_interconnect \routing_segment_read_addr[8]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13  (
        .datain(\read_addr[8]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 )
    );

    fpga_interconnect \routing_segment_write_addr[0]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5  (
        .datain(\write_addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 )
    );

    fpga_interconnect \routing_segment_write_addr[0]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5  (
        .datain(\write_addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 )
    );

    fpga_interconnect \routing_segment_write_addr[1]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6  (
        .datain(\write_addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 )
    );

    fpga_interconnect \routing_segment_write_addr[1]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6  (
        .datain(\write_addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 )
    );

    fpga_interconnect \routing_segment_write_addr[2]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7  (
        .datain(\write_addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 )
    );

    fpga_interconnect \routing_segment_write_addr[2]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7  (
        .datain(\write_addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 )
    );

    fpga_interconnect \routing_segment_write_addr[3]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8  (
        .datain(\write_addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 )
    );

    fpga_interconnect \routing_segment_write_addr[3]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8  (
        .datain(\write_addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 )
    );

    fpga_interconnect \routing_segment_write_addr[4]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9  (
        .datain(\write_addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 )
    );

    fpga_interconnect \routing_segment_write_addr[4]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9  (
        .datain(\write_addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 )
    );

    fpga_interconnect \routing_segment_write_addr[5]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10  (
        .datain(\write_addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 )
    );

    fpga_interconnect \routing_segment_write_addr[5]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10  (
        .datain(\write_addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 )
    );

    fpga_interconnect \routing_segment_write_addr[6]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11  (
        .datain(\write_addr[6]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 )
    );

    fpga_interconnect \routing_segment_write_addr[6]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11  (
        .datain(\write_addr[6]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 )
    );

    fpga_interconnect \routing_segment_write_addr[7]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12  (
        .datain(\write_addr[7]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 )
    );

    fpga_interconnect \routing_segment_write_addr[7]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12  (
        .datain(\write_addr[7]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 )
    );

    fpga_interconnect \routing_segment_write_addr[8]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13  (
        .datain(\write_addr[8]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 )
    );

    fpga_interconnect \routing_segment_write_addr[8]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13  (
        .datain(\write_addr[8]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 )
    );

    fpga_interconnect \routing_segment_read_clock_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0  (
        .datain(\read_clock_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 )
    );

    fpga_interconnect \routing_segment_read_clock_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0  (
        .datain(\read_clock_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 )
    );

    fpga_interconnect \routing_segment_write_clock_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0  (
        .datain(\write_clock_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 )
    );

    fpga_interconnect \routing_segment_write_clock_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0  (
        .datain(\write_clock_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[0]_output_0_0_to_dout[0]_input_0_0  (
        .datain(\lut_dout[0]_output_0_0 ),
        .dataout(\dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[1]_output_0_0_to_dout[1]_input_0_0  (
        .datain(\lut_dout[1]_output_0_0 ),
        .dataout(\dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[2]_output_0_0_to_dout[2]_input_0_0  (
        .datain(\lut_dout[2]_output_0_0 ),
        .dataout(\dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[3]_output_0_0_to_dout[3]_input_0_0  (
        .datain(\lut_dout[3]_output_0_0 ),
        .dataout(\dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[4]_output_0_0_to_dout[4]_input_0_0  (
        .datain(\lut_dout[4]_output_0_0 ),
        .dataout(\dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[5]_output_0_0_to_dout[5]_input_0_0  (
        .datain(\lut_dout[5]_output_0_0 ),
        .dataout(\dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[6]_output_0_0_to_dout[6]_input_0_0  (
        .datain(\lut_dout[6]_output_0_0 ),
        .dataout(\dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[7]_output_0_0_to_dout[7]_input_0_0  (
        .datain(\lut_dout[7]_output_0_0 ),
        .dataout(\dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[8]_output_0_0_to_dout[8]_input_0_0  (
        .datain(\lut_dout[8]_output_0_0 ),
        .dataout(\dout[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[9]_output_0_0_to_dout[9]_input_0_0  (
        .datain(\lut_dout[9]_output_0_0 ),
        .dataout(\dout[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[10]_output_0_0_to_dout[10]_input_0_0  (
        .datain(\lut_dout[10]_output_0_0 ),
        .dataout(\dout[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[11]_output_0_0_to_dout[11]_input_0_0  (
        .datain(\lut_dout[11]_output_0_0 ),
        .dataout(\dout[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[12]_output_0_0_to_dout[12]_input_0_0  (
        .datain(\lut_dout[12]_output_0_0 ),
        .dataout(\dout[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[13]_output_0_0_to_dout[13]_input_0_0  (
        .datain(\lut_dout[13]_output_0_0 ),
        .dataout(\dout[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[14]_output_0_0_to_dout[14]_input_0_0  (
        .datain(\lut_dout[14]_output_0_0 ),
        .dataout(\dout[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[15]_output_0_0_to_dout[15]_input_0_0  (
        .datain(\lut_dout[15]_output_0_0 ),
        .dataout(\dout[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[16]_output_0_0_to_dout[16]_input_0_0  (
        .datain(\lut_dout[16]_output_0_0 ),
        .dataout(\dout[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[17]_output_0_0_to_dout[17]_input_0_0  (
        .datain(\lut_dout[17]_output_0_0 ),
        .dataout(\dout[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[18]_output_0_0_to_dout[18]_input_0_0  (
        .datain(\lut_dout[18]_output_0_0 ),
        .dataout(\dout[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[19]_output_0_0_to_dout[19]_input_0_0  (
        .datain(\lut_dout[19]_output_0_0 ),
        .dataout(\dout[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[20]_output_0_0_to_dout[20]_input_0_0  (
        .datain(\lut_dout[20]_output_0_0 ),
        .dataout(\dout[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[21]_output_0_0_to_dout[21]_input_0_0  (
        .datain(\lut_dout[21]_output_0_0 ),
        .dataout(\dout[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[22]_output_0_0_to_dout[22]_input_0_0  (
        .datain(\lut_dout[22]_output_0_0 ),
        .dataout(\dout[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[23]_output_0_0_to_dout[23]_input_0_0  (
        .datain(\lut_dout[23]_output_0_0 ),
        .dataout(\dout[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[24]_output_0_0_to_dout[24]_input_0_0  (
        .datain(\lut_dout[24]_output_0_0 ),
        .dataout(\dout[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[25]_output_0_0_to_dout[25]_input_0_0  (
        .datain(\lut_dout[25]_output_0_0 ),
        .dataout(\dout[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[26]_output_0_0_to_dout[26]_input_0_0  (
        .datain(\lut_dout[26]_output_0_0 ),
        .dataout(\dout[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[27]_output_0_0_to_dout[27]_input_0_0  (
        .datain(\lut_dout[27]_output_0_0 ),
        .dataout(\dout[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[28]_output_0_0_to_dout[28]_input_0_0  (
        .datain(\lut_dout[28]_output_0_0 ),
        .dataout(\dout[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[30]_output_0_0_to_dout[30]_input_0_0  (
        .datain(\lut_dout[30]_output_0_0 ),
        .dataout(\dout[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[31]_output_0_0_to_dout[31]_input_0_0  (
        .datain(\lut_dout[31]_output_0_0 ),
        .dataout(\dout[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[5]_1_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[5]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[4]_1_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[4]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[3]_1_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[3]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[2]_1_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[2]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[1]_1_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[1]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[0]_1_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[0]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[6]_1_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[6]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[7]_1_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[7]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[8]_1_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[8]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[9]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[9]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[10]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[10]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[11]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[11]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[17]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[17]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[12]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[12]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[13]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[13]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[14]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[14]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[15]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[15]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[16]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[16]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A2[17]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A2[17]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[0]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[0]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[5]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[5]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[6]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[6]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[7]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[7]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[8]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[8]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[3]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[3]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[4]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[4]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[1]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[1]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[2]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[2]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[16]_1_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[16]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[9]_1_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[9]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[10]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[10]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[11]_1_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[11]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[12]_1_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[12]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[13]_1_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[13]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[14]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[14]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_WDATA_A1[15]_1_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_WDATA_A1[15]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_lut_WDATA_B1[17]_1_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\lut_WDATA_B1[17]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_lut_WDATA_B2[16]_1_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\lut_WDATA_B2[16]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_lut_WDATA_B2[17]_1_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\lut_WDATA_B2[17]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_lut_WDATA_B1[16]_1_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\lut_WDATA_B1[16]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_11_to_lut_dout[27]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_11 ),
        .dataout(\lut_dout[27]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_9_to_lut_dout[25]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_9 ),
        .dataout(\lut_dout[25]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_8_to_lut_dout[24]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_8 ),
        .dataout(\lut_dout[24]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_7_to_lut_dout[23]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_7 ),
        .dataout(\lut_dout[23]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_4_to_lut_dout[20]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_4 ),
        .dataout(\lut_dout[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_0_to_lut_dout[16]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_0 ),
        .dataout(\lut_dout[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[17]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17  (
        .datain(\lut_WDATA_B2[17]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_1_to_lut_dout[17]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_1 ),
        .dataout(\lut_dout[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[16]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16  (
        .datain(\lut_WDATA_B2[16]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[15]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15  (
        .datain(\lut_WDATA_B2[15]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[14]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14  (
        .datain(\lut_WDATA_B2[14]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[12]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12  (
        .datain(\lut_WDATA_B2[12]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[10]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10  (
        .datain(\lut_WDATA_B2[10]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[6]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6  (
        .datain(\lut_WDATA_B2[6]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[5]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5  (
        .datain(\lut_WDATA_B2[5]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[3]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3  (
        .datain(\lut_WDATA_B2[3]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[1]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1  (
        .datain(\lut_WDATA_B2[1]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[17]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17  (
        .datain(\lut_WDATA_A2[17]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[16]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16  (
        .datain(\lut_WDATA_A2[16]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[14]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14  (
        .datain(\lut_WDATA_A2[14]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[10]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10  (
        .datain(\lut_WDATA_A2[10]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_14_to_lut_dout[30]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_14 ),
        .dataout(\lut_dout[30]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[9]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9  (
        .datain(\lut_WDATA_A2[9]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[8]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8  (
        .datain(\lut_WDATA_A2[8]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[6]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6  (
        .datain(\lut_WDATA_A2[6]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[3]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3  (
        .datain(\lut_WDATA_A2[3]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_5_to_lut_dout[21]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_5 ),
        .dataout(\lut_dout[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[2]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2  (
        .datain(\lut_WDATA_A2[2]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[1]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1  (
        .datain(\lut_WDATA_A2[1]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[4]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4  (
        .datain(\lut_WDATA_B2[4]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[0]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0  (
        .datain(\lut_WDATA_A2[0]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[13]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13  (
        .datain(\lut_WDATA_A2[13]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[12]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12  (
        .datain(\lut_WDATA_A2[12]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[7]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7  (
        .datain(\lut_WDATA_B2[7]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[15]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15  (
        .datain(\lut_WDATA_A1[15]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[14]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14  (
        .datain(\lut_WDATA_A1[14]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_3_to_lut_dout[19]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_3 ),
        .dataout(\lut_dout[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[11]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11  (
        .datain(\lut_WDATA_A1[11]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[7]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7  (
        .datain(\lut_WDATA_A1[7]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[3]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3  (
        .datain(\lut_WDATA_B1[3]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[6]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6  (
        .datain(\lut_WDATA_A1[6]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[3]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3  (
        .datain(\lut_WDATA_A1[3]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[1]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1  (
        .datain(\lut_WDATA_A1[1]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[0]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0  (
        .datain(\lut_WDATA_A1[0]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[11]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11  (
        .datain(\lut_WDATA_B2[11]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[10]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10  (
        .datain(\lut_WDATA_A1[10]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[2]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2  (
        .datain(\lut_WDATA_A1[2]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[13]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13  (
        .datain(\lut_WDATA_B2[13]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[17]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17  (
        .datain(\lut_WDATA_A1[17]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[2]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2  (
        .datain(\lut_WDATA_B2[2]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[4]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4  (
        .datain(\lut_WDATA_A1[4]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[13]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13  (
        .datain(\lut_WDATA_B1[13]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7_to_lut_dout[7]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 ),
        .dataout(\lut_dout[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_10_to_lut_dout[26]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_10 ),
        .dataout(\lut_dout[26]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0_to_lut_dout[0]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_14_to_lut_dout[14]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_14 ),
        .dataout(\lut_dout[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[5]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5  (
        .datain(\lut_WDATA_A2[5]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6_to_lut_dout[6]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 ),
        .dataout(\lut_dout[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[12]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12  (
        .datain(\lut_WDATA_A1[12]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[0]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0  (
        .datain(\lut_WDATA_B1[0]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[13]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13  (
        .datain(\lut_WDATA_A1[13]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[9]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9  (
        .datain(\lut_WDATA_B1[9]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_12_to_lut_dout[28]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_12 ),
        .dataout(\lut_dout[28]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[4]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4  (
        .datain(\lut_WDATA_A2[4]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_8_to_lut_dout[8]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_8 ),
        .dataout(\lut_dout[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[9]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9  (
        .datain(\lut_WDATA_B2[9]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[9]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9  (
        .datain(\lut_WDATA_A1[9]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[15]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15  (
        .datain(\lut_WDATA_A2[15]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[5]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5  (
        .datain(\lut_WDATA_A1[5]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_15_to_lut_dout[31]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_15 ),
        .dataout(\lut_dout[31]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_6_to_lut_dout[22]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_6 ),
        .dataout(\lut_dout[22]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[1]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1  (
        .datain(\lut_WDATA_B1[1]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[2]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2  (
        .datain(\lut_WDATA_B1[2]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[4]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4  (
        .datain(\lut_WDATA_B1[4]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[6]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6  (
        .datain(\lut_WDATA_B1[6]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[5]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5  (
        .datain(\lut_WDATA_B1[5]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[7]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7  (
        .datain(\lut_WDATA_B1[7]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[11]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11  (
        .datain(\lut_WDATA_B1[11]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[17]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17  (
        .datain(\lut_WDATA_B1[17]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[0]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0  (
        .datain(\lut_WDATA_B2[0]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[12]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12  (
        .datain(\lut_WDATA_B1[12]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[15]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15  (
        .datain(\lut_WDATA_B1[15]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[8]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8  (
        .datain(\lut_WDATA_A1[8]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[16]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16  (
        .datain(\lut_WDATA_B1[16]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1_to_lut_dout[1]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 ),
        .dataout(\lut_dout[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3_to_lut_dout[3]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 ),
        .dataout(\lut_dout[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2_to_lut_dout[2]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 ),
        .dataout(\lut_dout[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4_to_lut_dout[4]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 ),
        .dataout(\lut_dout[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5_to_lut_dout[5]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 ),
        .dataout(\lut_dout[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_9_to_lut_dout[9]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_9 ),
        .dataout(\lut_dout[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_10_to_lut_dout[10]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_10 ),
        .dataout(\lut_dout[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_11_to_lut_dout[11]_input_0_2  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_11 ),
        .dataout(\lut_dout[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[11]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11  (
        .datain(\lut_WDATA_A2[11]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A2[7]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7  (
        .datain(\lut_WDATA_A2[7]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_12_to_lut_dout[12]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_12 ),
        .dataout(\lut_dout[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_13_to_lut_dout[13]_input_0_1  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_13 ),
        .dataout(\lut_dout[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[10]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10  (
        .datain(\lut_WDATA_B1[10]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[8]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8  (
        .datain(\lut_WDATA_B1[8]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_15_to_lut_dout[15]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_15 ),
        .dataout(\lut_dout[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_A1[16]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16  (
        .datain(\lut_WDATA_A1[16]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_1_2_to_lut_dout[18]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_1_2 ),
        .dataout(\lut_dout[18]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B2[8]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8  (
        .datain(\lut_WDATA_B2[8]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_WDATA_B1[14]_1_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14  (
        .datain(\lut_WDATA_B1[14]_1_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;

    //Cell instances
    RS_TDP36K #(
        .INIT_i(36864'b100000010010001101000101011001111000100110101011110011011110111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b011011011011000000000000000000000000000000110110110110000000000000000000000000000)
    ) \RS_TDP36K_DATA_OUT_B2[10]_1  (
        .ADDR_A1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 ),
        .FLUSH2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 ),
        .REN_A1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 ),
        .REN_A2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 ),
        .REN_B1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 ),
        .REN_B2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 ),
        .WEN_A2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 ),
        .WEN_B1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 ),
        .WEN_B2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn0,
            __vpr__unconn1,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 
         }),
        .RDATA_A2({
            __vpr__unconn2,
            __vpr__unconn3,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_14 ,
            __vpr__unconn4,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_1_0 
         }),
        .RDATA_B1(),
        .RDATA_B2()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_A2[5]_1  (
        .in({
            1'b0,
            \lut_WDATA_A2[5]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[5]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_A2[4]_1  (
        .in({
            1'b0,
            \lut_WDATA_A2[4]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[4]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_A2[3]_1  (
        .in({
            1'b0,
            \lut_WDATA_A2[3]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[3]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_A2[2]_1  (
        .in({
            1'b0,
            \lut_WDATA_A2[2]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[2]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_A2[1]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[1]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_A2[1]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_A2[0]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[0]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_A2[0]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B1[17]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B1[17]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[17]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$undef  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$undef_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B2[16]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B2[16]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[16]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B2[17]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B2[17]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[17]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B1[16]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B1[16]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[16]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B1[14]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[14]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B1[14]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_A2[6]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[6]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_A2[6]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_A2[7]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[7]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_A2[7]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_A2[8]_1  (
        .in({
            1'b0,
            \lut_WDATA_A2[8]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[8]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B1[15]_1  (
        .in({
            \lut_WDATA_B1[15]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[15]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B1[8]_1  (
        .in({
            \lut_WDATA_B1[8]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[8]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B1[9]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[9]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B1[9]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B1[10]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B1[10]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[10]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_B1[11]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[11]_1_input_0_0 
         }),
        .out(\lut_WDATA_B1[11]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_B1[12]_1  (
        .in({
            1'b0,
            \lut_WDATA_B1[12]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[12]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_B1[13]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[13]_1_input_0_0 
         }),
        .out(\lut_WDATA_B1[13]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B1[6]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B1[6]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[6]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_B1[7]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[7]_1_input_0_0 
         }),
        .out(\lut_WDATA_B1[7]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B1[1]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B1[1]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[1]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B1[0]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[0]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B1[0]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B2[15]_1  (
        .in({
            \lut_WDATA_B2[15]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[15]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B2[14]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B2[14]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[14]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B1[2]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[2]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B1[2]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B1[3]_1  (
        .in({
            \lut_WDATA_B1[3]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[3]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B1[4]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B1[4]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B1[4]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B1[5]_1  (
        .in({
            \lut_WDATA_B1[5]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B1[5]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_B2[9]_1  (
        .in({
            1'b0,
            \lut_WDATA_B2[9]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[9]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B2[10]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B2[10]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B2[10]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[15]  (
        .in({
            \lut_dout[15]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_B2[13]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B2[13]_1_input_0_0 
         }),
        .out(\lut_WDATA_B2[13]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_B2[12]_1  (
        .in({
            1'b0,
            \lut_WDATA_B2[12]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[12]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_B2[11]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B2[11]_1_input_0_0 
         }),
        .out(\lut_WDATA_B2[11]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B2[8]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B2[8]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B2[8]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B2[7]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B2[7]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[7]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_WDATA_B2[2]_1  (
        .in({
            1'b0,
            \lut_WDATA_B2[2]_1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[2]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B2[1]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B2[1]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[1]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_B2[0]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B2[0]_1_input_0_0 
         }),
        .out(\lut_WDATA_B2[0]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[31]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[31]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_B2[4]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_B2[4]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[4]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B2[3]_1  (
        .in({
            \lut_WDATA_B2[3]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[3]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_WDATA_B2[6]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_B2[6]_1_input_0_1 ,
            1'b0
         }),
        .out(\lut_WDATA_B2[6]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_B2[5]_1  (
        .in({
            \lut_WDATA_B2[5]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_B2[5]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[30]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[30]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[14]  (
        .in({
            \lut_dout[14]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[28]  (
        .in({
            \lut_dout[28]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[27]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[27]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dout[26]  (
        .in({
            1'b0,
            \lut_dout[26]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[25]  (
        .in({
            \lut_dout[25]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[24]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[24]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[23]  (
        .in({
            \lut_dout[23]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dout[18]  (
        .in({
            1'b0,
            \lut_dout[18]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[17]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[17]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[16]  (
        .in({
            \lut_dout[16]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[13]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[13]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[20]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[20]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dout[19]  (
        .in({
            1'b0,
            \lut_dout[19]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[22]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[22]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[21]  (
        .in({
            \lut_dout[21]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dout[12]  (
        .in({
            1'b0,
            \lut_dout[12]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[11]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[10]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[10]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[9]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dout[8]  (
        .in({
            1'b0,
            \lut_dout[8]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[7]  (
        .in({
            \lut_dout[7]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[6]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[6]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[5]  (
        .in({
            \lut_dout[5]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dout[0]  (
        .in({
            1'b0,
            \lut_dout[0]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A2[9]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[9]_1_input_0_0 
         }),
        .out(\lut_WDATA_A2[9]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A2[10]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[10]_1_input_0_0 
         }),
        .out(\lut_WDATA_A2[10]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A2[11]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[11]_1_input_0_0 
         }),
        .out(\lut_WDATA_A2[11]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[2]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dout[1]  (
        .in({
            \lut_dout[1]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_dout[4]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[4]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dout[3]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dout[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A1[17]_1  (
        .in({
            \lut_WDATA_A1[17]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[17]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A2[12]_1  (
        .in({
            \lut_WDATA_A2[12]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[12]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A2[13]_1  (
        .in({
            \lut_WDATA_A2[13]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[13]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A2[14]_1  (
        .in({
            \lut_WDATA_A2[14]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[14]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A2[15]_1  (
        .in({
            \lut_WDATA_A2[15]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[15]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A2[16]_1  (
        .in({
            \lut_WDATA_A2[16]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A2[16]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A2[17]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A2[17]_1_input_0_0 
         }),
        .out(\lut_WDATA_A2[17]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[0]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[0]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[0]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[5]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[5]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[5]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[6]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[6]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[6]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[7]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[7]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[7]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[8]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[8]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[8]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[3]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[3]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[3]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[4]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[4]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[4]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[1]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[1]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[1]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[2]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[2]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[2]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_A1[16]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_A1[16]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[16]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_A1[9]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_A1[9]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[9]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A1[10]_1  (
        .in({
            \lut_WDATA_A1[10]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[10]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_WDATA_A1[11]_1  (
        .in({
            \lut_WDATA_A1[11]_1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[11]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_A1[12]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_A1[12]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[12]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_WDATA_A1[13]_1  (
        .in({
            1'b0,
            1'b0,
            \lut_WDATA_A1[13]_1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_WDATA_A1[13]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[14]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[14]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[14]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_WDATA_A1[15]_1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_WDATA_A1[15]_1_input_0_0 
         }),
        .out(\lut_WDATA_A1[15]_1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );


endmodule
