<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Testbench_MemoryController_behav.wdb" id="1">
         <top_modules>
            <top_module name="Testbench_MemoryController" />
            <top_module name="glbl" />
            <top_module name="memorydatamapping" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="69.201 ns"></ZoomEndTime>
      <Cursor1Time time="85.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="170"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="35" />
   <wvobject type="logic" fp_name="/Testbench_MemoryController/sys_clock">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/enable">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/Testbench_MemoryController/addr_index">
      <obj_property name="ElementShortName">addr_index</obj_property>
      <obj_property name="ObjectShortName">addr_index</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/Testbench_MemoryController/addr_count">
      <obj_property name="ElementShortName">addr_count</obj_property>
      <obj_property name="ObjectShortName">addr_count</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/next_data_request">
      <obj_property name="ElementShortName">next_data_request</obj_property>
      <obj_property name="ObjectShortName">next_data_request</obj_property>
   </wvobject>
   <wvobject fp_name="divider167" type="divider">
      <obj_property name="label">Memory Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/Testbench_MemoryController/uut/state">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/mem_ena">
      <obj_property name="ElementShortName">mem_ena</obj_property>
      <obj_property name="ObjectShortName">mem_ena</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/mem_enb">
      <obj_property name="ElementShortName">mem_enb</obj_property>
      <obj_property name="ObjectShortName">mem_enb</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/mem_addr_count">
      <obj_property name="ElementShortName">mem_addr_count[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr_count[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/mem_data_last_reg">
      <obj_property name="ElementShortName">mem_data_last_reg</obj_property>
      <obj_property name="ObjectShortName">mem_data_last_reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/mem_addra_reg">
      <obj_property name="ElementShortName">mem_addra_reg[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addra_reg[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/mem_addrb_reg">
      <obj_property name="ElementShortName">mem_addrb_reg[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addrb_reg[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/mem_data_rega">
      <obj_property name="ElementShortName">mem_data_rega[38:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_rega[38:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/mem_data_regb">
      <obj_property name="ElementShortName">mem_data_regb[38:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_regb[38:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/mem_data_out_reg">
      <obj_property name="ElementShortName">mem_data_out_reg[38:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_out_reg[38:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/mem_data_out_ready_reg">
      <obj_property name="ElementShortName">mem_data_out_ready_reg</obj_property>
      <obj_property name="ObjectShortName">mem_data_out_ready_reg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/mem_data_out_last_reg">
      <obj_property name="ElementShortName">mem_data_out_last_reg</obj_property>
      <obj_property name="ObjectShortName">mem_data_out_last_reg</obj_property>
   </wvobject>
   <wvobject fp_name="divider215" type="divider">
      <obj_property name="label">Memory Outputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_clka">
      <obj_property name="ElementShortName">o_mem_clka</obj_property>
      <obj_property name="ObjectShortName">o_mem_clka</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_clkb">
      <obj_property name="ElementShortName">o_mem_clkb</obj_property>
      <obj_property name="ObjectShortName">o_mem_clkb</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_ena">
      <obj_property name="ElementShortName">o_mem_ena</obj_property>
      <obj_property name="ObjectShortName">o_mem_ena</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_enb">
      <obj_property name="ElementShortName">o_mem_enb</obj_property>
      <obj_property name="ObjectShortName">o_mem_enb</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_addra">
      <obj_property name="ElementShortName">o_mem_addra[1:0]</obj_property>
      <obj_property name="ObjectShortName">o_mem_addra[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_addrb">
      <obj_property name="ElementShortName">o_mem_addrb[1:0]</obj_property>
      <obj_property name="ObjectShortName">o_mem_addrb[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/i_mem_dataa">
      <obj_property name="ElementShortName">i_mem_dataa[38:0]</obj_property>
      <obj_property name="ObjectShortName">i_mem_dataa[38:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/i_mem_datab">
      <obj_property name="ElementShortName">i_mem_datab[38:0]</obj_property>
      <obj_property name="ObjectShortName">i_mem_datab[38:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider168" type="divider">
      <obj_property name="label">Outputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_no_data">
      <obj_property name="ElementShortName">o_mem_no_data</obj_property>
      <obj_property name="ObjectShortName">o_mem_no_data</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_data_ready">
      <obj_property name="ElementShortName">o_mem_data_ready</obj_property>
      <obj_property name="ObjectShortName">o_mem_data_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/o_mem_data">
      <obj_property name="ElementShortName">o_mem_data[23:0]</obj_property>
      <obj_property name="ObjectShortName">o_mem_data[23:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/o_mem_data_en">
      <obj_property name="ElementShortName">o_mem_data_en[5:0]</obj_property>
      <obj_property name="ObjectShortName">o_mem_data_en[5:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_data_verif_level">
      <obj_property name="ElementShortName">o_mem_data_verif_level</obj_property>
      <obj_property name="ObjectShortName">o_mem_data_verif_level</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_MemoryController/uut/o_mem_data_part_number">
      <obj_property name="ElementShortName">o_mem_data_part_number[7:0]</obj_property>
      <obj_property name="ObjectShortName">o_mem_data_part_number[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_MemoryController/uut/o_mem_data_last">
      <obj_property name="ElementShortName">o_mem_data_last</obj_property>
      <obj_property name="ObjectShortName">o_mem_data_last</obj_property>
   </wvobject>
</wave_config>
