# 1 "arch/arm64/boot/dts/mediatek/mt8183-evb.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt8183-evb.dts"







/dts-v1/;
# 1 "arch/arm64/boot/dts/mediatek/mt8183.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mt8183-clk.h" 1
# 9 "arch/arm64/boot/dts/mediatek/mt8183.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/mediatek/mt8183.dtsi" 2

# 1 "arch/arm64/boot/dts/mediatek/mt8183-pinfunc.h" 1
# 11 "arch/arm64/boot/dts/mediatek/mt8183-pinfunc.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 12 "arch/arm64/boot/dts/mediatek/mt8183-pinfunc.h" 2
# 12 "arch/arm64/boot/dts/mediatek/mt8183.dtsi" 2

/ {
 compatible = "mediatek,mt8183";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };
    core1 {
     cpu = <&cpu5>;
    };
    core2 {
     cpu = <&cpu6>;
    };
    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   enable-method = "psci";
   capacity-dmips-mhz = <741>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   enable-method = "psci";
   capacity-dmips-mhz = <741>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x002>;
   enable-method = "psci";
   capacity-dmips-mhz = <741>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x003>;
   enable-method = "psci";
   capacity-dmips-mhz = <741>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x101>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x102>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x103>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
  };
 };

 pmu-a53 {
  compatible = "arm,cortex-a53-pmu";
  interrupt-parent = <&gic>;
  interrupts = <1 7 8 &ppi_cluster0>;
 };

 pmu-a73 {
  compatible = "arm,cortex-a73-pmu";
  interrupt-parent = <&gic>;
  interrupts = <1 7 8 &ppi_cluster1>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 clk26m: oscillator {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 8 0>,
        <1 14 8 0>,
        <1 11 8 0>,
        <1 10 8 0>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  soc_data: soc_data@8000000 {
   compatible = "mediatek,mt8183-efuse",
         "mediatek,efuse";
   reg = <0 0x08000000 0 0x0010>;
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";
  };

  gic: interrupt-controller@c000000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <4>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x0c000000 0 0x40000>,
         <0 0x0c100000 0 0x200000>,
         <0 0x0c400000 0 0x2000>,
         <0 0x0c410000 0 0x1000>,
         <0 0x0c420000 0 0x2000>;

   interrupts = <1 9 4 0>;
   ppi-partitions {
    ppi_cluster0: interrupt-partition-0 {
     affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
    };
    ppi_cluster1: interrupt-partition-1 {
     affinity = <&cpu4 &cpu5 &cpu6 &cpu7>;
    };
   };
  };

  mcucfg: syscon@c530000 {
   compatible = "mediatek,mt8183-mcucfg", "syscon";
   reg = <0 0x0c530000 0 0x1000>;
   #clock-cells = <1>;
  };

  sysirq: interrupt-controller@c530a80 {
   compatible = "mediatek,mt8183-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x0c530a80 0 0x50>;
  };

  topckgen: syscon@10000000 {
   compatible = "mediatek,mt8183-topckgen", "syscon";
   reg = <0 0x10000000 0 0x1000>;
   #clock-cells = <1>;
  };

  infracfg: syscon@10001000 {
   compatible = "mediatek,mt8183-infracfg", "syscon";
   reg = <0 0x10001000 0 0x1000>;
   #clock-cells = <1>;
  };

  pio: pinctrl@10005000 {
   compatible = "mediatek,mt8183-pinctrl";
   reg = <0 0x10005000 0 0x1000>,
         <0 0x11f20000 0 0x1000>,
         <0 0x11e80000 0 0x1000>,
         <0 0x11e70000 0 0x1000>,
         <0 0x11e90000 0 0x1000>,
         <0 0x11d30000 0 0x1000>,
         <0 0x11d20000 0 0x1000>,
         <0 0x11c50000 0 0x1000>,
         <0 0x11f30000 0 0x1000>,
         <0 0x1000b000 0 0x1000>;
   reg-names = "iocfg0", "iocfg1", "iocfg2",
        "iocfg3", "iocfg4", "iocfg5",
        "iocfg6", "iocfg7", "iocfg8",
        "eint";
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pio 0 0 192>;
   interrupt-controller;
   interrupts = <0 177 4>;
   #interrupt-cells = <2>;
  };

  apmixedsys: syscon@1000c000 {
   compatible = "mediatek,mt8183-apmixedsys", "syscon";
   reg = <0 0x1000c000 0 0x1000>;
   #clock-cells = <1>;
  };

  pwrap: pwrap@1000d000 {
   compatible = "mediatek,mt8183-pwrap";
   reg = <0 0x1000d000 0 0x1000>;
   reg-names = "pwrap";
   interrupts = <0 185 4>;
   clocks = <&topckgen 41>,
     <&infracfg 1>;
   clock-names = "spi", "wrap";
  };

  auxadc: auxadc@11001000 {
   compatible = "mediatek,mt8183-auxadc",
         "mediatek,mt8173-auxadc";
   reg = <0 0x11001000 0 0x1000>;
   clocks = <&infracfg 35>;
   clock-names = "main";
   #io-channel-cells = <1>;
   status = "disabled";
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt8183-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11002000 0 0x1000>;
   interrupts = <0 91 8>;
   clocks = <&clk26m>, <&infracfg 20>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt8183-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11003000 0 0x1000>;
   interrupts = <0 92 8>;
   clocks = <&clk26m>, <&infracfg 21>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart2: serial@11004000 {
   compatible = "mediatek,mt8183-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11004000 0 0x1000>;
   interrupts = <0 93 8>;
   clocks = <&clk26m>, <&infracfg 22>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  i2c6: i2c@11005000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11005000 0 0x1000>,
         <0 0x11000600 0 0x80>;
   interrupts = <0 87 8>;
   clocks = <&infracfg 87>,
     <&infracfg 42>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c0: i2c@11007000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11007000 0 0x1000>,
         <0 0x11000080 0 0x80>;
   interrupts = <0 81 8>;
   clocks = <&infracfg 10>,
     <&infracfg 42>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@11008000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11008000 0 0x1000>,
         <0 0x11000100 0 0x80>;
   interrupts = <0 82 8>;
   clocks = <&infracfg 11>,
     <&infracfg 42>,
     <&infracfg 71>;
   clock-names = "main", "dma","arb";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@11009000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11009000 0 0x1000>,
         <0 0x11000280 0 0x80>;
   interrupts = <0 83 8>;
   clocks = <&infracfg 12>,
     <&infracfg 42>,
     <&infracfg 73>;
   clock-names = "main", "dma", "arb";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi0: spi@1100a000 {
   compatible = "mediatek,mt8183-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1100a000 0 0x1000>;
   interrupts = <0 120 8>;
   clocks = <&topckgen 54>,
     <&topckgen 6>,
     <&infracfg 27>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  i2c3: i2c@1100f000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x1100f000 0 0x1000>,
         <0 0x11000400 0 0x80>;
   interrupts = <0 84 8>;
   clocks = <&infracfg 13>,
     <&infracfg 42>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi1: spi@11010000 {
   compatible = "mediatek,mt8183-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11010000 0 0x1000>;
   interrupts = <0 124 8>;
   clocks = <&topckgen 54>,
     <&topckgen 6>,
     <&infracfg 56>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  i2c1: i2c@11011000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11011000 0 0x1000>,
         <0 0x11000480 0 0x80>;
   interrupts = <0 85 8>;
   clocks = <&infracfg 57>,
     <&infracfg 42>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi2: spi@11012000 {
   compatible = "mediatek,mt8183-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11012000 0 0x1000>;
   interrupts = <0 129 8>;
   clocks = <&topckgen 54>,
     <&topckgen 6>,
     <&infracfg 59>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi3: spi@11013000 {
   compatible = "mediatek,mt8183-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11013000 0 0x1000>;
   interrupts = <0 130 8>;
   clocks = <&topckgen 54>,
     <&topckgen 6>,
     <&infracfg 60>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  i2c9: i2c@11014000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11014000 0 0x1000>,
         <0 0x11000180 0 0x80>;
   interrupts = <0 131 8>;
   clocks = <&infracfg 72>,
     <&infracfg 42>,
     <&infracfg 71>;
   clock-names = "main", "dma", "arb";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c10: i2c@11015000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11015000 0 0x1000>,
         <0 0x11000300 0 0x80>;
   interrupts = <0 132 8>;
   clocks = <&infracfg 74>,
     <&infracfg 42>,
     <&infracfg 73>;
   clock-names = "main", "dma", "arb";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c@11016000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11016000 0 0x1000>,
         <0 0x11000500 0 0x80>;
   interrupts = <0 86 8>;
   clocks = <&infracfg 68>,
     <&infracfg 42>,
     <&infracfg 69>;
   clock-names = "main", "dma", "arb";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c11: i2c@11017000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x11017000 0 0x1000>,
         <0 0x11000580 0 0x80>;
   interrupts = <0 133 8>;
   clocks = <&infracfg 70>,
     <&infracfg 42>,
     <&infracfg 69>;
   clock-names = "main", "dma", "arb";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi4: spi@11018000 {
   compatible = "mediatek,mt8183-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11018000 0 0x1000>;
   interrupts = <0 134 8>;
   clocks = <&topckgen 54>,
     <&topckgen 6>,
     <&infracfg 75>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi5: spi@11019000 {
   compatible = "mediatek,mt8183-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11019000 0 0x1000>;
   interrupts = <0 135 8>;
   clocks = <&topckgen 54>,
     <&topckgen 6>,
     <&infracfg 76>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  i2c7: i2c@1101a000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x1101a000 0 0x1000>,
         <0 0x11000680 0 0x80>;
   interrupts = <0 88 8>;
   clocks = <&infracfg 98>,
     <&infracfg 42>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c8: i2c@1101b000 {
   compatible = "mediatek,mt8183-i2c";
   reg = <0 0x1101b000 0 0x1000>,
         <0 0x11000700 0 0x80>;
   interrupts = <0 89 8>;
   clocks = <&infracfg 99>,
     <&infracfg 42>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  audiosys: syscon@11220000 {
   compatible = "mediatek,mt8183-audiosys", "syscon";
   reg = <0 0x11220000 0 0x1000>;
   #clock-cells = <1>;
  };

  efuse: efuse@11f10000 {
   compatible = "mediatek,mt8183-efuse",
         "mediatek,efuse";
   reg = <0 0x11f10000 0 0x1000>;
  };

  mfgcfg: syscon@13000000 {
   compatible = "mediatek,mt8183-mfgcfg", "syscon";
   reg = <0 0x13000000 0 0x1000>;
   #clock-cells = <1>;
  };

  mmsys: syscon@14000000 {
   compatible = "mediatek,mt8183-mmsys", "syscon";
   reg = <0 0x14000000 0 0x1000>;
   #clock-cells = <1>;
  };

  imgsys: syscon@15020000 {
   compatible = "mediatek,mt8183-imgsys", "syscon";
   reg = <0 0x15020000 0 0x1000>;
   #clock-cells = <1>;
  };

  vdecsys: syscon@16000000 {
   compatible = "mediatek,mt8183-vdecsys", "syscon";
   reg = <0 0x16000000 0 0x1000>;
   #clock-cells = <1>;
  };

  vencsys: syscon@17000000 {
   compatible = "mediatek,mt8183-vencsys", "syscon";
   reg = <0 0x17000000 0 0x1000>;
   #clock-cells = <1>;
  };

  ipu_conn: syscon@19000000 {
   compatible = "mediatek,mt8183-ipu_conn", "syscon";
   reg = <0 0x19000000 0 0x1000>;
   #clock-cells = <1>;
  };

  ipu_adl: syscon@19010000 {
   compatible = "mediatek,mt8183-ipu_adl", "syscon";
   reg = <0 0x19010000 0 0x1000>;
   #clock-cells = <1>;
  };

  ipu_core0: syscon@19180000 {
   compatible = "mediatek,mt8183-ipu_core0", "syscon";
   reg = <0 0x19180000 0 0x1000>;
   #clock-cells = <1>;
  };

  ipu_core1: syscon@19280000 {
   compatible = "mediatek,mt8183-ipu_core1", "syscon";
   reg = <0 0x19280000 0 0x1000>;
   #clock-cells = <1>;
  };

  camsys: syscon@1a000000 {
   compatible = "mediatek,mt8183-camsys", "syscon";
   reg = <0 0x1a000000 0 0x1000>;
   #clock-cells = <1>;
  };
 };
};
# 10 "arch/arm64/boot/dts/mediatek/mt8183-evb.dts" 2

/ {
 model = "MediaTek MT8183 evaluation board";
 compatible = "mediatek,mt8183-evb", "mediatek,mt8183";

 aliases {
  serial0 = &uart0;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x80000000>;
 };

 chosen {
  stdout-path = "serial0:921600n8";
 };
};

&auxadc {
 status = "okay";
};

&i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c_pins_0>;
 status = "okay";
 clock-frequency = <100000>;
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c_pins_1>;
 status = "okay";
 clock-frequency = <100000>;
};

&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c_pins_2>;
 status = "okay";
 clock-frequency = <100000>;
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c_pins_3>;
 status = "okay";
 clock-frequency = <100000>;
};

&i2c4 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c_pins_4>;
 status = "okay";
 clock-frequency = <1000000>;
};

&i2c5 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c_pins_5>;
 status = "okay";
 clock-frequency = <1000000>;
};

&pio {
 i2c_pins_0: i2c0{
  pins_i2c{
   pinmux = <(((82) << 8) | 1)>,
     <(((83) << 8) | 1)>;
   mediatek,pull-up-adv = <3>;
   mediatek,drive-strength-adv = <00>;
  };
 };

 i2c_pins_1: i2c1{
  pins_i2c{
   pinmux = <(((81) << 8) | 1)>,
     <(((84) << 8) | 1)>;
   mediatek,pull-up-adv = <3>;
   mediatek,drive-strength-adv = <00>;
  };
 };

 i2c_pins_2: i2c2{
  pins_i2c{
   pinmux = <(((103) << 8) | 1)>,
     <(((104) << 8) | 1)>;
   mediatek,pull-up-adv = <3>;
   mediatek,drive-strength-adv = <00>;
  };
 };

 i2c_pins_3: i2c3{
  pins_i2c{
   pinmux = <(((50) << 8) | 1)>,
     <(((51) << 8) | 1)>;
   mediatek,pull-up-adv = <3>;
   mediatek,drive-strength-adv = <00>;
  };
 };

 i2c_pins_4: i2c4{
  pins_i2c{
   pinmux = <(((105) << 8) | 1)>,
     <(((106) << 8) | 1)>;
   mediatek,pull-up-adv = <3>;
   mediatek,drive-strength-adv = <00>;
  };
 };

 i2c_pins_5: i2c5{
  pins_i2c{
   pinmux = <(((48) << 8) | 1)>,
     <(((49) << 8) | 1)>;
   mediatek,pull-up-adv = <3>;
   mediatek,drive-strength-adv = <00>;
  };
 };

 spi_pins_0: spi0{
  pins_spi{
   pinmux = <(((85) << 8) | 1)>,
     <(((86) << 8) | 1)>,
     <(((87) << 8) | 1)>,
     <(((88) << 8) | 1)>;
   bias-disable;
  };
 };

 spi_pins_1: spi1{
  pins_spi{
   pinmux = <(((161) << 8) | 1)>,
     <(((162) << 8) | 1)>,
     <(((163) << 8) | 1)>,
     <(((164) << 8) | 1)>;
   bias-disable;
  };
 };

 spi_pins_2: spi2{
  pins_spi{
   pinmux = <(((0) << 8) | 7)>,
     <(((1) << 8) | 7)>,
     <(((2) << 8) | 7)>,
     <(((94) << 8) | 7)>;
   bias-disable;
  };
 };

 spi_pins_3: spi3{
  pins_spi{
   pinmux = <(((21) << 8) | 2)>,
     <(((22) << 8) | 2)>,
     <(((23) << 8) | 2)>,
     <(((24) << 8) | 2)>;
   bias-disable;
  };
 };

 spi_pins_4: spi4{
  pins_spi{
   pinmux = <(((17) << 8) | 2)>,
     <(((18) << 8) | 2)>,
     <(((19) << 8) | 2)>,
     <(((20) << 8) | 2)>;
   bias-disable;
  };
 };

 spi_pins_5: spi5{
  pins_spi{
   pinmux = <(((13) << 8) | 2)>,
     <(((14) << 8) | 2)>,
     <(((15) << 8) | 2)>,
     <(((16) << 8) | 2)>;
   bias-disable;
  };
 };
};

&spi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_0>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&spi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_1>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&spi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_2>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&spi3 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_3>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&spi4 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_4>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&spi5 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_5>;
 mediatek,pad-select = <0>;
 status = "okay";

};

&uart0 {
 status = "okay";
};
