
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sonqo/Desktop/Diplom/traces_gap/bfs-10.trace.gz
CPU 0 Bimodal branch predictor
CPU 0 STLB from_file prefetcher(simple)

Warmup complete CPU 0 instructions: 1000001 cycles: 517683 (Simulation time: 0 hr 0 min 1 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 30667279 heartbeat IPC: 0.326081 cumulative IPC: 0.298512 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 66021138 heartbeat IPC: 0.282854 cumulative IPC: 0.290061 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 101221015 heartbeat IPC: 0.284092 cumulative IPC: 0.287975 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 136370353 heartbeat IPC: 0.2845 cumulative IPC: 0.287076 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 171574596 heartbeat IPC: 0.284057 cumulative IPC: 0.286454 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 216083712 heartbeat IPC: 0.224673 cumulative IPC: 0.273698 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 269022995 heartbeat IPC: 0.188896 cumulative IPC: 0.256978 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 310443102 heartbeat IPC: 0.241429 cumulative IPC: 0.2549 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 322231095 heartbeat IPC: 0.848321 cumulative IPC: 0.276644 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 338617805 heartbeat IPC: 0.610251 cumulative IPC: 0.292813 (Simulation time: 0 hr 2 min 17 sec) 
Finished CPU 0 instructions: 100000000 cycles: 341374689 cumulative IPC: 0.292933 (Simulation time: 0 hr 2 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.292933 instructions: 100000000 cycles: 341374689
L1D TOTAL     ACCESS:   20953974  HIT:   17182543  MISS:    3771431
L1D LOAD      ACCESS:   18401571  HIT:   14722552  MISS:    3679019
L1D RFO       ACCESS:    2552403  HIT:    2459991  MISS:      92412
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
L1D AVERAGE MISS LATENCY: 66.1719 cycles
L1I TOTAL     ACCESS:   28781355  HIT:   28781303  MISS:         52
L1I LOAD      ACCESS:   28781355  HIT:   28781303  MISS:         52
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
L1I AVERAGE MISS LATENCY: 206.769 cycles
L2C TOTAL     ACCESS:    4003732  HIT:    2477299  MISS:    1526433
L2C LOAD      ACCESS:    3679071  HIT:    2239443  MISS:    1439628
L2C RFO       ACCESS:      92412  HIT:       5612  MISS:      86800
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     232249  HIT:     232244  MISS:          5
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
L2C AVERAGE MISS LATENCY: 132.857 cycles
ITLB TOTAL     ACCESS:   19829928  HIT:   19829927  MISS:          1
ITLB LOAD      ACCESS:   19829928  HIT:   19829927  MISS:          1
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
ITLB AVERAGE MISS LATENCY: 233 cycles
DTLB TOTAL     ACCESS:   21308977  HIT:   21226820  MISS:      82157
DTLB LOAD      ACCESS:   18713696  HIT:   18633606  MISS:      80090
DTLB RFO       ACCESS:    2595281  HIT:    2593214  MISS:       2067
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
DTLB AVERAGE MISS LATENCY: 104.954 cycles
STLB TOTAL     ACCESS:      82158  HIT:      10900  MISS:      71258
STLB LOAD      ACCESS:      80091  HIT:      10068  MISS:      70023
STLB RFO       ACCESS:       2067  HIT:        832  MISS:       1235
STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
STLB PREFETCH  REQUESTED:      63701  ISSUED:      38846  USEFUL:          0  USELESS:          0
  real:      37036  fills:          0
STLB AVERAGE MISS LATENCY: 108.282 cycles
LLC TOTAL     ACCESS:    1750830  HIT:     249236  MISS:    1501594
LLC LOAD      ACCESS:    1439628  HIT:      27681  MISS:    1411947
LLC RFO       ACCESS:      86800  HIT:        326  MISS:      86474
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     224402  HIT:     221229  MISS:       3173
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
LLC AVERAGE MISS LATENCY: 116.205 cycles
Major fault: 0 Minor fault: 27079

*******************************************
CPU 0 STLB -- Sequential L2-TLB Prefetcher final stats
*******************************************

-------------------------------------------
D-STLB MISSES: 71257
I-STLB MISSES: 1
-------------------------------------------

-------------------------------------------
PQ hits: 38806
PQ misses: 32451
-------------------------------------------

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     703146  ROW_BUFFER_MISS:     795274
 DBUS_CONGESTED:      84834
 WQ ROW_BUFFER_HIT:      75186  ROW_BUFFER_MISS:     141170  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 85.9708% MPKI: 30.3935 Average ROB Occupancy at Mispredict: 9.7971

Branch types
NOT_BRANCH: 78335520 78.3355%
BRANCH_DIRECT_JUMP: 3686 0.003686%
BRANCH_INDIRECT: 1 1e-06%
BRANCH_CONDITIONAL: 21660579 21.6606%
BRANCH_DIRECT_CALL: 104 0.000104%
BRANCH_INDIRECT_CALL: 3 3e-06%
BRANCH_RETURN: 107 0.000107%
BRANCH_OTHER: 0 0%

