0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1617677907,verilog,,,,glbl,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1617677907,vhdl,,,,floating_point_mac,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/new/my_pe.v,1617677907,verilog,,C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/new/tb_my_pe.v,,my_pe,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/new/tb_my_pe.v,1617677907,verilog,,,,tb_my_pe,,,,,,,,
