// Seed: 2308626781
module module_0;
  logic id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_6;
  module_0 modCall_1 ();
  wire [1 : id_4] id_7;
  assign id_5 = 1'd0 - 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd52
) (
    output wor id_0,
    output wor _id_1
);
  wire id_3;
  logic [-1 'b0 : id_1] id_4;
  ;
  module_0 modCall_1 ();
endmodule
