<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_8335f29d2b64ddd2929562c478118e19.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_c52189b4140bdd75f598e384a2e506c3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l1xx_hal.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains all the functions prototypes for the HAL module driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32l1xx__hal__conf_8h_source.html">stm32l1xx_hal_conf.h</a>&quot;</code><br />
</div>
<p><a href="stm32l1xx__hal_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1cfa68f41fcdf064fe4f57424067581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode.html#ga1cfa68f41fcdf064fe4f57424067581c">SYSCFG_BOOT_MAINFLASH</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1cfa68f41fcdf064fe4f57424067581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603891dcd1d145e4ffbaa2873181974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode.html#ga603891dcd1d145e4ffbaa2873181974a">SYSCFG_BOOT_SYSTEMFLASH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">SYSCFG_MEMRMP_BOOT_MODE_0</a>)</td></tr>
<tr class="separator:ga603891dcd1d145e4ffbaa2873181974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f9d82b9c7af24984cb807d22ea0996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode.html#gab5f9d82b9c7af24984cb807d22ea0996">SYSCFG_BOOT_SRAM</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">SYSCFG_MEMRMP_BOOT_MODE</a>)</td></tr>
<tr class="separator:gab5f9d82b9c7af24984cb807d22ea0996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98d1e873a27efd633af657e8b968870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture.html#gaa98d1e873a27efd633af657e8b968870">RI_INPUTCAPTURE_IC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e">RI_ICR_IC1</a></td></tr>
<tr class="separator:gaa98d1e873a27efd633af657e8b968870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfeb9d558e0b2be2376a8de7bba47c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture.html#gabfeb9d558e0b2be2376a8de7bba47c6f">RI_INPUTCAPTURE_IC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968">RI_ICR_IC2</a></td></tr>
<tr class="separator:gabfeb9d558e0b2be2376a8de7bba47c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6898cb4fe4fa9c7c8f1575dacde0200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture.html#gaa6898cb4fe4fa9c7c8f1575dacde0200">RI_INPUTCAPTURE_IC3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e">RI_ICR_IC3</a></td></tr>
<tr class="separator:gaa6898cb4fe4fa9c7c8f1575dacde0200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbcaaee4c38c255c923397053db8013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture.html#ga0fbcaaee4c38c255c923397053db8013">RI_INPUTCAPTURE_IC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883">RI_ICR_IC4</a></td></tr>
<tr class="separator:ga0fbcaaee4c38c255c923397053db8013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646e3019e83865fa050ddce0b8d3bb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___select.html#ga646e3019e83865fa050ddce0b8d3bb99">TIM_SELECT_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga646e3019e83865fa050ddce0b8d3bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e27a854ea5a487faa34cecbe716f882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___select.html#ga3e27a854ea5a487faa34cecbe716f882">TIM_SELECT_TIM2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca">RI_ICR_TIM_0</a>)</td></tr>
<tr class="separator:ga3e27a854ea5a487faa34cecbe716f882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf654500d4d845cfc1d89db5ae2b82489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___select.html#gaf654500d4d845cfc1d89db5ae2b82489">TIM_SELECT_TIM3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74">RI_ICR_TIM_1</a>)</td></tr>
<tr class="separator:gaf654500d4d845cfc1d89db5ae2b82489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19e2277f213cc2eda07c1258d5621af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___select.html#gae19e2277f213cc2eda07c1258d5621af">TIM_SELECT_TIM4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa">RI_ICR_TIM</a>)</td></tr>
<tr class="separator:gae19e2277f213cc2eda07c1258d5621af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4263668be64ccc7d204199e68a8163d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___select.html#ga4263668be64ccc7d204199e68a8163d2">IS_RI_TIM</a>(__TIM__)</td></tr>
<tr class="separator:ga4263668be64ccc7d204199e68a8163d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5e6eeddaab86cb1d13c91ef37cbf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gafd5e6eeddaab86cb1d13c91ef37cbf79">RI_INPUTCAPTUREROUTING_0</a>&#160;&#160;&#160;(0x00000000U) /* PA0       PA1      PA2       PA3      */</td></tr>
<tr class="separator:gafd5e6eeddaab86cb1d13c91ef37cbf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558a965c269bd07a59f8169f2a11e091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga558a965c269bd07a59f8169f2a11e091">RI_INPUTCAPTUREROUTING_1</a>&#160;&#160;&#160;(0x00000001U) /* PA4       PA5      PA6       PA7      */</td></tr>
<tr class="separator:ga558a965c269bd07a59f8169f2a11e091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd6d9659b7193d113a15949387705b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gadfd6d9659b7193d113a15949387705b3">RI_INPUTCAPTUREROUTING_2</a>&#160;&#160;&#160;(0x00000002U) /* PA8       PA9      PA10      PA11     */</td></tr>
<tr class="separator:gadfd6d9659b7193d113a15949387705b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d87f14b718cdb5c833b6beb1e3c823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gaa3d87f14b718cdb5c833b6beb1e3c823">RI_INPUTCAPTUREROUTING_3</a>&#160;&#160;&#160;(0x00000003U) /* PA12      PA13     PA14      PA15     */</td></tr>
<tr class="separator:gaa3d87f14b718cdb5c833b6beb1e3c823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39646a1f0d212d8a5e0d7ad5c6a80b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga39646a1f0d212d8a5e0d7ad5c6a80b73">RI_INPUTCAPTUREROUTING_4</a>&#160;&#160;&#160;(0x00000004U) /* PC0       PC1      PC2       PC3      */</td></tr>
<tr class="separator:ga39646a1f0d212d8a5e0d7ad5c6a80b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8de6324b7122a1d4bc7fb853307a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gafb8de6324b7122a1d4bc7fb853307a81">RI_INPUTCAPTUREROUTING_5</a>&#160;&#160;&#160;(0x00000005U) /* PC4       PC5      PC6       PC7      */</td></tr>
<tr class="separator:gafb8de6324b7122a1d4bc7fb853307a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2f23cfc2a4c856b45dbe2b128e9b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gade2f23cfc2a4c856b45dbe2b128e9b00">RI_INPUTCAPTUREROUTING_6</a>&#160;&#160;&#160;(0x00000006U) /* PC8       PC9      PC10      PC11     */</td></tr>
<tr class="separator:gade2f23cfc2a4c856b45dbe2b128e9b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fd494f01ecf2baec69456f1d51ec20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga79fd494f01ecf2baec69456f1d51ec20">RI_INPUTCAPTUREROUTING_7</a>&#160;&#160;&#160;(0x00000007U) /* PC12      PC13     PC14      PC15     */</td></tr>
<tr class="separator:ga79fd494f01ecf2baec69456f1d51ec20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0009e0d13359feffaa8d23155fc73eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga0009e0d13359feffaa8d23155fc73eba">RI_INPUTCAPTUREROUTING_8</a>&#160;&#160;&#160;(0x00000008U) /* PD0       PD1      PD2       PD3      */</td></tr>
<tr class="separator:ga0009e0d13359feffaa8d23155fc73eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e503bb9c7b93e4527e3b9dfc99f0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga69e503bb9c7b93e4527e3b9dfc99f0ed">RI_INPUTCAPTUREROUTING_9</a>&#160;&#160;&#160;(0x00000009U) /* PD4       PD5      PD6       PD7      */</td></tr>
<tr class="separator:ga69e503bb9c7b93e4527e3b9dfc99f0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f455ce0bd7f6b9d039d8b3b397d515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gab4f455ce0bd7f6b9d039d8b3b397d515">RI_INPUTCAPTUREROUTING_10</a>&#160;&#160;&#160;(0x0000000AU) /* PD8       PD9      PD10      PD11     */</td></tr>
<tr class="separator:gab4f455ce0bd7f6b9d039d8b3b397d515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f4578aca2f2969b01d2e286b7eaba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gad0f4578aca2f2969b01d2e286b7eaba3">RI_INPUTCAPTUREROUTING_11</a>&#160;&#160;&#160;(0x0000000BU) /* PD12      PD13     PD14      PD15     */</td></tr>
<tr class="separator:gad0f4578aca2f2969b01d2e286b7eaba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3079d98c769abd5c341567043ed9139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#gac3079d98c769abd5c341567043ed9139">RI_INPUTCAPTUREROUTING_12</a>&#160;&#160;&#160;(0x0000000CU) /* PE0       PE1      PE2       PE3      */</td></tr>
<tr class="separator:gac3079d98c769abd5c341567043ed9139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afce070e1a949d2d6b3b4cf658dc97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga7afce070e1a949d2d6b3b4cf658dc97e">RI_INPUTCAPTUREROUTING_13</a>&#160;&#160;&#160;(0x0000000DU) /* PE4       PE5      PE6       PE7      */</td></tr>
<tr class="separator:ga7afce070e1a949d2d6b3b4cf658dc97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce2ef383f9eb86cd52a68576ea5ebd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga7ce2ef383f9eb86cd52a68576ea5ebd4">RI_INPUTCAPTUREROUTING_14</a>&#160;&#160;&#160;(0x0000000EU) /* PE8       PE9      PE10      PE11     */</td></tr>
<tr class="separator:ga7ce2ef383f9eb86cd52a68576ea5ebd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1a9aed68110aa0d5732b6d043b53ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga8b1a9aed68110aa0d5732b6d043b53ee">RI_INPUTCAPTUREROUTING_15</a>&#160;&#160;&#160;(0x0000000FU) /* PE12      PE13     PE14      PE15     */</td></tr>
<tr class="separator:ga8b1a9aed68110aa0d5732b6d043b53ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708dcd52c15510988327d93cfaebeb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_capture_routing.html#ga708dcd52c15510988327d93cfaebeb42">IS_RI_INPUTCAPTURE_ROUTING</a>(__ROUTING__)</td></tr>
<tr class="separator:ga708dcd52c15510988327d93cfaebeb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec574d20dd6b304f25344a443b2fc59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaec574d20dd6b304f25344a443b2fc59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e22bbf7c7ac5c6a90b1a99f4ed3908c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga1e22bbf7c7ac5c6a90b1a99f4ed3908c">RI_IOSWITCH_CH0</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf">RI_ASCR1_CH_0</a>)</td></tr>
<tr class="separator:ga1e22bbf7c7ac5c6a90b1a99f4ed3908c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a2d3bd0d2b3dba78183f7f15f3981c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga39a2d3bd0d2b3dba78183f7f15f3981c">RI_IOSWITCH_CH1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84">RI_ASCR1_CH_1</a>)</td></tr>
<tr class="separator:ga39a2d3bd0d2b3dba78183f7f15f3981c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf579d0a5349473de9274854ff2268409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gaf579d0a5349473de9274854ff2268409">RI_IOSWITCH_CH2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6">RI_ASCR1_CH_2</a>)</td></tr>
<tr class="separator:gaf579d0a5349473de9274854ff2268409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e1edda4e512ad0e4cd41df87e2d1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga69e1edda4e512ad0e4cd41df87e2d1e8">RI_IOSWITCH_CH3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a">RI_ASCR1_CH_3</a>)</td></tr>
<tr class="separator:ga69e1edda4e512ad0e4cd41df87e2d1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcf19f166894f88b3a8251b69507e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga9dcf19f166894f88b3a8251b69507e38">RI_IOSWITCH_CH4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659">RI_ASCR1_CH_4</a>)</td></tr>
<tr class="separator:ga9dcf19f166894f88b3a8251b69507e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442259f099d470d4d9a0c5ba09b463d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga442259f099d470d4d9a0c5ba09b463d5">RI_IOSWITCH_CH5</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16">RI_ASCR1_CH_5</a>)</td></tr>
<tr class="separator:ga442259f099d470d4d9a0c5ba09b463d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a163377be6198bd33637a0662150abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga5a163377be6198bd33637a0662150abe">RI_IOSWITCH_CH6</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0">RI_ASCR1_CH_6</a>)</td></tr>
<tr class="separator:ga5a163377be6198bd33637a0662150abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a240b7fad88239b88da259d960f1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga69a240b7fad88239b88da259d960f1a4">RI_IOSWITCH_CH7</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2">RI_ASCR1_CH_7</a>)</td></tr>
<tr class="separator:ga69a240b7fad88239b88da259d960f1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a783c3facd7efd0092eae9c33fd7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga23a783c3facd7efd0092eae9c33fd7d6">RI_IOSWITCH_CH8</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc">RI_ASCR1_CH_8</a>)</td></tr>
<tr class="separator:ga23a783c3facd7efd0092eae9c33fd7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad687cd24d0a17d17694dcf2509b9948b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gad687cd24d0a17d17694dcf2509b9948b">RI_IOSWITCH_CH9</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d">RI_ASCR1_CH_9</a>)</td></tr>
<tr class="separator:gad687cd24d0a17d17694dcf2509b9948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a700c79adf1d50ac943737355bf6c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga1a700c79adf1d50ac943737355bf6c82">RI_IOSWITCH_CH10</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d">RI_ASCR1_CH_10</a>)</td></tr>
<tr class="separator:ga1a700c79adf1d50ac943737355bf6c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6e7b20244dd1775f7874e07e5fec4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga8e6e7b20244dd1775f7874e07e5fec4c">RI_IOSWITCH_CH11</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842">RI_ASCR1_CH_11</a>)</td></tr>
<tr class="separator:ga8e6e7b20244dd1775f7874e07e5fec4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cde4d3f89293874621433e754066b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga2cde4d3f89293874621433e754066b49">RI_IOSWITCH_CH12</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11">RI_ASCR1_CH_12</a>)</td></tr>
<tr class="separator:ga2cde4d3f89293874621433e754066b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fcb464f29430da817b7f6e3311903a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gab0fcb464f29430da817b7f6e3311903a">RI_IOSWITCH_CH13</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1">RI_ASCR1_CH_13</a>)</td></tr>
<tr class="separator:gab0fcb464f29430da817b7f6e3311903a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d620b8940da85a37de94440dd926531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga4d620b8940da85a37de94440dd926531">RI_IOSWITCH_CH14</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9">RI_ASCR1_CH_14</a>)</td></tr>
<tr class="separator:ga4d620b8940da85a37de94440dd926531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbebf3228e1d303278cd34d6261d99bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gabbebf3228e1d303278cd34d6261d99bd">RI_IOSWITCH_CH15</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275">RI_ASCR1_CH_15</a>)</td></tr>
<tr class="separator:gabbebf3228e1d303278cd34d6261d99bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef05696c9554eb7ce80e9bfa795c439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gabef05696c9554eb7ce80e9bfa795c439">RI_IOSWITCH_CH18</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d">RI_ASCR1_CH_18</a>)</td></tr>
<tr class="separator:gabef05696c9554eb7ce80e9bfa795c439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e857f3b2c617e62a95231caaedf16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga23e857f3b2c617e62a95231caaedf16f">RI_IOSWITCH_CH19</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e">RI_ASCR1_CH_19</a>)</td></tr>
<tr class="separator:ga23e857f3b2c617e62a95231caaedf16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87063b0800de54e61cba45e49af0508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gaf87063b0800de54e61cba45e49af0508">RI_IOSWITCH_CH20</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534">RI_ASCR1_CH_20</a>)</td></tr>
<tr class="separator:gaf87063b0800de54e61cba45e49af0508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cbc545f20f7b58420f5ad3bd7c1a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gaf4cbc545f20f7b58420f5ad3bd7c1a14">RI_IOSWITCH_CH21</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d">RI_ASCR1_CH_21</a>)</td></tr>
<tr class="separator:gaf4cbc545f20f7b58420f5ad3bd7c1a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78478a60de3b47617d61a7ebba3300ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga78478a60de3b47617d61a7ebba3300ec">RI_IOSWITCH_CH22</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a">RI_ASCR1_CH_22</a>)</td></tr>
<tr class="separator:ga78478a60de3b47617d61a7ebba3300ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68277f0de29b54ba9d24d949ed8e526a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga68277f0de29b54ba9d24d949ed8e526a">RI_IOSWITCH_CH23</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d">RI_ASCR1_CH_23</a>)</td></tr>
<tr class="separator:ga68277f0de29b54ba9d24d949ed8e526a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e84756761134055e6dddf706ff746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga40e84756761134055e6dddf706ff746c">RI_IOSWITCH_CH24</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8">RI_ASCR1_CH_24</a>)</td></tr>
<tr class="separator:ga40e84756761134055e6dddf706ff746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9af819e2b157bdf45f56b57620fe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga5b9af819e2b157bdf45f56b57620fe5c">RI_IOSWITCH_CH25</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308">RI_ASCR1_CH_25</a>)</td></tr>
<tr class="separator:ga5b9af819e2b157bdf45f56b57620fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb39f8d408a9e8a7031e417dd1de65d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gadb39f8d408a9e8a7031e417dd1de65d1">RI_IOSWITCH_VCOMP</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___r_i___i_o_switch.html#gaec574d20dd6b304f25344a443b2fc59a">RI_ASCR1_REGISTER</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7">RI_ASCR1_VCOMP</a>) /* VCOMP (<a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> channel 26) is an internal switch used to connect selected channel to <a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> non inverting input */</td></tr>
<tr class="separator:gadb39f8d408a9e8a7031e417dd1de65d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2ae2e2a8c53d957709c9e78dc08f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga0f2ae2e2a8c53d957709c9e78dc08f31">RI_IOSWITCH_GR10_1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640">RI_ASCR2_GR10_1</a>)</td></tr>
<tr class="separator:ga0f2ae2e2a8c53d957709c9e78dc08f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0baab5202a246bf37a1700e6a28d3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gad0baab5202a246bf37a1700e6a28d3f7">RI_IOSWITCH_GR10_2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51">RI_ASCR2_GR10_2</a>)</td></tr>
<tr class="separator:gad0baab5202a246bf37a1700e6a28d3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173ba05e20df8537bcf8cd29dd8ae764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga173ba05e20df8537bcf8cd29dd8ae764">RI_IOSWITCH_GR10_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22">RI_ASCR2_GR10_3</a>)</td></tr>
<tr class="separator:ga173ba05e20df8537bcf8cd29dd8ae764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291da0aa5c5e5513a9984cae8431f721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga291da0aa5c5e5513a9984cae8431f721">RI_IOSWITCH_GR10_4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">RI_ASCR2_GR10_4</a>)</td></tr>
<tr class="separator:ga291da0aa5c5e5513a9984cae8431f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c4ac8cabbecfc5c8ed452d28f2628f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga47c4ac8cabbecfc5c8ed452d28f2628f">RI_IOSWITCH_GR6_1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82">RI_ASCR2_GR6_1</a>)</td></tr>
<tr class="separator:ga47c4ac8cabbecfc5c8ed452d28f2628f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b24b500ebe7b5540de425a8b5ad1979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga4b24b500ebe7b5540de425a8b5ad1979">RI_IOSWITCH_GR6_2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631">RI_ASCR2_GR6_2</a>)</td></tr>
<tr class="separator:ga4b24b500ebe7b5540de425a8b5ad1979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e71594c744199da514c7e9221a5542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga26e71594c744199da514c7e9221a5542">RI_IOSWITCH_GR5_1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99">RI_ASCR2_GR5_1</a>)</td></tr>
<tr class="separator:ga26e71594c744199da514c7e9221a5542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a88dbc97f571285747e987f96355a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga6a88dbc97f571285747e987f96355a8b">RI_IOSWITCH_GR5_2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6">RI_ASCR2_GR5_2</a>)</td></tr>
<tr class="separator:ga6a88dbc97f571285747e987f96355a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad336a9ebd3ec31e94d46e18d85935757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gad336a9ebd3ec31e94d46e18d85935757">RI_IOSWITCH_GR5_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3">RI_ASCR2_GR5_3</a>)</td></tr>
<tr class="separator:gad336a9ebd3ec31e94d46e18d85935757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e2bb0b95d6467641971998a32ae4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga65e2bb0b95d6467641971998a32ae4c6">RI_IOSWITCH_GR4_1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541">RI_ASCR2_GR4_1</a>)</td></tr>
<tr class="separator:ga65e2bb0b95d6467641971998a32ae4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0322d0e21aea5365497e19119b15065e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga0322d0e21aea5365497e19119b15065e">RI_IOSWITCH_GR4_2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47">RI_ASCR2_GR4_2</a>)</td></tr>
<tr class="separator:ga0322d0e21aea5365497e19119b15065e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745a4c7a8642a9925420ce16b68f0e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#ga745a4c7a8642a9925420ce16b68f0e10">RI_IOSWITCH_GR4_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b">RI_ASCR2_GR4_3</a>)</td></tr>
<tr class="separator:ga745a4c7a8642a9925420ce16b68f0e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae147f908a2020eec270806ef20ad0350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___i_o_switch.html#gae147f908a2020eec270806ef20ad0350">IS_RI_IOSWITCH</a>(__IOSWITCH__)</td></tr>
<tr class="separator:gae147f908a2020eec270806ef20ad0350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989e7aedb415c13bb98ddc4d96cfaea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga989e7aedb415c13bb98ddc4d96cfaea1">RI_PIN_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga989e7aedb415c13bb98ddc4d96cfaea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae78f54d0bdfc28f2c6281dd5e6d6731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gaae78f54d0bdfc28f2c6281dd5e6d6731">RI_PIN_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaae78f54d0bdfc28f2c6281dd5e6d6731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa274394025b195740a30e1f8ebe2b4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gaa274394025b195740a30e1f8ebe2b4e2">RI_PIN_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaa274394025b195740a30e1f8ebe2b4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c79fe9dcee5bda36f7067ed22ba77a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga4c79fe9dcee5bda36f7067ed22ba77a4">RI_PIN_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga4c79fe9dcee5bda36f7067ed22ba77a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f443ade586a8aa3be0da85eee9e7fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga7f443ade586a8aa3be0da85eee9e7fb9">RI_PIN_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga7f443ade586a8aa3be0da85eee9e7fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db731223773e6d28b38134e64c40076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga0db731223773e6d28b38134e64c40076">RI_PIN_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0db731223773e6d28b38134e64c40076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb2d5d7e07e02f945d51d509bb54cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gafdb2d5d7e07e02f945d51d509bb54cce">RI_PIN_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafdb2d5d7e07e02f945d51d509bb54cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfdbc6035e977af6d9191805a51f8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga6dfdbc6035e977af6d9191805a51f8c8">RI_PIN_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga6dfdbc6035e977af6d9191805a51f8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80b308782b3bf8dc7c7ca756cd26493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gae80b308782b3bf8dc7c7ca756cd26493">RI_PIN_8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gae80b308782b3bf8dc7c7ca756cd26493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3cdb6c6e8aa36f83e2bb38f41331f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga1e3cdb6c6e8aa36f83e2bb38f41331f4">RI_PIN_9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga1e3cdb6c6e8aa36f83e2bb38f41331f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3387738d707b9a48178d140d643496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gafa3387738d707b9a48178d140d643496">RI_PIN_10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gafa3387738d707b9a48178d140d643496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962eca26189e20d9baa081670fe2cda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga962eca26189e20d9baa081670fe2cda5">RI_PIN_11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga962eca26189e20d9baa081670fe2cda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaccc7bafa925a119c19e6ad8a648cce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gaaccc7bafa925a119c19e6ad8a648cce2">RI_PIN_12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaaccc7bafa925a119c19e6ad8a648cce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155ffce85eb8da785a973bc239db95e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga155ffce85eb8da785a973bc239db95e3">RI_PIN_13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga155ffce85eb8da785a973bc239db95e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa312ad93801f8c9e12eefd7ded80992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#gafa312ad93801f8c9e12eefd7ded80992">RI_PIN_14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gafa312ad93801f8c9e12eefd7ded80992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6732c2e125652e77c35e213ac21d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga4d6732c2e125652e77c35e213ac21d86">RI_PIN_15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga4d6732c2e125652e77c35e213ac21d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed67020370018f1964e7686e9d7187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga45ed67020370018f1964e7686e9d7187">RI_PIN_ALL</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga45ed67020370018f1964e7686e9d7187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b40a9de92cd35a34b0ddabd5e074b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___pin.html#ga00b40a9de92cd35a34b0ddabd5e074b8">IS_RI_PIN</a>(__PIN__)&#160;&#160;&#160;((__PIN__) != (uint16_t)0x00)</td></tr>
<tr class="separator:ga00b40a9de92cd35a34b0ddabd5e074b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7a83b4563a6dc56f6ffcf4b5a4d3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___vref_int.html#gaaf7a83b4563a6dc56f6ffcf4b5a4d3ab">__HAL_SYSCFG_VREFINT_OUT_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">COMP_CSR_VREFOUTEN</a>)</td></tr>
<tr class="memdesc:gaaf7a83b4563a6dc56f6ffcf4b5a4d3ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the output of internal reference voltage (VREFINT) on I/O pin. The VREFINT output can be routed to any I/O in group 3:  <a href="group___s_y_s_c_f_g___vref_int.html#gaaf7a83b4563a6dc56f6ffcf4b5a4d3ab">More...</a><br /></td></tr>
<tr class="separator:gaaf7a83b4563a6dc56f6ffcf4b5a4d3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d40334627b9dced9471b91cd11f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___vref_int.html#gacd1d40334627b9dced9471b91cd11f10">__HAL_SYSCFG_VREFINT_OUT_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">COMP_CSR_VREFOUTEN</a>)</td></tr>
<tr class="separator:gacd1d40334627b9dced9471b91cd11f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500619e1ec21659bd32b1dfecd5afc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode_config.html#ga9500619e1ec21659bd32b1dfecd5afc1">__HAL_SYSCFG_REMAPMEMORY_FLASH</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>-&gt;MEMRMP, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>)</td></tr>
<tr class="memdesc:ga9500619e1ec21659bd32b1dfecd5afc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Flash memory mapped at 0x00000000.  <a href="group___s_y_s_c_f_g___boot_mode_config.html#ga9500619e1ec21659bd32b1dfecd5afc1">More...</a><br /></td></tr>
<tr class="separator:ga9500619e1ec21659bd32b1dfecd5afc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59782d94690fd538b25def536c81c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode_config.html#ga59782d94690fd538b25def536c81c3ed">__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>-&gt;MEMRMP, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>, <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>)</td></tr>
<tr class="memdesc:ga59782d94690fd538b25def536c81c3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Flash memory mapped at 0x00000000.  <a href="group___s_y_s_c_f_g___boot_mode_config.html#ga59782d94690fd538b25def536c81c3ed">More...</a><br /></td></tr>
<tr class="separator:ga59782d94690fd538b25def536c81c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d36fdb1571fd56ffeecfaed80c6805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode_config.html#ga86d36fdb1571fd56ffeecfaed80c6805">__HAL_SYSCFG_REMAPMEMORY_SRAM</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>-&gt;MEMRMP, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>, <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>)</td></tr>
<tr class="memdesc:ga86d36fdb1571fd56ffeecfaed80c6805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Embedded SRAM mapped at 0x00000000.  <a href="group___s_y_s_c_f_g___boot_mode_config.html#ga86d36fdb1571fd56ffeecfaed80c6805">More...</a><br /></td></tr>
<tr class="separator:ga86d36fdb1571fd56ffeecfaed80c6805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e71eb2b553f1a7b8172710184a89caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___boot_mode_config.html#ga0e71eb2b553f1a7b8172710184a89caa">__HAL_SYSCFG_GET_BOOT_MODE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>-&gt;MEMRMP, <a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">SYSCFG_MEMRMP_BOOT_MODE</a>)</td></tr>
<tr class="memdesc:ga0e71eb2b553f1a7b8172710184a89caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the boot mode as configured by user.  <a href="group___s_y_s_c_f_g___boot_mode_config.html#ga0e71eb2b553f1a7b8172710184a89caa">More...</a><br /></td></tr>
<tr class="separator:ga0e71eb2b553f1a7b8172710184a89caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faf3c6611dfc84b6356619d992bdb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___u_s_b_config.html#ga7faf3c6611dfc84b6356619d992bdb7e">__HAL_SYSCFG_USBPULLUP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>-&gt;PMC, <a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">SYSCFG_PMC_USB_PU</a>)</td></tr>
<tr class="memdesc:ga7faf3c6611dfc84b6356619d992bdb7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control the internal pull-up on USB DP line.  <a href="group___s_y_s_c_f_g___u_s_b_config.html#ga7faf3c6611dfc84b6356619d992bdb7e">More...</a><br /></td></tr>
<tr class="separator:ga7faf3c6611dfc84b6356619d992bdb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2096666e85cef164572e443433d6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___u_s_b_config.html#gaee2096666e85cef164572e443433d6f5">__HAL_SYSCFG_USBPULLUP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>-&gt;PMC, <a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">SYSCFG_PMC_USB_PU</a>)</td></tr>
<tr class="separator:gaee2096666e85cef164572e443433d6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9c6ad79238b046d2c4777e4be81b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_caputure_config.html#gaab9c6ad79238b046d2c4777e4be81b85">__HAL_RI_REMAP_INPUTCAPTURE1</a>(__TIMSELECT__,  __INPUT__)</td></tr>
<tr class="memdesc:gaab9c6ad79238b046d2c4777e4be81b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the routing interface to map Input Capture 1 of TIMx to a selected I/O pin.  <a href="group___r_i___input_caputure_config.html#gaab9c6ad79238b046d2c4777e4be81b85">More...</a><br /></td></tr>
<tr class="separator:gaab9c6ad79238b046d2c4777e4be81b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a178ab5420d9256e02063347704970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_caputure_config.html#gab8a178ab5420d9256e02063347704970">__HAL_RI_REMAP_INPUTCAPTURE2</a>(__TIMSELECT__,  __INPUT__)</td></tr>
<tr class="memdesc:gab8a178ab5420d9256e02063347704970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the routing interface to map Input Capture 2 of TIMx to a selected I/O pin.  <a href="group___r_i___input_caputure_config.html#gab8a178ab5420d9256e02063347704970">More...</a><br /></td></tr>
<tr class="separator:gab8a178ab5420d9256e02063347704970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7505f9d5c4a5bbf3691515e8522ce5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_caputure_config.html#ga7505f9d5c4a5bbf3691515e8522ce5f1">__HAL_RI_REMAP_INPUTCAPTURE3</a>(__TIMSELECT__,  __INPUT__)</td></tr>
<tr class="memdesc:ga7505f9d5c4a5bbf3691515e8522ce5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the routing interface to map Input Capture 3 of TIMx to a selected I/O pin.  <a href="group___r_i___input_caputure_config.html#ga7505f9d5c4a5bbf3691515e8522ce5f1">More...</a><br /></td></tr>
<tr class="separator:ga7505f9d5c4a5bbf3691515e8522ce5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194940d54be3e5091c3225b8f7f312c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___input_caputure_config.html#ga194940d54be3e5091c3225b8f7f312c2">__HAL_RI_REMAP_INPUTCAPTURE4</a>(__TIMSELECT__,  __INPUT__)</td></tr>
<tr class="memdesc:ga194940d54be3e5091c3225b8f7f312c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the routing interface to map Input Capture 4 of TIMx to a selected I/O pin.  <a href="group___r_i___input_caputure_config.html#ga194940d54be3e5091c3225b8f7f312c2">More...</a><br /></td></tr>
<tr class="separator:ga194940d54be3e5091c3225b8f7f312c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aac480a08cbd6937ed3741a03796ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___switch_control_config.html#ga2aac480a08cbd6937ed3741a03796ac6">__HAL_RI_SWITCHCONTROLMODE_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga7e71def3baefc10ec36f1dd48da4050e">RI</a>-&gt;ASCR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>)</td></tr>
<tr class="memdesc:ga2aac480a08cbd6937ed3741a03796ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the switch control mode.  <a href="group___r_i___switch_control_config.html#ga2aac480a08cbd6937ed3741a03796ac6">More...</a><br /></td></tr>
<tr class="separator:ga2aac480a08cbd6937ed3741a03796ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dca172ed53f7787a32d0f0b7a5e485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___switch_control_config.html#ga41dca172ed53f7787a32d0f0b7a5e485">__HAL_RI_SWITCHCONTROLMODE_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga7e71def3baefc10ec36f1dd48da4050e">RI</a>-&gt;ASCR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>)</td></tr>
<tr class="separator:ga41dca172ed53f7787a32d0f0b7a5e485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e35cfb22d277d6a484e206cfd6666c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___switch_control_config.html#ga7e35cfb22d277d6a484e206cfd6666c0">__HAL_RI_IOSWITCH_CLOSE</a>(__IOSWITCH__)</td></tr>
<tr class="separator:ga7e35cfb22d277d6a484e206cfd6666c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef860a5d9313b79a5a595a2788410ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___switch_control_config.html#gadef860a5d9313b79a5a595a2788410ee">__HAL_RI_IOSWITCH_OPEN</a>(__IOSWITCH__)</td></tr>
<tr class="separator:gadef860a5d9313b79a5a595a2788410ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae52b285744a36800f8493c58972b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#gaae52b285744a36800f8493c58972b8a6">__HAL_RI_HYSTERIS_PORTA_ON</a>(__IOPIN__)</td></tr>
<tr class="memdesc:gaae52b285744a36800f8493c58972b8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable Hysteresis of the input schmitt triger of Ports A When the I/Os are programmed in input mode by standard I/O port registers, the Schmitt trigger and the hysteresis are enabled by default. When hysteresis is disabled, it is possible to read the corresponding port with a trigger level of VDDIO/2.  <a href="group___r_i___hyst_config.html#gaae52b285744a36800f8493c58972b8a6">More...</a><br /></td></tr>
<tr class="separator:gaae52b285744a36800f8493c58972b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafb0862552627f6546e9da3bbb05511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#gaaafb0862552627f6546e9da3bbb05511">__HAL_RI_HYSTERIS_PORTA_OFF</a>(__IOPIN__)</td></tr>
<tr class="separator:gaaafb0862552627f6546e9da3bbb05511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839072e04e904822a6083d21ebf5be18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#ga839072e04e904822a6083d21ebf5be18">__HAL_RI_HYSTERIS_PORTB_ON</a>(__IOPIN__)</td></tr>
<tr class="memdesc:ga839072e04e904822a6083d21ebf5be18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable Hysteresis of the input schmitt triger of Ports B When the I/Os are programmed in input mode by standard I/O port registers, the Schmitt trigger and the hysteresis are enabled by default. When hysteresis is disabled, it is possible to read the corresponding port with a trigger level of VDDIO/2.  <a href="group___r_i___hyst_config.html#ga839072e04e904822a6083d21ebf5be18">More...</a><br /></td></tr>
<tr class="separator:ga839072e04e904822a6083d21ebf5be18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4503ee632caa0ad64b3114d0899abc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#gad4503ee632caa0ad64b3114d0899abc2">__HAL_RI_HYSTERIS_PORTB_OFF</a>(__IOPIN__)</td></tr>
<tr class="separator:gad4503ee632caa0ad64b3114d0899abc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c36eeb08d67361ad75e414fa3a5d425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#ga9c36eeb08d67361ad75e414fa3a5d425">__HAL_RI_HYSTERIS_PORTC_ON</a>(__IOPIN__)</td></tr>
<tr class="memdesc:ga9c36eeb08d67361ad75e414fa3a5d425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable Hysteresis of the input schmitt triger of Ports C When the I/Os are programmed in input mode by standard I/O port registers, the Schmitt trigger and the hysteresis are enabled by default. When hysteresis is disabled, it is possible to read the corresponding port with a trigger level of VDDIO/2.  <a href="group___r_i___hyst_config.html#ga9c36eeb08d67361ad75e414fa3a5d425">More...</a><br /></td></tr>
<tr class="separator:ga9c36eeb08d67361ad75e414fa3a5d425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee9f61ee59dcb15a3e55210f61fa296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#ga1ee9f61ee59dcb15a3e55210f61fa296">__HAL_RI_HYSTERIS_PORTC_OFF</a>(__IOPIN__)</td></tr>
<tr class="separator:ga1ee9f61ee59dcb15a3e55210f61fa296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0f3198dfce556529fc5b7fe9143c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#ga6e0f3198dfce556529fc5b7fe9143c6c">__HAL_RI_HYSTERIS_PORTD_ON</a>(__IOPIN__)</td></tr>
<tr class="memdesc:ga6e0f3198dfce556529fc5b7fe9143c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable Hysteresis of the input schmitt triger of Ports D When the I/Os are programmed in input mode by standard I/O port registers, the Schmitt trigger and the hysteresis are enabled by default. When hysteresis is disabled, it is possible to read the corresponding port with a trigger level of VDDIO/2.  <a href="group___r_i___hyst_config.html#ga6e0f3198dfce556529fc5b7fe9143c6c">More...</a><br /></td></tr>
<tr class="separator:ga6e0f3198dfce556529fc5b7fe9143c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9a205cb0a9853eec9dfca223ee7f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_i___hyst_config.html#gabc9a205cb0a9853eec9dfca223ee7f41">__HAL_RI_HYSTERIS_PORTD_OFF</a>(__IOPIN__)</td></tr>
<tr class="separator:gabc9a205cb0a9853eec9dfca223ee7f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaecac54d350c3730e6831eb404e557dc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group1.html#gaecac54d350c3730e6831eb404e557dc4">HAL_Init</a> (void)</td></tr>
<tr class="separator:gaecac54d350c3730e6831eb404e557dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95911129a26afb05232caaaefa31956f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group1.html#ga95911129a26afb05232caaaefa31956f">HAL_DeInit</a> (void)</td></tr>
<tr class="separator:ga95911129a26afb05232caaaefa31956f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fb8e66865c87d0ebab74a726a6891f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group1.html#gae4fb8e66865c87d0ebab74a726a6891f">HAL_MspInit</a> (void)</td></tr>
<tr class="separator:gae4fb8e66865c87d0ebab74a726a6891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd10d026ef02d00e32e80c9eab9db830"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group1.html#gadd10d026ef02d00e32e80c9eab9db830">HAL_MspDeInit</a> (void)</td></tr>
<tr class="separator:gadd10d026ef02d00e32e80c9eab9db830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879cdb21ef051eb81ec51c18147397d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group1.html#ga879cdb21ef051eb81ec51c18147397d5">HAL_InitTick</a> (uint32_t TickPriority)</td></tr>
<tr class="separator:ga879cdb21ef051eb81ec51c18147397d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8361d44d76b7f6256834f828165837a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gaa8361d44d76b7f6256834f828165837a">HAL_IncTick</a> (void)</td></tr>
<tr class="separator:gaa8361d44d76b7f6256834f828165837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0304dec8e33aca8c99e2836947b76d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gad0304dec8e33aca8c99e2836947b76d6">HAL_Delay</a> (<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Delay)</td></tr>
<tr class="separator:gad0304dec8e33aca8c99e2836947b76d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4f03d53e997a54e1fd5e80daa55c4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a> (void)</td></tr>
<tr class="separator:gaf2c4f03d53e997a54e1fd5e80daa55c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf651af2afe688a991c657f64f8fa5f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gaaf651af2afe688a991c657f64f8fa5f9">HAL_SuspendTick</a> (void)</td></tr>
<tr class="separator:gaaf651af2afe688a991c657f64f8fa5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e0ee9dae1ec0f9d19200f5575ff790"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#ga24e0ee9dae1ec0f9d19200f5575ff790">HAL_ResumeTick</a> (void)</td></tr>
<tr class="separator:ga24e0ee9dae1ec0f9d19200f5575ff790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb139b375512ad2a234e4619b129b966"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gafb139b375512ad2a234e4619b129b966">HAL_GetHalVersion</a> (void)</td></tr>
<tr class="separator:gafb139b375512ad2a234e4619b129b966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae051ef9e932404b21f5877c7186406b8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a> (void)</td></tr>
<tr class="separator:gae051ef9e932404b21f5877c7186406b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff785f069ed650de77ff82ac407f7c84"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gaff785f069ed650de77ff82ac407f7c84">HAL_GetDEVID</a> (void)</td></tr>
<tr class="separator:gaff785f069ed650de77ff82ac407f7c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf031bcc71ebad9b7edf405547efd762b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gaf031bcc71ebad9b7edf405547efd762b">HAL_DBGMCU_EnableDBGSleepMode</a> (void)</td></tr>
<tr class="separator:gaf031bcc71ebad9b7edf405547efd762b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7820d0561f19999a68d714655b901b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gac7820d0561f19999a68d714655b901b5">HAL_DBGMCU_DisableDBGSleepMode</a> (void)</td></tr>
<tr class="separator:gac7820d0561f19999a68d714655b901b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf25043b17de4bef38a95a75fd03e5c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#gadf25043b17de4bef38a95a75fd03e5c4">HAL_DBGMCU_EnableDBGStopMode</a> (void)</td></tr>
<tr class="separator:gadf25043b17de4bef38a95a75fd03e5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c93dcee35e5983d74f1000de7c042d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#ga2c93dcee35e5983d74f1000de7c042d5">HAL_DBGMCU_DisableDBGStopMode</a> (void)</td></tr>
<tr class="separator:ga2c93dcee35e5983d74f1000de7c042d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a1323b2eeb0a408c1cfdbfa0db5ead"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#ga28a1323b2eeb0a408c1cfdbfa0db5ead">HAL_DBGMCU_EnableDBGStandbyMode</a> (void)</td></tr>
<tr class="separator:ga28a1323b2eeb0a408c1cfdbfa0db5ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faa58d8508ea3123b9f247a70379779"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___exported___functions___group2.html#ga7faa58d8508ea3123b9f247a70379779">HAL_DBGMCU_DisableDBGStandbyMode</a> (void)</td></tr>
<tr class="separator:ga7faa58d8508ea3123b9f247a70379779"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains all the functions prototypes for the HAL module driver. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
