
---------- Begin Simulation Statistics ----------
final_tick                                14153584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250982                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   413783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.82                       # Real time elapsed on the host
host_tick_rate                              284118459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12502862                       # Number of instructions simulated
sim_ops                                      20612908                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014154                       # Number of seconds simulated
sim_ticks                                 14153584000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.830717                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2424                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003220                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1715                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5378385                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.353267                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443232                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          210                       # TLB misses on write requests
system.cpu0.numCycles                        28307168                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928783                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2502862                       # Number of instructions committed
system.cpu1.committedOps                      3684977                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.309907                       # CPI: cycles per instruction
system.cpu1.discardedOps                       512428                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     484649                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        88284                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1739573                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6788                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23184724                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.088418                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     595541                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                        28307136                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.05%      0.05% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1374840     37.31%     37.36% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     37.36% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.04%     37.40% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               258579      7.02%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.42% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.03%     44.45% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.45% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.04%     44.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     44.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.05%     44.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.03%     44.58% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.58% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.58% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.59% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      1.15%     45.74% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               101187      2.75%     48.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           260661      7.07%     55.56% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1637609     44.44%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3684977                       # Class of committed instruction
system.cpu1.tickCycles                        5122412                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       238391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        477826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       472649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       945364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            230                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       223451                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14940                       # Transaction distribution
system.membus.trans_dist::ReadExReq            223872                       # Transaction distribution
system.membus.trans_dist::ReadExResp           223870                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       717259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       717259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 717259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29624576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29624576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29624576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            239435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  239435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              239435                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1460400500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1252271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429364                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429364                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429364                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13821                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13821                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13821                       # number of overall misses
system.cpu0.icache.overall_misses::total        13821                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    394304000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    394304000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    394304000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    394304000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443185                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443185                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443185                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443185                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005657                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005657                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005657                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005657                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28529.339411                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28529.339411                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28529.339411                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28529.339411                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13805                       # number of writebacks
system.cpu0.icache.writebacks::total            13805                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13821                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13821                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    380483000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    380483000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    380483000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    380483000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005657                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005657                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005657                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005657                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27529.339411                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27529.339411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27529.339411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27529.339411                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13805                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13821                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13821                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    394304000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    394304000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005657                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005657                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28529.339411                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28529.339411                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    380483000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    380483000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27529.339411                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27529.339411                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999042                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443185                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13821                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.773388                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999042                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559301                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559301                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5862040                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5862040                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226679                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226679                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233291                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233291                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4233525975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4233525975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4233525975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4233525975                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095331                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095331                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038274                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038274                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18676.304267                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18676.304267                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18146.975130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18146.975130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5060                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              103                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.126214                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60514                       # number of writebacks
system.cpu0.dcache.writebacks::total            60514                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9048                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9048                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221374                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3718233500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3718233500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4057935500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4057935500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17085.036139                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17085.036139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18330.677948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18330.677948                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221358                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2481007499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2481007499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146251                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146251                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039369                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039369                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15199.178469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15199.178469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2286490500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2286490500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14059.376749                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14059.376749                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63446                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63446                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1752518476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1752518476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27622.205907                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27622.205907                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8446                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8446                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1431743000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1431743000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26031.690909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26031.690909                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          779                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          779                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6612                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6612                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.894602                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.894602                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    339702000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    339702000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 90756.612343                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 90756.612343                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998959                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083414                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221374                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.480255                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998959                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984022                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984022                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       584362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          584362                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       584362                       # number of overall hits
system.cpu1.icache.overall_hits::total         584362                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11112                       # number of overall misses
system.cpu1.icache.overall_misses::total        11112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    284534000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    284534000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    284534000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    284534000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       595474                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       595474                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       595474                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       595474                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.018661                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018661                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.018661                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018661                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25606.011519                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25606.011519                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25606.011519                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25606.011519                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11096                       # number of writebacks
system.cpu1.icache.writebacks::total            11096                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11112                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11112                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    273422000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    273422000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    273422000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    273422000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.018661                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018661                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.018661                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018661                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24606.011519                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24606.011519                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24606.011519                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24606.011519                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       584362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         584362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    284534000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    284534000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       595474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       595474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.018661                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018661                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25606.011519                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25606.011519                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    273422000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    273422000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.018661                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018661                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24606.011519                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24606.011519                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999006                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             595474                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            53.588373                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999006                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4774904                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4774904                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1774484                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1774484                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1774484                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1774484                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       356863                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        356863                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       356863                       # number of overall misses
system.cpu1.dcache.overall_misses::total       356863                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23639689000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23639689000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23639689000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23639689000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2131347                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2131347                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2131347                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2131347                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167435                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167435                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167435                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167435                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66243.037244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66243.037244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66243.037244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66243.037244                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       219230                       # number of writebacks
system.cpu1.dcache.writebacks::total           219230                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       130455                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130455                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       130455                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130455                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       226408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       226408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       226408                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       226408                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18701151000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18701151000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18701151000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18701151000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106228                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106228                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106228                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106228                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82599.338363                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82599.338363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82599.338363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82599.338363                       # average overall mshr miss latency
system.cpu1.dcache.replacements                226390                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       386549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         386549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    336088000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    336088000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       395928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       395928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.023689                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023689                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35834.097452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35834.097452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    313162500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    313162500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34622.719735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34622.719735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1387935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1387935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       347484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       347484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23303601000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23303601000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1735419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1735419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67063.810132                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67063.810132                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       130121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       130121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       217363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       217363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  18387988500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18387988500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125251                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125251                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84595.761468                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84595.761468                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999069                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2000890                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           226406                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.837619                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999069                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17277182                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17277182                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              205365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7652                       # number of demand (read+write) hits
system.l2.demand_hits::total                   233280                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10994                       # number of overall hits
system.l2.overall_hits::.cpu0.data             205365                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9269                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7652                       # number of overall hits
system.l2.overall_hits::total                  233280                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             16009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            218756                       # number of demand (read+write) misses
system.l2.demand_misses::total                 239435                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2827                       # number of overall misses
system.l2.overall_misses::.cpu0.data            16009                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1843                       # number of overall misses
system.l2.overall_misses::.cpu1.data           218756                       # number of overall misses
system.l2.overall_misses::total                239435                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    239227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1418681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    154052000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18277436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20089396500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    239227500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1418681000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    154052000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18277436000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20089396500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          226408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               472715                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         226408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              472715                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.204544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.165857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.966203                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.506510                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.204544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.165857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.966203                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.506510                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84622.391227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88617.715035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83587.628866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83551.701439                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83903.341199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84622.391227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88617.715035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83587.628866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83551.701439                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83903.341199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              223451                       # number of writebacks
system.l2.writebacks::total                    223451                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        16009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       218756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            239435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        16009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       218756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           239435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    210957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1258591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    135622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16089896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17695066500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    210957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1258591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    135622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16089896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17695066500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.204544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.165857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.966203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.204544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.165857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.966203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.506510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74622.391227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78617.715035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73587.628866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73551.792865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73903.424729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74622.391227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78617.715035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73587.628866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73551.792865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73903.424729                       # average overall mshr miss latency
system.l2.replacements                         238607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       279744                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           279744                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       279744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       279744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24901                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48491                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         215960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              223872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    707851500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  18045158500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18753010000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       217363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.143855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.821962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89465.558645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83557.874143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83766.661306                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       215960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         223872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    628731500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  15885578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16514310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.143855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.821962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79465.558645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73557.966753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73766.750643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    239227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    154052000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    393279500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.204544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.165857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84622.391227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83587.628866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84214.025696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    210957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    135622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    346579500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.204544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.165857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.187302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74622.391227                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73587.628866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74214.025696                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    710829500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    232277500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    943107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.309121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87789.242929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83074.928469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86579.179289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    629859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    204317500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    834177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.309121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77789.242929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73074.928469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76579.179289                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.343682                       # Cycle average of tags in use
system.l2.tags.total_refs                      945347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    239631                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.945011                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.417331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       70.840752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      309.998882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.592075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      627.494641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.302733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.612788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7802535                       # Number of tag accesses
system.l2.tags.data_accesses                  7802535                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        180928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1024576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      14000256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15323712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       180928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        298880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14300864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14300864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          16009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         218754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              239433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       223451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             223451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12783193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         72389863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8333720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        989166843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1082673618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12783193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8333720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21116913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1010405845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1010405845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1010405845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12783193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        72389863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8333720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       989166843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2093079463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    223445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    218739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162491750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              674426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             209852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      239435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     223451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    239435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   223451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    132                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13934                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3345998000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1196515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7832929250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13982.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32732.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   217127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  206093                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                239435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               223451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  141086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    749.777485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   551.585908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.468003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4188     10.60%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4234     10.72%     21.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1414      3.58%     24.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1151      2.91%     27.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1403      3.55%     31.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          964      2.44%     33.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1007      2.55%     36.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1076      2.72%     39.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24057     60.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39494                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.173102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.653044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.238545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13844     99.35%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            41      0.29%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.301548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13720     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      0.46%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               74      0.53%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.34%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15315392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14298688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15323840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14300864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1082.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1010.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1082.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1010.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14153567000                       # Total gap between requests
system.mem_ctrls.avgGap                      30576.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       180928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1017216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13999296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14298688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12783193.288710476831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 71869852.893797069788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8333719.572371209972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 989099015.486112952232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1010252102.930254220963                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        16009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       218756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       223451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     94743250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    599447000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     59902250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7078836750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 354127545750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33513.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37444.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32502.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32359.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1584810.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            140329560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74571750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           852551700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          583914420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1116800880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5569594830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        744791520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9082554660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.714117                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1851667000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    472420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11829497000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            141700440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75307980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           856071720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          582322320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1116800880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5537329410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        771962400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9081495150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.639259                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1921180500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    472420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11759983500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       503195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24901                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          183160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24933                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       679204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1418077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1768064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18040832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     28520704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49750912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          238607                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14300864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           711322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000325                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 711091     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    231      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             711322                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          777327000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         340455304                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16675485                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332092436                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20748965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14153584000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
