=====
SETUP
8.928
13.004
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.193
SPI_Slave/n428_s24
8.622
9.721
SPI_Slave/n428_s21
10.542
11.574
SPI_Slave/n428_s20
12.378
13.004
SPI_Slave/state_0_s2
13.004
=====
SETUP
9.901
12.031
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/n446_s10
7.132
8.231
SPI_Slave/n435_s10
9.210
10.242
SPI_Slave/read_en_s2
12.031
=====
SETUP
10.256
12.033
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.231
SPI_Slave/addr_burst_counter_3_s8
8.242
9.268
SPI_Slave/addr_burst_counter_3_s5
9.689
10.491
SPI_Slave/addr_burst_counter_0_s4
12.033
=====
SETUP
10.256
12.033
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.231
SPI_Slave/addr_burst_counter_3_s8
8.242
9.268
SPI_Slave/addr_burst_counter_3_s5
9.689
10.491
SPI_Slave/addr_burst_counter_1_s4
12.033
=====
SETUP
10.256
12.033
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.231
SPI_Slave/addr_burst_counter_3_s8
8.242
9.268
SPI_Slave/addr_burst_counter_3_s5
9.689
10.491
SPI_Slave/addr_burst_counter_2_s4
12.033
=====
SETUP
10.256
12.033
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.231
SPI_Slave/addr_burst_counter_3_s8
8.242
9.268
SPI_Slave/addr_burst_counter_3_s5
9.689
10.491
SPI_Slave/addr_burst_counter_3_s4
12.033
=====
SETUP
10.297
11.635
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.231
SPI_Slave/addr_burst_counter_3_s8
8.242
9.274
SPI_Slave/n427_s21
9.770
10.802
SPI_Slave/n427_s19
10.813
11.635
SPI_Slave/state_1_s2
11.635
=====
SETUP
10.375
11.557
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/addr_burst_counter_3_s7
7.132
8.193
SPI_Slave/n426_s22
8.622
9.721
SPI_Slave/n426_s21
10.525
11.557
SPI_Slave/state_2_s2
11.557
=====
SETUP
11.448
10.841
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_1_s0
10.841
=====
SETUP
11.448
10.841
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_2_s0
10.841
=====
SETUP
11.448
10.841
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_5_s0
10.841
=====
SETUP
11.448
10.841
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_6_s0
10.841
=====
SETUP
11.452
10.836
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_0_s0
10.836
=====
SETUP
11.629
10.303
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/SCLKr_1_s0
2.332
2.790
SPI_Slave/n421_s17
6.547
7.369
SPI_Slave/n20_s1
7.380
8.202
SPI_Slave/n417_s16
9.677
10.303
SPI_Slave/bitcnt_3_s1
10.303
=====
SETUP
11.645
10.287
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/SCLKr_1_s0
2.332
2.790
SPI_Slave/n421_s17
6.547
7.369
SPI_Slave/n20_s1
7.380
8.202
SPI_Slave/n20_s0
9.661
10.287
SPI_Slave/byte_received_s0
10.287
=====
SETUP
11.715
10.217
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n411_s2
4.146
5.178
SPI_Slave/n524_s7
5.678
6.777
SPI_Slave/n522_s8
8.081
9.180
SPI_Slave/n522_s6
9.185
10.217
SPI_Slave/MRAM_delay_3_s1
10.217
=====
SETUP
11.865
10.424
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_3_s0
10.424
=====
SETUP
11.865
10.424
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_4_s0
10.424
=====
SETUP
11.869
10.419
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n435_s9
4.294
5.393
SPI_Slave/n1120_s3
6.543
7.575
SPI_Slave/n1120_s5
7.580
8.382
SPI_Slave/data_bits_7_s0
10.419
=====
SETUP
11.895
10.037
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/n446_s10
7.132
8.231
SPI_Slave/n446_s8
9.215
10.037
SPI_Slave/ub_en_s2
10.037
=====
SETUP
11.935
10.353
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/n446_s10
7.132
8.231
SPI_Slave/PTS_en_s6
9.215
10.017
SPI_Slave/PTS_en_s0
10.353
=====
SETUP
12.506
9.783
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/byte_received_s0
2.332
2.790
SPI_Slave/n1086_s7
3.662
4.761
SPI_Slave/n1110_s3
5.251
6.277
SPI_Slave/n1110_s1
6.700
7.325
SPI_Slave/data_bits_14_s0
9.783
=====
SETUP
12.506
9.783
22.289
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/byte_received_s0
2.332
2.790
SPI_Slave/n1086_s7
3.662
4.761
SPI_Slave/n1110_s3
5.251
6.277
SPI_Slave/n1110_s1
6.700
7.325
SPI_Slave/data_bits_15_s0
9.783
=====
SETUP
12.512
9.420
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/addr_burst_counter_1_s4
2.332
2.790
SPI_Slave/n272_s9
4.585
5.135
SPI_Slave/n272_s10
5.135
5.192
SPI_Slave/n272_s11
5.192
5.249
SPI_Slave/n538_s9
6.307
7.339
SPI_Slave/n538_s5
7.345
7.970
SPI_Slave/n538_s4
8.388
9.420
SPI_Slave/msg_valid_detection_s0
9.420
=====
SETUP
12.579
9.353
21.932
FPGA_clk_ibuf
0.000
2.088
SPI_Slave/state_2_s2
2.332
2.790
SPI_Slave/n1086_s3
3.645
4.467
SPI_Slave/n427_s26
5.303
5.928
SPI_Slave/n417_s19
6.349
7.171
SPI_Slave/n421_s15
8.321
9.353
SPI_Slave/bitcnt_1_s1
9.353
=====
HOLD
0.708
2.284
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/MRAM_delay_5_s1
1.577
1.910
SPI_Slave/n518_s6
1.912
2.284
SPI_Slave/MRAM_delay_5_s1
2.284
=====
HOLD
0.709
2.285
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/MRAM_delay_0_s2
1.577
1.910
SPI_Slave/n528_s8
1.913
2.285
SPI_Slave/MRAM_delay_0_s2
2.285
=====
HOLD
0.709
2.285
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/MRAM_delay_4_s2
1.577
1.910
SPI_Slave/n520_s9
1.913
2.285
SPI_Slave/MRAM_delay_4_s2
2.285
=====
HOLD
0.709
2.285
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/cycle_1_s2
1.577
1.910
SPI_Slave/n478_s12
1.913
2.285
SPI_Slave/cycle_1_s2
2.285
=====
HOLD
0.709
2.285
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/bitcnt_0_s1
1.577
1.910
SPI_Slave/n423_s15
1.913
2.285
SPI_Slave/bitcnt_0_s1
2.285
=====
HOLD
0.710
2.287
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/addr_burst_counter_0_s4
1.577
1.910
SPI_Slave/n278_s2
1.915
2.287
SPI_Slave/addr_burst_counter_0_s4
2.287
=====
HOLD
0.710
2.287
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/addr_burst_counter_2_s4
1.577
1.910
SPI_Slave/n276_s0
1.915
2.287
SPI_Slave/addr_burst_counter_2_s4
2.287
=====
HOLD
0.712
2.289
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/cycle_0_s2
1.577
1.910
SPI_Slave/n480_s13
1.917
2.289
SPI_Slave/cycle_0_s2
2.289
=====
HOLD
0.830
2.420
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_2_s0
2.420
=====
HOLD
0.830
2.420
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_3_s0
2.420
=====
HOLD
0.843
2.432
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_0_s0
2.432
=====
HOLD
0.843
2.432
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_1_s0
2.432
=====
HOLD
0.843
2.432
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_4_s0
2.432
=====
HOLD
0.843
2.432
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_5_s0
2.432
=====
HOLD
0.843
2.432
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_6_s0
2.432
=====
HOLD
0.843
2.432
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_7_s0
2.432
=====
HOLD
0.892
2.468
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/msg_valid_detection_s0
1.577
1.910
SPI_Slave/n538_s4
1.912
2.468
SPI_Slave/msg_valid_detection_s0
2.468
=====
HOLD
0.893
2.469
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/MRAM_delay_2_s1
1.577
1.910
SPI_Slave/n524_s6
1.913
2.469
SPI_Slave/MRAM_delay_2_s1
2.469
=====
HOLD
0.901
2.490
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_13_s0
2.490
=====
HOLD
0.902
2.491
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_11_s0
2.491
=====
HOLD
0.902
2.491
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_12_s0
2.491
=====
HOLD
0.906
2.495
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_8_s0
2.495
=====
HOLD
0.906
2.495
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_9_s0
2.495
=====
HOLD
0.906
2.495
1.589
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/PTS_en_s0
1.577
1.910
PTS_module/data_bits_10_s0
2.495
=====
HOLD
0.937
2.513
1.577
FPGA_clk_ibuf
0.000
1.392
SPI_Slave/SCLKr_0_s0
1.577
1.910
SPI_Slave/SCLKr_1_s0
2.513
