#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun  2 12:23:57 2025
# Process ID: 47093
# Current directory: /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1
# Command line: vivado -log divider_32_21_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider_32_21_1.tcl
# Log file: /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1/divider_32_21_1.vds
# Journal file: /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1/vivado.jou
# Running On: Asus-Vivobook, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 12, Host memory: 16420 MB
#-----------------------------------------------------------
source divider_32_21_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_MATLABB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repository/rgb_2_ycbcr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repository/divider_32_21'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: divider_32_21_1
Command: synth_design -top divider_32_21_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47416
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2915.582 ; gain = 235.832 ; free physical = 1544 ; free virtual = 8854
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3890.117; parent = 2921.523; children = 968.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider_32_21_1' [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/synth/divider_32_21_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'divider_32_21' [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/divider_32_21.v:8]
INFO: [Synth 8-638] synthesizing module 'mult_32_21_lm' [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/mult_32_21_lm/synth/mult_32_21_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/mult_32_21_lm/synth/mult_32_21_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/mult_32_21_lm/synth/mult_32_21_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 21 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 52 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/mult_32_21_lm/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/mult_32_21_lm/synth/mult_32_21_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_21_lm' (0#1) [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/mult_32_21_lm/synth/mult_32_21_lm.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_21' (0#1) [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/src/divider_32_21.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_21_1' (0#1) [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/divider_32_21_1/synth/divider_32_21_1.v:53]
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[3] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[2] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[1] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[0] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3017.488 ; gain = 337.738 ; free physical = 1553 ; free virtual = 8863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3986.086; parent = 3017.492; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3035.301 ; gain = 355.551 ; free physical = 1553 ; free virtual = 8863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.898; parent = 3035.305; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3035.301 ; gain = 355.551 ; free physical = 1553 ; free virtual = 8863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.898; parent = 3035.305; children = 968.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.238 ; gain = 0.000 ; free physical = 1553 ; free virtual = 8863
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.051 ; gain = 0.000 ; free physical = 1570 ; free virtual = 8880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.051 ; gain = 0.000 ; free physical = 1570 ; free virtual = 8880
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3148.051 ; gain = 468.301 ; free physical = 1579 ; free virtual = 8890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.633; parent = 3116.039; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3148.051 ; gain = 468.301 ; free physical = 1579 ; free virtual = 8890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.633; parent = 3116.039; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3148.051 ; gain = 468.301 ; free physical = 1579 ; free virtual = 8890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.633; parent = 3116.039; children = 968.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider_32_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     DIV |                             0010 |                               01
                     NOP |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider_32_21'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3148.051 ; gain = 468.301 ; free physical = 1595 ; free virtual = 8907
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.633; parent = 3116.039; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3148.051 ; gain = 468.301 ; free physical = 1606 ; free virtual = 8923
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.145; parent = 2131.569; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.633; parent = 3116.039; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3552.738 ; gain = 872.988 ; free physical = 1211 ; free virtual = 8528
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.613; parent = 2708.309; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4521.336; parent = 3552.742; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3553.738 ; gain = 873.988 ; free physical = 1212 ; free virtual = 8529
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.098; parent = 2708.793; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4522.336; parent = 3553.742; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1180 ; free virtual = 8498
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.254; parent = 2709.949; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.011; parent = 2711.467; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.011; parent = 2711.467; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.081; parent = 2711.537; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.144; parent = 2711.600; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.144; parent = 2711.600; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.144; parent = 2711.600; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (C+(A'*B')')'         | 21     | 17     | 0      | -      | 17     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp         | (PCIN>>17+(A'*B'')')' | 0      | 15     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |     4|
|2     |DSP_ALU         |     2|
|4     |DSP_A_B_DATA    |     2|
|6     |DSP_C_DATA      |     2|
|7     |DSP_MULTIPLIER  |     2|
|8     |DSP_M_DATA      |     2|
|9     |DSP_OUTPUT      |     2|
|10    |DSP_PREADD      |     2|
|11    |DSP_PREADD_DATA |     2|
|12    |LUT1            |     3|
|13    |LUT2            |    28|
|14    |LUT3            |     4|
|15    |LUT4            |    36|
|16    |LUT5            |    15|
|17    |LUT6            |    34|
|18    |FDRE            |   149|
|19    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.785 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.175; parent = 2711.631; children = 204.575
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.383; parent = 3581.789; children = 968.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3581.785 ; gain = 789.285 ; free physical = 1159 ; free virtual = 8477
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3581.793 ; gain = 902.035 ; free physical = 1159 ; free virtual = 8477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3581.793 ; gain = 0.000 ; free physical = 1162 ; free virtual = 8479
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3638.516 ; gain = 0.000 ; free physical = 1263 ; free virtual = 8580
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Synth Design complete, checksum: 52812ad
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3638.516 ; gain = 1866.891 ; free physical = 1400 ; free virtual = 8717
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1/divider_32_21_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP divider_32_21_1, cache-ID = 12ed03f6b782d218
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.runs/divider_32_21_1_synth_1/divider_32_21_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_32_21_1_utilization_synth.rpt -pb divider_32_21_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 12:24:31 2025...
