{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604237264414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604237264415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 20:27:44 2020 " "Processing started: Sun Nov 01 20:27:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604237264415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604237264415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604237264415 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604237265182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/sram2/sram_1024add_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/sram2/sram_1024add_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1024add_8bit " "Found entity 1: sram_1024add_8bit" {  } { { "../SRAM2/sram_1024add_8bit.v" "" { Text "F:/VerilogHDL/SRAM2/sram_1024add_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604237265295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604237265295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/sram2/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/sram2/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../SRAM2/SRAM.v" "" { Text "F:/VerilogHDL/SRAM2/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604237265299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604237265299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/sram2/memcell_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/sram2/memcell_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcell_nbit " "Found entity 1: memcell_nbit" {  } { { "../SRAM2/memcell_nbit.v" "" { Text "F:/VerilogHDL/SRAM2/memcell_nbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604237265313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604237265313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/sram2/memcell.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/sram2/memcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcell " "Found entity 1: memcell" {  } { { "../SRAM2/memcell.v" "" { Text "F:/VerilogHDL/SRAM2/memcell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604237265318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604237265318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/sram2/decoder_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/sram2/decoder_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_10bit " "Found entity 1: decoder_10bit" {  } { { "../SRAM2/decoder_10bit.v" "" { Text "F:/VerilogHDL/SRAM2/decoder_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604237265332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604237265332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/sram2/d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/sram2/d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "../SRAM2/D_latch.v" "" { Text "F:/VerilogHDL/SRAM2/D_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604237265337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604237265337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM " "Elaborating entity \"SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604237265406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1024add_8bit sram_1024add_8bit:inst0 " "Elaborating entity \"sram_1024add_8bit\" for hierarchy \"sram_1024add_8bit:inst0\"" {  } { { "../SRAM2/SRAM.v" "inst0" { Text "F:/VerilogHDL/SRAM2/SRAM.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604237265442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_10bit sram_1024add_8bit:inst0\|decoder_10bit:inst2 " "Elaborating entity \"decoder_10bit\" for hierarchy \"sram_1024add_8bit:inst0\|decoder_10bit:inst2\"" {  } { { "../SRAM2/sram_1024add_8bit.v" "inst2" { Text "F:/VerilogHDL/SRAM2/sram_1024add_8bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604237266343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcell_nbit sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\] " "Elaborating entity \"memcell_nbit\" for hierarchy \"sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\"" {  } { { "../SRAM2/sram_1024add_8bit.v" "inst3\[0\]" { Text "F:/VerilogHDL/SRAM2/sram_1024add_8bit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604237266451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcell sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\] " "Elaborating entity \"memcell\" for hierarchy \"sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\]\"" {  } { { "../SRAM2/memcell_nbit.v" "inst\[0\]" { Text "F:/VerilogHDL/SRAM2/memcell_nbit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604237266480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\]\|D_latch:inst0 " "Elaborating entity \"D_latch\" for hierarchy \"sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\]\|D_latch:inst0\"" {  } { { "../SRAM2/memcell.v" "inst0" { Text "F:/VerilogHDL/SRAM2/memcell.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604237266524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604237438686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604237438686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15636 " "Implemented 15636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604237442802 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604237442802 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1604237442802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15616 " "Implemented 15616 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604237442802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604237442802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604237443511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 20:30:43 2020 " "Processing ended: Sun Nov 01 20:30:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604237443511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604237443511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604237443511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604237443511 ""}
