0.7
2020.1
May 27 2020
19:59:15
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/AESL_automem_data.v,1702392477,systemVerilog,,,,AESL_automem_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/AESL_automem_out_r.v,1702392477,systemVerilog,,,,AESL_automem_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/sobel_ap_fsqrt_15_no_dsp_32.vhd,1702392501,vhdl,,,,sobel_ap_fsqrt_15_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/sobel_ap_sitofp_4_no_dsp_32.vhd,1702392500,vhdl,,,,sobel_ap_sitofp_4_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel.autotb.v,1702392477,systemVerilog,,,,apatb_sobel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel.v,1702392458,systemVerilog,,,,sobel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_fsqrt_32ns_32ns_32_17_no_dsp_1.v,1702392459,systemVerilog,,,,sobel_fsqrt_32ns_32ns_32_17_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_line_buf.v,1702392460,systemVerilog,,,,sobel_line_buf;sobel_line_buf_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_mac_muladd_11s_11s_22s_22_4_1.v,1702392460,systemVerilog,,,,sobel_mac_muladd_11s_11s_22s_22_4_1;sobel_mac_muladd_11s_11s_22s_22_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_mul_mul_11s_11s_22_4_1.v,1702392460,systemVerilog,,,,sobel_mul_mul_11s_11s_22_4_1;sobel_mul_mul_11s_11s_22_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_mul_mul_11s_11s_31_4_1.v,1702392460,systemVerilog,,,,sobel_mul_mul_11s_11s_31_4_1;sobel_mul_mul_11s_11s_31_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_mul_mul_11s_8ns_28_4_1.v,1702392460,systemVerilog,,,,sobel_mul_mul_11s_8ns_28_4_1;sobel_mul_mul_11s_8ns_28_4_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_mul_mul_11s_8s_28_4_1.v,1702392460,systemVerilog,,,,sobel_mul_mul_11s_8s_28_4_1;sobel_mul_mul_11s_8s_28_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_sdiv_20s_11s_20_24_1.v,1702392460,systemVerilog,,,,sobel_sdiv_20s_11s_20_24_1;sobel_sdiv_20s_11s_20_24_1_div;sobel_sdiv_20s_11s_20_24_1_div_u,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/sobel_sitofp_32s_32_6_no_dsp_1.v,1702392459,systemVerilog,,,,sobel_sitofp_32s_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
