module pack_send(
	input i_Clock,
	input i_en,
	input i_data_one,
	input i_data_two,
	output o_Tx_Byte,
	output      o_Tx_Active,
   output reg  o_Tx_Serial,
   output      o_Tx_Done

);

localparam [1:0] s_one         = 2'b00,
			  [1:0] s_two         = 2'b01,
			  [1:0] s_stop        = 2'b11;

reg [1:0] s_ps = 2'd0;
reg [7:0] r_data_one = i_data_one;
reg [7:0] r_data_two = i_data_two;


always @(posedge i_Clock) begin
	if(i_en == 1'b1) begin
		case (s_ps)
		s_one: 
			begin
				o_Tx_Byte <= r_data_one;
			end
		endcase
	end

end

