component demo
	port (
		CLK: in STD_LOGIC;
		Reset: in STD_LOGIC;
		TA: in STD_LOGIC;
		LA: out STD_LOGIC);
end component;


instance_name : demo
( CLK => ,
  LA => ,
  Reset => ,
  TA => );
