// Seed: 1531399615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_10,
      id_9
  );
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [id_11 : 1] id_12 = -1;
endmodule
