5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm7.2.vcd -o fsm7.2.cdd -v fsm7.2.v
3 0 $root $root NA 0 0 1
3 0 main main fsm7.2.v 1 63 1
2 1 16 110013 24 1 c 0 0 clk
2 2 16 9000f 0 2a 20000 0 0 1 2 2
2 3 16 90013 37 27 2100a 1 2 1 2 2
2 4 16 34003d 5 1 c 0 0 next_state
2 5 16 270030 1 32 4 0 0 STATE_IDLE
2 6 16 1f0030 7 1a 200cc 4 5 2 2 330a
2 7 16 1f0023 2 1 c 0 0 reset
2 8 16 1f003d 7 19 201cc 6 7 2 2 330a
2 9 16 16001a 0 1 400 0 0 state
2 10 16 16003d 12 38 600e 8 9
2 11 23 230026 3 1 c 0 0 tail
2 12 23 230026 0 2a 20000 0 0 1 2 2
2 13 23 230026 3 29 20008 11 12 1 2 2
2 14 23 1a001e 3 1 c 0 0 valid
2 15 23 1a001e 0 2a 20000 0 0 1 2 2
2 16 23 1a001e 3 29 20008 14 15 1 2 2
2 17 23 120015 3 1 c 0 0 head
2 18 23 120015 0 2a 20000 0 0 1 2 2
2 19 23 120015 3 29 20008 17 18 1 2 2
2 20 23 9000d 5 1 c 0 0 state
2 21 23 9000d 0 2a 20000 0 0 1 2 2
2 22 23 9000d 5 29 20008 20 21 1 2 2
2 23 23 90015 6 2b 20008 19 22 1 2 2
2 24 23 9001e 6 2b 20008 16 23 1 2 2
2 25 23 90026 d 2b 2100a 13 24 1 2 2
2 26 24 20006 6 3d 126002 0 0 1 2 2 $u0
2 27 58 8000c 1 3d 121002 0 0 1 2 2 $u2
2 28 0 0 5 1 f00e 0 0 next_state
2 29 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clk 8 83000b 1 0 0 0 1 1 1102
1 reset 9 3000b 1 0 0 0 1 1 1002
1 head 10 3000b 1 0 0 0 1 1 1102
1 tail 11 3000b 1 0 0 0 1 1 1102
1 valid 12 3000b 1 0 0 0 1 1 1102
1 state 13 3000b 1 0 1 0 2 1 330a
1 next_state 14 83000b 1 0 1 0 2 1 330a
4 29 29 29
4 28 28 28
4 10 3 3
4 3 10 0
4 26 25 0
4 25 26 0
4 27 0 0
6 29 28 1 02,04,04,0181,01,81030106
3 1 main.$u0 main.$u0 fsm7.2.v 0 31 1
2 30 26 5000e 1 32 4 0 0 STATE_IDLE
2 31 25 9000d d 1 e 0 0 state
2 32 26 0 6 2d 3114e 30 31 1 2 1102
2 33 27 5000e 1 32 8 0 0 STATE_HEAD
2 34 27 0 3 2d 2020e 33 31 1 2 1102
2 35 28 5000e 1 32 8 0 0 STATE_DATA
2 36 28 0 2 2d 20206 35 31 1 2 102
2 37 29 5000e 1 32 8 0 0 STATE_TAIL
2 38 29 0 2 2d 2020e 37 31 1 2 1102
2 39 29 3d0046 1 32 4 0 0 STATE_IDLE
2 40 29 300039 1 32 8 0 0 STATE_HEAD
2 41 29 1f0039 1 1a 20104 39 40 2 2 30a
2 42 29 28002b 1 1 4 0 0 head
2 43 29 200024 1 1 4 0 0 valid
2 44 29 20002b 1 8 20044 42 43 1 2 1102
2 45 29 1f0046 1 19 20044 41 44 2 2 30a
2 46 29 12001b 0 1 400 0 0 next_state
2 47 29 120046 1 37 6 45 46
2 48 28 3d0046 0 32 10 0 0 STATE_DATA
2 49 28 300039 0 32 10 0 0 STATE_TAIL
2 50 28 1f0039 0 1a 20030 48 49 2 2 a
2 51 28 28002b 0 1 10 0 0 tail
2 52 28 200024 0 1 10 0 0 valid
2 53 28 20002b 0 8 20030 51 52 1 2 2
2 54 28 1f0046 0 19 20030 50 53 2 2 a
2 55 28 12001b 0 1 400 0 0 next_state
2 56 28 120046 0 37 22 54 55
2 57 27 3d0046 1 32 8 0 0 STATE_DATA
2 58 27 300039 1 32 8 0 0 STATE_TAIL
2 59 27 1f0039 1 1a 20208 57 58 2 2 300a
2 60 27 28002b 1 1 18 0 0 tail
2 61 27 200024 1 1 18 0 0 valid
2 62 27 20002b 1 8 20238 60 61 1 2 10002
2 63 27 1f0046 1 19 20238 59 62 2 2 300a
2 64 27 12001b 0 1 400 0 0 next_state
2 65 27 120046 1 37 2a 63 64
2 66 26 3d0046 1 32 4 0 0 STATE_IDLE
2 67 26 300039 1 32 8 0 0 STATE_HEAD
2 68 26 1f0039 3 1a 2010c 66 67 2 2 130a
2 69 26 28002b 3 1 c 0 0 head
2 70 26 200024 3 1 c 0 0 valid
2 71 26 20002b 3 8 2024c 69 70 1 2 11102
2 72 26 1f0046 3 19 2024c 68 71 2 2 130a
2 73 26 12001b 0 1 400 0 0 next_state
2 74 26 120046 3 37 e 72 73
4 47 0 0
4 38 47 0
4 56 0 0
4 36 56 38
4 65 0 0
4 34 65 36
4 74 0 0
4 32 74 34
3 1 main.$u1 main.$u1 fsm7.2.v 0 56 1
3 1 main.$u2 main.$u2 fsm7.2.v 0 61 1
2 75 59 7000a 1 0 20004 0 0 1 4 0
2 76 59 10003 0 1 400 0 0 clk
2 77 59 1000a 1 37 11006 75 76
2 78 60 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 79 60 100013 47 2c 22000a 78 0 32 2 aa aa aa aa aa aa aa aa
2 80 60 1c001e 23 1 1c 0 0 clk
2 81 60 1b001b 23 1b 2002c 80 0 1 2 1102
2 82 60 150017 0 1 400 0 0 clk
2 83 60 15001e 23 37 602e 81 82
4 83 79 79
4 79 83 0
4 77 79 79
