# Project structure

- `doc`: compiler and architecture documentation
- `rtl`: accelerator implementation in Bluespec System Verilog
- `src`: compiler



