<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file blink_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-12F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Jul 17 20:47:27 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Blink_impl1.twr -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml Blink_impl1.ncd Blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-12F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "pllOutClock" 336.000000 MHz (0 errors)</A></LI>            13 items scored, 0 timing errors detected.
Report:  467.290MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "buf_CLKI" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "pllOutClock" 336.000000 MHz ;
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter__i0

   Delay:               1.719ns  (44.0% logic, 56.0% route), 2 logic levels.

 Constraint Details:

      1.719ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.836ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R5C18A.CLK to      R5C18A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         7     0.590      R5C18A.Q0 to      R5C18D.C0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R5C18D.C0 to      R5C18D.F0 myParallelToLvds/SLICE_21
ROUTE         2     0.373      R5C18D.F0 to     R5C18C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.719   (44.0% logic, 56.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               1.719ns  (44.0% logic, 56.0% route), 2 logic levels.

 Constraint Details:

      1.719ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.836ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R5C18A.CLK to      R5C18A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         7     0.590      R5C18A.Q0 to      R5C18D.C0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R5C18D.C0 to      R5C18D.F0 myParallelToLvds/SLICE_21
ROUTE         2     0.373      R5C18D.F0 to     R5C18A.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.719   (44.0% logic, 56.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.024ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter__i0

   Delay:               1.531ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      1.531ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 1.024ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.405      R5C18C.Q1 to      R5C18D.D0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R5C18D.D0 to      R5C18D.F0 myParallelToLvds/SLICE_21
ROUTE         2     0.373      R5C18D.F0 to     R5C18C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.531   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.024ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               1.531ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      1.531ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 1.024ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.405      R5C18C.Q1 to      R5C18D.D0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R5C18D.D0 to      R5C18D.F0 myParallelToLvds/SLICE_21
ROUTE         2     0.373      R5C18D.F0 to     R5C18A.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.531   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_25  (to pllOutClock +)

   Delay:               1.817ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      1.817ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.417ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     1.064      R5C18C.Q1 to      R7C12C.B0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R7C12C.B0 to      R7C12C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 myParallelToLvds/lvdsClock_N_13 (to pllOutClock)
                  --------
                    1.817   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R7C12C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_25  (to pllOutClock +)

   Delay:               1.653ns  (45.7% logic, 54.3% route), 2 logic levels.

 Constraint Details:

      1.653ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.581ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R5C18A.CLK to      R5C18A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         7     0.897      R5C18A.Q0 to      R7C12C.C0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R7C12C.C0 to      R7C12C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 myParallelToLvds/lvdsClock_N_13 (to pllOutClock)
                  --------
                    1.653   (45.7% logic, 54.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R7C12C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.690ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               1.544ns  (49.0% logic, 51.0% route), 2 logic levels.

 Constraint Details:

      1.544ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.690ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.788      R5C18C.Q0 to      R5C18A.A0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R5C18A.A0 to      R5C18A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R5C18A.F0 to     R5C18A.DI0 myParallelToLvds/bitCounter_3_N_8_2 (to pllOutClock)
                  --------
                    1.544   (49.0% logic, 51.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i1  (to pllOutClock +)

   Delay:               1.536ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      1.536ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 3.240ns) by 1.704ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.780      R5C18C.Q0 to      R5C18C.B1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R5C18C.B1 to      R5C18C.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R5C18C.F1 to     R5C18C.DI1 myParallelToLvds/bitCounter_3_N_8_1 (to pllOutClock)
                  --------
                    1.536   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.710ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               1.524ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      1.524ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.710ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.771      R5C18C.Q1 to      R5C18A.B0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R5C18A.B0 to      R5C18A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R5C18A.F0 to     R5C18A.DI0 myParallelToLvds/bitCounter_3_N_8_2 (to pllOutClock)
                  --------
                    1.524   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_25  (to pllOutClock +)

   Delay:               1.463ns  (51.7% logic, 48.3% route), 2 logic levels.

 Constraint Details:

      1.463ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.771ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.707      R5C18C.Q0 to      R7C12C.D0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R7C12C.D0 to      R7C12C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 myParallelToLvds/lvdsClock_N_13 (to pllOutClock)
                  --------
                    1.463   (51.7% logic, 48.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to     R7C12C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:  467.290MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "buf_CLKI" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pllOutClock" 336.000000  |             |             |
MHz ;                                   |  336.000 MHz|  467.290 MHz|   2  
                                        |             |             |
FREQUENCY NET "buf_CLKI" 48.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: pllOutClock   Source: myLvdsPll/PLLInst_0.CLKOP   Loads: 16
   Covered under: FREQUENCY NET "pllOutClock" 336.000000 MHz ;

Clock Domain: buf_CLKI   Source: pllInClock.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13 paths, 2 nets, and 34 connections (31.48% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Jul 17 20:47:27 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Blink_impl1.twr -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml Blink_impl1.ncd Blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-12F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "pllOutClock" 336.000000 MHz (0 errors)</A></LI>            13 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "buf_CLKI" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "pllOutClock" 336.000000 MHz ;
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               0.295ns  (80.3% logic, 19.7% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R5C18A.CLK to      R5C18A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         7     0.058      R5C18A.Q0 to      R5C18A.D0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.075      R5C18A.D0 to      R5C18A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R5C18A.F0 to     R5C18A.DI0 myParallelToLvds/bitCounter_3_N_8_2 (to pllOutClock)
                  --------
                    0.295   (80.3% logic, 19.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i0  (to pllOutClock +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.071      R5C18C.Q0 to      R5C18C.C0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R5C18C.C0 to      R5C18C.F0 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R5C18C.F0 to     R5C18C.DI0 myParallelToLvds/bitCounter_3_N_8_0 (to pllOutClock)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i1  (to pllOutClock +)

   Delay:               0.390ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.390ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.272ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.154      R5C18C.Q1 to      R5C18C.A1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R5C18C.A1 to      R5C18C.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R5C18C.F1 to     R5C18C.DI1 myParallelToLvds/bitCounter_3_N_8_1 (to pllOutClock)
                  --------
                    0.390   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               0.459ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      0.459ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.341ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.222      R5C18C.Q0 to      R5C18A.A0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R5C18A.A0 to      R5C18A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R5C18A.F0 to     R5C18A.DI0 myParallelToLvds/bitCounter_3_N_8_2 (to pllOutClock)
                  --------
                    0.459   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.345ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_25  (to pllOutClock +)

   Delay:               0.463ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.463ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.345ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.226      R5C18C.Q0 to      R7C12C.D0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R7C12C.D0 to      R7C12C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 myParallelToLvds/lvdsClock_N_13 (to pllOutClock)
                  --------
                    0.463   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R7C12C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i2  (to pllOutClock +)

   Delay:               0.464ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      0.464ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.346ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.228      R5C18C.Q1 to      R5C18A.B0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R5C18A.B0 to      R5C18A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R5C18A.F0 to     R5C18A.DI0 myParallelToLvds/bitCounter_3_N_8_2 (to pllOutClock)
                  --------
                    0.464   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i1  (to pllOutClock +)

   Delay:               0.465ns  (51.0% logic, 49.0% route), 2 logic levels.

 Constraint Details:

      0.465ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.347ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R5C18C.CLK to      R5C18C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        13     0.228      R5C18C.Q0 to      R5C18C.B1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R5C18C.B1 to      R5C18C.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R5C18C.F1 to     R5C18C.DI1 myParallelToLvds/bitCounter_3_N_8_1 (to pllOutClock)
                  --------
                    0.465   (51.0% logic, 49.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.358ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_25  (to pllOutClock +)

   Delay:               0.476ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.476ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.358ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R5C18A.CLK to      R5C18A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         7     0.239      R5C18A.Q0 to      R7C12C.C0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.075      R7C12C.C0 to      R7C12C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 myParallelToLvds/lvdsClock_N_13 (to pllOutClock)
                  --------
                    0.476   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R7C12C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_25  (to pllOutClock +)

   Delay:               0.564ns  (41.8% logic, 58.2% route), 2 logic levels.

 Constraint Details:

      0.564ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.446ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.328      R5C18C.Q1 to      R7C12C.B0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R7C12C.B0 to      R7C12C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 myParallelToLvds/lvdsClock_N_13 (to pllOutClock)
                  --------
                    0.564   (41.8% logic, 58.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R7C12C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter__i0

   Delay:               0.485ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.485ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
     -0.069ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.069ns) by 0.554ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R5C18C.CLK to      R5C18C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.126      R5C18C.Q1 to      R5C18D.D0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R5C18D.D0 to      R5C18D.F0 myParallelToLvds/SLICE_21
ROUTE         2     0.123      R5C18D.F0 to     R5C18C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    0.485   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to     R5C18C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "buf_CLKI" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pllOutClock" 336.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET "buf_CLKI" 48.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: pllOutClock   Source: myLvdsPll/PLLInst_0.CLKOP   Loads: 16
   Covered under: FREQUENCY NET "pllOutClock" 336.000000 MHz ;

Clock Domain: buf_CLKI   Source: pllInClock.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13 paths, 2 nets, and 34 connections (31.48% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
