18:11:55.140900 rt_sigprocmask(SIG_SETMASK, [], ~[KILL STOP RTMIN RT_1], 8) = 0
18:11:55.140956 execve("/usr/bin/xz", ["xz"], 0x56472f561c78 /* 129 vars */) = 0
18:11:55.141979 brk(NULL)               = 0x563b4f79e000
18:11:55.142033 arch_prctl(0x3001 /* ARCH_??? */, 0x7ffe5d3afdc0) = -1 EINVAL (Недопустимый аргумент)
18:11:55.142089 mmap(NULL, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f4cdb9af000
18:11:55.142132 access("/etc/ld.so.preload", R_OK) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.142185 openat(AT_FDCWD, "/etc/ld.so.cache", O_RDONLY|O_CLOEXEC) = 3
18:11:55.142224 newfstatat(3, "", {st_mode=S_IFREG|0644, st_size=110235, ...}, AT_EMPTY_PATH) = 0
18:11:55.142271 mmap(NULL, 110235, PROT_READ, MAP_PRIVATE, 3, 0) = 0x7f4cdb994000
18:11:55.142305 close(3)                = 0
18:11:55.142349 openat(AT_FDCWD, "/lib/x86_64-linux-gnu/liblzma.so.5", O_RDONLY|O_CLOEXEC) = 3
18:11:55.142392 read(3, "\177ELF\2\1\1\0\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0\0\0\0\0\0\0\0\0"..., 832) = 832
18:11:55.142428 newfstatat(3, "", {st_mode=S_IFREG|0644, st_size=170456, ...}, AT_EMPTY_PATH) = 0
18:11:55.142470 mmap(NULL, 172296, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7f4cdb969000
18:11:55.142507 mmap(0x7f4cdb96c000, 110592, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x3000) = 0x7f4cdb96c000
18:11:55.142552 mmap(0x7f4cdb987000, 45056, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1e000) = 0x7f4cdb987000
18:11:55.142595 mmap(0x7f4cdb992000, 8192, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x28000) = 0x7f4cdb992000
18:11:55.142643 close(3)                = 0
18:11:55.142681 openat(AT_FDCWD, "/lib/x86_64-linux-gnu/libc.so.6", O_RDONLY|O_CLOEXEC) = 3
18:11:55.142720 read(3, "\177ELF\2\1\1\3\0\0\0\0\0\0\0\0\3\0>\0\1\0\0\0P\237\2\0\0\0\0\0"..., 832) = 832
18:11:55.142757 pread64(3, "\6\0\0\0\4\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0"..., 784, 64) = 784
18:11:55.142805 pread64(3, "\4\0\0\0 \0\0\0\5\0\0\0GNU\0\2\0\0\300\4\0\0\0\3\0\0\0\0\0\0\0"..., 48, 848) = 48
18:11:55.142843 pread64(3, "\4\0\0\0\24\0\0\0\3\0\0\0GNU\0\302\211\332Pq\2439\235\350\223\322\257\201\326\243\f"..., 68, 896) = 68
18:11:55.142885 newfstatat(3, "", {st_mode=S_IFREG|0755, st_size=2220400, ...}, AT_EMPTY_PATH) = 0
18:11:55.142938 pread64(3, "\6\0\0\0\4\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0@\0\0\0\0\0\0\0"..., 784, 64) = 784
18:11:55.142977 mmap(NULL, 2264656, PROT_READ, MAP_PRIVATE|MAP_DENYWRITE, 3, 0) = 0x7f4cdb740000
18:11:55.143014 mprotect(0x7f4cdb768000, 2023424, PROT_NONE) = 0
18:11:55.143057 mmap(0x7f4cdb768000, 1658880, PROT_READ|PROT_EXEC, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x28000) = 0x7f4cdb768000
18:11:55.143093 mmap(0x7f4cdb8fd000, 360448, PROT_READ, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x1bd000) = 0x7f4cdb8fd000
18:11:55.143140 mmap(0x7f4cdb956000, 24576, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_DENYWRITE, 3, 0x215000) = 0x7f4cdb956000
18:11:55.143181 mmap(0x7f4cdb95c000, 52816, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_FIXED|MAP_ANONYMOUS, -1, 0) = 0x7f4cdb95c000
18:11:55.143259 close(3)                = 0
18:11:55.143317 mmap(NULL, 12288, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f4cdb73d000
18:11:55.143354 arch_prctl(ARCH_SET_FS, 0x7f4cdb73d740) = 0
18:11:55.143390 set_tid_address(0x7f4cdb73da10) = 108856
18:11:55.143422 set_robust_list(0x7f4cdb73da20, 24) = 0
18:11:55.143456 rseq(0x7f4cdb73e0e0, 0x20, 0, 0x53053053) = 0
18:11:55.143552 mprotect(0x7f4cdb956000, 16384, PROT_READ) = 0
18:11:55.143597 mprotect(0x7f4cdb992000, 4096, PROT_READ) = 0
18:11:55.143676 mprotect(0x563b4dae0000, 4096, PROT_READ) = 0
18:11:55.143723 mprotect(0x7f4cdb9e9000, 8192, PROT_READ) = 0
18:11:55.143792 prlimit64(0, RLIMIT_STACK, NULL, {rlim_cur=8192*1024, rlim_max=RLIM64_INFINITY}) = 0
18:11:55.143859 munmap(0x7f4cdb994000, 110235) = 0
18:11:55.143946 fcntl(0, F_GETFD)       = 0
18:11:55.143984 fcntl(1, F_GETFD)       = 0
18:11:55.144019 fcntl(2, F_GETFD)       = 0
18:11:55.144066 geteuid()               = 0
18:11:55.144101 pipe2([3, 4], 0)        = 0
18:11:55.144150 fcntl(3, F_GETFL)       = 0 (flags O_RDONLY)
18:11:55.144187 fcntl(3, F_SETFL, O_RDONLY|O_NONBLOCK) = 0
18:11:55.144223 fcntl(4, F_GETFL)       = 0x1 (flags O_WRONLY)
18:11:55.144263 fcntl(4, F_SETFL, O_WRONLY|O_NONBLOCK) = 0
18:11:55.144325 getrandom("\xed\x4b\xff\x7c\xee\x73\x2b\xbe", 8, GRND_NONBLOCK) = 8
18:11:55.144364 brk(NULL)               = 0x563b4f79e000
18:11:55.144400 brk(0x563b4f7bf000)     = 0x563b4f7bf000
18:11:55.144446 openat(AT_FDCWD, "/usr/lib/locale/locale-archive", O_RDONLY|O_CLOEXEC) = 5
18:11:55.144491 newfstatat(5, "", {st_mode=S_IFREG|0644, st_size=5721376, ...}, AT_EMPTY_PATH) = 0
18:11:55.144543 mmap(NULL, 5721376, PROT_READ, MAP_PRIVATE, 5, 0) = 0x7f4cdb1c8000
18:11:55.144601 close(5)                = 0
18:11:55.144683 ioctl(2, TCGETS, {B38400 opost isig icanon echo ...}) = 0
18:11:55.144724 rt_sigaction(SIGALRM, {sa_handler=0x563b4dad0ff0, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.144774 rt_sigaction(SIGUSR1, {sa_handler=0x563b4dad0ff0, sa_mask=[], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.144815 sysinfo({uptime=176961, loads=[245120, 226752, 130240], totalram=16259997696, freeram=449114112, sharedram=1557594112, bufferram=281665536, totalswap=2147479552, freeswap=145747968, procs=2209, totalhigh=0, freehigh=0, mem_unit=1}) = 0
18:11:55.144913 openat(AT_FDCWD, "/usr/share/locale/locale.alias", O_RDONLY|O_CLOEXEC) = 5
18:11:55.144954 newfstatat(5, "", {st_mode=S_IFREG|0644, st_size=2996, ...}, AT_EMPTY_PATH) = 0
18:11:55.145004 read(5, "# Locale name alias data base.\n#"..., 4096) = 2996
18:11:55.145065 read(5, "", 4096)       = 0
18:11:55.145105 close(5)                = 0
18:11:55.145195 openat(AT_FDCWD, "/usr/share/locale/ru_RU.UTF-8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145247 openat(AT_FDCWD, "/usr/share/locale/ru_RU.utf8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145290 openat(AT_FDCWD, "/usr/share/locale/ru_RU/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145333 openat(AT_FDCWD, "/usr/share/locale/ru.UTF-8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145372 openat(AT_FDCWD, "/usr/share/locale/ru.utf8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145414 openat(AT_FDCWD, "/usr/share/locale/ru/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145476 openat(AT_FDCWD, "/usr/share/locale-langpack/ru_RU.UTF-8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145516 openat(AT_FDCWD, "/usr/share/locale-langpack/ru_RU.utf8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145555 openat(AT_FDCWD, "/usr/share/locale-langpack/ru_RU/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145596 openat(AT_FDCWD, "/usr/share/locale-langpack/ru.UTF-8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145633 openat(AT_FDCWD, "/usr/share/locale-langpack/ru.utf8/LC_MESSAGES/xz.mo", O_RDONLY) = -1 ENOENT (Нет такого файла или каталога)
18:11:55.145673 openat(AT_FDCWD, "/usr/share/locale-langpack/ru/LC_MESSAGES/xz.mo", O_RDONLY) = 5
18:11:55.146055 newfstatat(5, "", {st_mode=S_IFREG|0644, st_size=33173, ...}, AT_EMPTY_PATH) = 0
18:11:55.146101 mmap(NULL, 33173, PROT_READ, MAP_PRIVATE, 5, 0) = 0x7f4cdb9a6000
18:11:55.146184 close(5)                = 0
18:11:55.146586 openat(AT_FDCWD, "/usr/lib/x86_64-linux-gnu/gconv/gconv-modules.cache", O_RDONLY) = 5
18:11:55.146637 newfstatat(5, "", {st_mode=S_IFREG|0644, st_size=27002, ...}, AT_EMPTY_PATH) = 0
18:11:55.146682 mmap(NULL, 27002, PROT_READ, MAP_SHARED, 5, 0) = 0x7f4cdb99f000
18:11:55.146735 close(5)                = 0
18:11:55.146782 futex(0x7f4cdb95ba6c, FUTEX_WAKE_PRIVATE, 2147483647) = 0
18:11:55.146827 ioctl(1, TCGETS, 0x7ffe5d3afb80) = -1 ENOTTY (Неприменимый к данному устройству ioctl)
18:11:55.146873 rt_sigaction(SIGINT, NULL, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
18:11:55.146915 rt_sigaction(SIGINT, {sa_handler=0x563b4dad1200, sa_mask=[HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.146956 rt_sigaction(SIGTERM, NULL, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
18:11:55.146995 rt_sigaction(SIGTERM, {sa_handler=0x563b4dad1200, sa_mask=[HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.147037 rt_sigaction(SIGHUP, NULL, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
18:11:55.147076 rt_sigaction(SIGHUP, {sa_handler=0x563b4dad1200, sa_mask=[HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.147122 rt_sigaction(SIGPIPE, NULL, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
18:11:55.147162 rt_sigaction(SIGPIPE, {sa_handler=0x563b4dad1200, sa_mask=[HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.147209 rt_sigaction(SIGXCPU, NULL, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
18:11:55.147253 rt_sigaction(SIGXCPU, {sa_handler=0x563b4dad1200, sa_mask=[HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.147299 rt_sigaction(SIGXFSZ, NULL, {sa_handler=SIG_DFL, sa_mask=[], sa_flags=0}, 8) = 0
18:11:55.147339 rt_sigaction(SIGXFSZ, {sa_handler=0x563b4dad1200, sa_mask=[HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], sa_flags=SA_RESTORER, sa_restorer=0x7f4cdb782520}, NULL, 8) = 0
18:11:55.147381 ioctl(1, TCGETS, 0x7ffe5d3afb80) = -1 ENOTTY (Неприменимый к данному устройству ioctl)
18:11:55.147424 rt_sigprocmask(SIG_BLOCK, [HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], NULL, 8) = 0
18:11:55.147465 fcntl(0, F_GETFL)       = 0 (flags O_RDONLY)
18:11:55.147512 fcntl(0, F_SETFL, O_RDONLY|O_NONBLOCK) = 0
18:11:55.147549 fadvise64(0, 0, 0, POSIX_FADV_SEQUENTIAL) = -1 ESPIPE (Недопустимая операция смещения)
18:11:55.147587 rt_sigprocmask(SIG_UNBLOCK, [HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], NULL, 8) = 0
18:11:55.147649 mmap(NULL, 249856, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f4cdb18b000
18:11:55.147745 mmap(NULL, 13123584, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f4cda507000
18:11:55.147835 mmap(NULL, 17047552, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f4cd94c5000
18:11:55.147896 mmap(NULL, 67112960, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS, -1, 0) = 0x7f4cd54c4000
18:11:55.147946 rt_sigprocmask(SIG_BLOCK, [HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], NULL, 8) = 0
18:11:55.147985 fcntl(1, F_GETFL)       = 0x8001 (flags O_WRONLY|O_LARGEFILE)
18:11:55.148028 fcntl(1, F_SETFL, O_WRONLY|O_NONBLOCK|O_LARGEFILE) = 0
18:11:55.148064 newfstatat(1, "", {st_mode=S_IFREG|0644, st_size=0, ...}, AT_EMPTY_PATH) = 0
18:11:55.148107 rt_sigprocmask(SIG_UNBLOCK, [HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], NULL, 8) = 0
18:11:55.148177 read(0, 0x563b4dae3840, 8192) = -1 EAGAIN (Ресурс временно недоступен)
18:11:55.148215 poll([{fd=0, events=POLLIN}, {fd=3, events=POLLIN}], 2, -1) = 1 ([{fd=0, revents=POLLIN}])
18:11:55.314943 read(0, "./\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:55.317253 read(0, "eric_reduced_hw_init(void);\n\nvoi"..., 8192) = 8192
18:11:55.324816 read(0, "t_rlen(n3))\t\\\n\t\t\" - (\" alt_slen "..., 8192) = 8192
18:11:55.330301 read(0, "./arch/x86/include/asm/amd_nb.h\0"..., 8192) = 8192
18:11:55.334785 read(0, "{ }\nstatic inline void apic_intr"..., 8192) = 8192
18:11:55.339286 read(0, "PIC_INTEGRATED(x)\t(1)\n#endif\n#de"..., 8192) = 8192
18:11:55.343444 read(0, "\n\t\t\tmask\t\t:  1,\n\t\t\t__reserved_2\t"..., 8192) = 8192
18:11:55.346779 read(0, "./arch/x86/include/asm/asm-offse"..., 8192) = 8192
18:11:55.349812 read(0, "./arch/x86/include/asm/atomic.h\0"..., 8192) = 8192
18:11:55.353230 read(0, "     ASM_NO_INPUT_CLOBBER(\"memor"..., 8192) = 8192
18:11:55.356429 read(0, "d arch_atomic64_or(s64 i, atomic"..., 8192) = 8192
18:11:55.359377 read(0, " : RLONG_ADDR(addr), \"Ir\" (nr) :"..., 8192) = 8192
18:11:55.362659 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.365565 read(0, "./arch/x86/include/asm/cacheinfo"..., 8192) = 8192
18:11:55.368090 read(0, "unsigned int sum;\n\n\tasm(\"  movl "..., 8192) = 8192
18:11:55.371410 read(0, "ld, new)\t\t\t\t\\\n\t__cmpxchg_local(p"..., 8192) = 8192
18:11:55.374468 read(0, "./arch/x86/include/asm/compat.h\0"..., 8192) = 8192
18:11:55.377686 read(0, "_vendor,\t\t\t\t\\\n\t.family\t\t= _famil"..., 8192) = 8192
18:11:55.381266 read(0, " CHECK_BIT_IN_MASK_WORD(REQUIRED"..., 8192) = 8192
18:11:55.385303 read(0, " X86_FEATURE_APERFMPERF\t\t( 3*32+"..., 8192) = 8192
18:11:55.389266 read(0, "_HWP_PKG_REQ\t\t(14*32+11) \n\n\n#def"..., 8192) = 8192
18:11:55.393586 read(0, "./arch/x86/include/asm/current.h"..., 8192) = 8192
18:11:55.396700 read(0, "dt(ldt)\t\t\t\tasm volatile(\"lldt %0"..., 8192) = 8192
18:11:55.400631 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.404146 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.407480 read(0, "ice_id);\nextern void free_dma(un"..., 8192) = 8192
18:11:55.410886 read(0, "define E820_MAX_ENTRIES\t(E820_MA"..., 8192) = 8192
18:11:55.414377 read(0, "rgmap_exit(handle, status, size,"..., 8192) = 8192
18:11:55.418297 read(0, " \"=r\" (v)); (pr_reg)[26] = v;\t\\\n"..., 8192) = 8192
18:11:55.422327 read(0, "./arch/x86/include/asm/entry-com"..., 8192) = 8192
18:11:55.425206 read(0, "TORE\t\t 6\n#define\tEX_TYPE_BPF\t\t\t "..., 8192) = 8192
18:11:55.428425 read(0, "ddr;\n\t\t     lcount; lcount--, lp"..., 8192) = 8192
18:11:55.432432 read(0, "t;\nextern long fpu_xstate_prctl("..., 8192) = 8192
18:11:55.435933 read(0, "ne XFEATURE_MASK_XTILE_CFG\t\t(1 <"..., 8192) = 8192
18:11:55.439695 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.443351 read(0, "REG(3b, 4b, EX_TYPE_EFAULT_REG, "..., 8192) = 8192
18:11:55.447457 read(0, "signed int kvm_posted_intr_neste"..., 8192) = 8192
18:11:55.450770 read(0, "./arch/x86/include/asm/hw_breakp"..., 8192) = 8192
18:11:55.454210 read(0, "X64_START_LOGICAL_PROCESSOR\t\t\tBI"..., 8192) = 8192
18:11:55.457982 read(0, "\n\n\tu64 cr0_guest_host_mask;\n\tu64"..., 8192) = 8192
18:11:55.461455 read(0, "./arch/x86/include/asm/ia32.h\0\0\0"..., 8192) = 8192
18:11:55.464760 read(0, "_##func)\n\n\n#define DECLARE_IDTEN"..., 8192) = 8192
18:11:55.468140 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.472117 read(0, "./arch/x86/include/asm/init.h\0\0\0"..., 8192) = 8192
18:11:55.475370 read(0, "n)\n{\n\treturn insn->prefixes.nbyt"..., 8192) = 8192
18:11:55.479063 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.482753 read(0, "NG\t(IPC_PUNIT_BIOS_CMD_BASE | 0x"..., 8192) = 8192
18:11:55.486278 read(0, "in_period, u8 *ioss_max_period);"..., 8192) = 8192
18:11:55.490089 read(0, "d ioremap_encrypted\n\n\nvoid __iom"..., 8192) = 8192
18:11:55.492517 write(1, "\3757zXZ\0\0\4\346\326\264F\2\0!\1\26\0\0\0t/\345\243\346\1\307\357\377]\0\27"..., 8192) = 8192
18:11:55.492603 read(0, "\t\t\t     struct irq_alloc_info *i"..., 8192) = 8192
18:11:55.492642 write(1, "\214\r+N\2342)\224\312\324q\327,_o\256\357\316/-Y\r\213F\304M\273p1\237\311\216"..., 8192) = 8192
18:11:55.492687 write(1, "\367\25\304Y\177(\363\1\241\363\36\23\30\177\204\2\312\310<o\346\v\7\345\312\251s\10\362iF\n"..., 8192) = 8192
18:11:55.492725 write(1, "\f\364;8\361\236\22\267\270\20`E\242\346f\255\327\247\32\265\350\321\362\245\234\333\6\266VrQ\211"..., 8192) = 8192
18:11:55.492765 write(1, "4\3656\351\3348=%=I\241\2542V\16r\34\230\267q\270\3634,RbB\5\256\"\202\""..., 8192) = 8192
18:11:55.492818 write(1, "\322F\323MmE\271-\303\324\345\370\272#\314r\273\313Q\237\271#swG\221\331g\305\362UD"..., 8192) = 8192
18:11:55.492859 write(1, "\272?\21Z\340):\353v\364\23\256Q\347\246c\370\360\311R\f\236\301,1\355W\7>\334\201\203"..., 8192) = 8192
18:11:55.499220 read(0, "fine IOMMU_INIT(_detect, _depend"..., 8192) = 8192
18:11:55.502805 read(0, "./arch/x86/include/asm/irq_stack"..., 8192) = 8192
18:11:55.506830 read(0, "./arch/x86/include/asm/irqdomain"..., 8192) = 8192
18:11:55.510467 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.513902 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.517359 read(0, "CX,\t\t\t\n\tGDB_DX,\t\t\t\n\tGDB_SI,\t\t\t\n\t"..., 8192) = 8192
18:11:55.520943 read(0, "./arch/x86/include/asm/kvm_host."..., 8192) = 8192
18:11:55.524757 read(0, "mep_andnot_wp:1;\n\t\tunsigned smap"..., 8192) = 8192
18:11:55.529063 read(0, "ta;\n\t\tu64 msr_en_val; \n\t\tu64 msr"..., 8192) = 8192
18:11:55.533895 read(0, "\n\tvoid (*get_cs_db_l_bits)(struc"..., 8192) = 8192
18:11:55.538744 read(0, "vm_mmu_init_vm(struct kvm *kvm);"..., 8192) = 8192
18:11:55.543239 read(0, "CTION_SIZE (256 / 8)\n#define RMO"..., 8192) = 8192
18:11:55.547379 read(0, ")\n{\n\tlong ret;\n\tasm volatile(KVM"..., 8192) = 8192
18:11:55.550762 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.554433 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.557843 read(0, "info_x86 *c) {}\nstatic inline vo"..., 8192) = 8192
18:11:55.562404 read(0, ",\n\t\tenum page_cache_mode pcm);\n\n"..., 8192) = 8192
18:11:55.566746 read(0, "ocode_intel {\n\tstruct microcode_"..., 8192) = 8192
18:11:55.570307 read(0, ".ctx_id = atomic64_inc_return(&l"..., 8192) = 8192
18:11:55.574568 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.578050 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.582083 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.586230 read(0, "000\t\t0x0000026f\n#define MSR_MTRR"..., 8192) = 8192
18:11:55.590226 read(0, " 0) & 0xff)\n#define AMD_CPPC_LOW"..., 8192) = 8192
18:11:55.594263 read(0, "A32_MISC_ENABLE_ENHANCED_SPEEDST"..., 8192) = 8192
18:11:55.598268 read(0, "C               0x00000485\n#defi"..., 8192) = 8192
18:11:55.601928 read(0, "ile(ALTERNATIVE_2(\"rdtsc\",\n\t\t\t\t "..., 8192) = 8192
18:11:55.606378 read(0, "y32)\n#define MTRRIOC32_GET_PAGE_"..., 8192) = 8192
18:11:55.610151 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.614303 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.618165 read(0, "form_info.flags & OLPC_F_PRESENT"..., 8192) = 8192
18:11:55.621837 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.625429 read(0, "./arch/x86/include/asm/page_type"..., 8192) = 8192
18:11:55.629466 read(0, " unsigned long long *p)\n{\n\tint e"..., 8192) = 8192
18:11:55.634075 read(0, "CK));\n}\n\nstatic __always_inline "..., 8192) = 8192
18:11:55.638493 read(0, "ct mmu_gather *tlb, void *table)"..., 8192) = 8192
18:11:55.643366 read(0, "op, arg1)\t\t\t\t\t\t\\\n\t__PVOP_VCALL(o"..., 8192) = 8192
18:11:55.646786 read(0, "./arch/x86/include/asm/pci.h\0\0\0\0"..., 8192) = 8192
18:11:55.650399 read(0, "\n\nstatic inline unsigned char mm"..., 8192) = 8192
18:11:55.654925 read(0, "al)\t\tpercpu_add_op(1, , (pcp), v"..., 8192) = 8192
18:11:55.659569 read(0, "EAD_MOSTLY(_type, _name) = _init"..., 8192) = 8192
18:11:55.663276 read(0, "c_idx(int idx)\n{\n\treturn (unsign"..., 8192) = 8192
18:11:55.667467 read(0, "_MASK;\t\t\\\n\t\tt = t >> P4_ESCR_EVE"..., 8192) = 8192
18:11:55.671589 read(0, "(P4_EVENT_STORE_PORT_REPLAY, SPL"..., 8192) = 8192
18:11:55.675957 read(0, "_unpack_pebs(v) & (mask))\n\nenum "..., 8192) = 8192
18:11:55.679558 read(0, "igned long value, unsigned int r"..., 8192) = 8192
18:11:55.683348 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.686941 read(0, "e(pud_t pud)\n{\n\treturn (pud_val("..., 8192) = 8192
18:11:55.691409 read(0, "ot(x) __pgprot(pud_flags(x))\n#de"..., 8192) = 8192
18:11:55.691488 write(1, "\244\\\3y\202WxE\f\22zW\"\347\326R\234\231\5\224\321\373U\370\307\240\2121D=\177\204"..., 8192) = 8192
18:11:55.691554 read(0, "S\nextern int pmdp_set_access_fla"..., 8192) = 8192
18:11:55.691594 write(1, "\346DcFD\177\204\2570\304TAhk\270\243ne\342\312c\217\210\231A\251\\\341\332U2\317"..., 8192) = 8192
18:11:55.691634 write(1, "\5\207\336\332o\375\245kvH\262o>\347\34\372hp\255\17d\325\363K\26\3744\227\313\f\215\340"..., 8192) = 8192
18:11:55.691676 write(1, "\313@`\34\335\3168L\215\6\35\\\335P7}\237\370\2022\347\221\341Y\276\261%\35H\221\214Y"..., 8192) = 8192
18:11:55.691710 write(1, "e\217(X@\2704\3Rp\215\365>F G%Osm\307\360/\2644\367\347?\355\213\350r"..., 8192) = 8192
18:11:55.691754 write(1, "0\371\256\356\201\300\231zh\346\300\264\320\346\22\213.\313\"\343!\237\v\200n\357\375\331T\207'+"..., 8192) = 8192
18:11:55.691800 write(1, "\0304\267e\240\350\36\\U\313\263\205\7j\226O\n\341\223 n\342\255\326gc}\260\345<\371v"..., 8192) = 8192
18:11:55.691845 write(1, "\354\232i]&P\324\340\231\207e&.\305\204\363F4\2\360\255\3621\5\22\241\23_\354&{o"..., 8192) = 8192
18:11:55.701167 read(0, "table(void);\n\n#ifdef CONFIG_X86_"..., 8192) = 8192
18:11:55.705019 read(0, "e_pgd(0));\n}\n\n\n\n\n\n\n\n\n\n\n\n\n#define"..., 8192) = 8192
18:11:55.709061 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.712871 read(0, "\n#define __PAGE_KERNEL_IDENT_LAR"..., 8192) = 8192
18:11:55.717108 read(0, "URE_OSPKE))\n\t\treturn ARCH_DEFAUL"..., 8192) = 8192
18:11:55.721353 read(0, "\t\t\t\\\n} while (0)\n\n#define TRACE_"..., 8192) = 8192
18:11:55.725800 read(0, "#ifdef CONFIG_PAGE_TABLE_ISOLATI"..., 8192) = 8192
18:11:55.729497 read(0, "ACK_SIZE];\n} __aligned(IRQ_STACK"..., 8192) = 8192
18:11:55.734865 read(0, "_MITIGATION_FULL,\n\tL1TF_MITIGATI"..., 8192) = 8192
18:11:55.739618 read(0, "regs *regs)\n{\n\treturn regs->sp;\n"..., 8192) = 8192
18:11:55.744340 read(0, "d\"(tmp)\n\t\t: \"0\"(delta),\n\t\t  [mul"..., 8192) = 8192
18:11:55.748262 read(0, " CONFIG_AMD_MEM_ENCRYPT\nextern u"..., 8192) = 8192
18:11:55.751511 read(0, "cur_closid = closid;\n\t\tstate->cu"..., 8192) = 8192
18:11:55.755714 read(0, "NEL_CS*8)\n#define __KERNEL_DS\t\t\t"..., 8192) = 8192
18:11:55.759717 read(0, "ct_map_default_noflush(struct pa"..., 8192) = 8192
18:11:55.763810 read(0, "HCB_SEV_TERM_REASON(reason_set, "..., 8192) = 8192
18:11:55.767232 read(0, "der;\n\tu8  modulus[SGX_MODULUS_SI"..., 8192) = 8192
18:11:55.771043 read(0, "/ _NSIG_BPW] &= ~(1 << (sig % _N"..., 8192) = 8192
18:11:55.774557 read(0, "tidle);\nint native_cpu_disable(v"..., 8192) = 8192
18:11:55.778530 read(0, "e unsigned long native_read_cr2("..., 8192) = 8192
18:11:55.782638 read(0, "sc = rdtsc();\n\tcanary += tsc + ("..., 8192) = 8192
18:11:55.786354 read(0, "t char *cs, const char *ct);\n\n#d"..., 8192) = 8192
18:11:55.790007 read(0, "./arch/x86/include/asm/suspend.h"..., 8192) = 8192
18:11:55.793311 read(0, "NABLE_SHIFT 25\n#define V_GIF_ENA"..., 8192) = 8192
18:11:55.797833 read(0, "./arch/x86/include/asm/switch_to"..., 8192) = 8192
18:11:55.801183 read(0, "eof(args[0]));\n}\n\nstatic inline "..., 8192) = 8192
18:11:55.805069 read(0, "(name)\t\t\t\t\t\\\n\t__IA32_COND_SYSCAL"..., 8192) = 8192
18:11:55.809048 read(0, "\t\t15\t\n#define TIF_NOTSC\t\t16\t\n#de"..., 8192) = 8192
18:11:55.813057 read(0, "lb->start;\n\t\tend = tlb->end;\n\t}\n"..., 8192) = 8192
18:11:55.816585 read(0, "n int __max_smt_threads;\n\nstatic"..., 8192) = 8192
18:11:55.821357 read(0, "\nDEFINE_EVENT(x86_fpu, x86_fpu_b"..., 8192) = 8192
18:11:55.824995 read(0, "nt irq, int ret),\t\\\n\tTP_ARGS(irq"..., 8192) = 8192
18:11:55.828559 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.832273 read(0, "ptr) ({ might_fault(); do_put_us"..., 8192) = 8192
18:11:55.837010 read(0, "xtern struct movsl_mask {\n\tint m"..., 8192) = 8192
18:11:55.841171 read(0, "st, src, size);\n}\n#endif \n\0\0\0\0\0\0"..., 8192) = 8192
18:11:55.844650 read(0, "#ifndef _ASM_X86_UNWIND_HINTS_H\n"..., 8192) = 8192
18:11:55.848893 read(0, "\t\n  unsigned long int u_ssize;\t\n"..., 8192) = 8192
18:11:55.851864 read(0, "_enum_objs(u64 nasid, u64 sz, u6"..., 8192) = 8192
18:11:55.856063 read(0, "hub_info_s *_uv_hub_info(void)\n{"..., 8192) = 8192
18:11:55.860582 read(0, "MMR32_PNODE_BITS(pnode) | offset"..., 8192) = 8192
18:11:55.864943 read(0, "_OCCURRED0_LB_AOERR0_SHFT\t\t9\n#de"..., 8192) = 8192
18:11:55.869660 read(0, "\n#define UV4H_EVENT_OCCURRED0_RT"..., 8192) = 8192
18:11:55.874264 read(0, "L\n#define UV3H_EVENT_OCCURRED0_L"..., 8192) = 8192
18:11:55.879103 read(0, "lb_hcerr:1;\t\t\t\n\t\tunsigned long\tr"..., 8192) = 8192
18:11:55.882188 read(0, "_int_2:1;\t\t\t\n\t\tunsigned long\tlb_"..., 8192) = 8192
18:11:55.886035 read(0, "OCCURRED1_GR0_TLB_INT2_MASK\t\t0x0"..., 8192) = 8192
18:11:55.890612 read(0, "19\n#define UV3H_EVENT_OCCURRED1_"..., 8192) = 8192
18:11:55.894008 read(0, "_TLB_INT14_SHFT\t\t32\n#define UV2H"..., 8192) = 8192
18:11:55.896987 read(0, "long\tgr0_tlb_int3:1;\t\t\t\n\t\tunsign"..., 8192) = 8192
18:11:55.901523 read(0, "VENT_OCCURRED2_MESSAGE_ACCELERAT"..., 8192) = 8192
18:11:55.906906 read(0, "D2_RTC_31_MASK\t\t0x00000000800000"..., 8192) = 8192
18:11:55.910292 read(0, "ed long\trtc_11:1;\t\t\t\n\t\tunsigned "..., 8192) = 8192
18:11:55.912464 read(0, "nfig_s {\n\t\tunsigned long\tvector_"..., 8192) = 8192
18:11:55.915116 read(0, "long\tdestmode:1;\t\t\t\n\t\tunsigned l"..., 8192) = 8192
18:11:55.918116 read(0, "OVERLAY_CONFIG_BASE_MASK (\t\t\t\\\n\t"..., 8192) = 8192
18:11:55.921057 read(0, "rlay_config_u {\n\tunsigned long\tv"..., 8192) = 8192
18:11:55.923706 read(0, "rsvd_46_63:18;\n\t} s2;\n};\n\n\n\n\n#de"..., 8192) = 8192
18:11:55.926579 read(0, "H_GAM_MMIOH_OVERLAY_CONFIG1_M_IO"..., 8192) = 8192
18:11:55.929393 read(0, "ned long\trsvd_14:1;\n\t\tunsigned l"..., 8192) = 8192
18:11:55.932571 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.936331 read(0, "MATOM\n#define MODULE_PROC_FAMILY"..., 8192) = 8192
18:11:55.940105 read(0, "./arch/x86/include/asm/vmalloc.h"..., 8192) = 8192
18:11:55.943928 read(0, "_PREEMPTION_TIMER          VMCS_"..., 8192) = 8192
18:11:55.949341 read(0, "04802,\n\tGUEST_SS_LIMIT          "..., 8192) = 8192
18:11:55.954555 read(0, "\t\t0x6ull\n#define VMX_EPTP_MT_UC\t"..., 8192) = 8192
18:11:55.956686 write(1, "N\310\355\2434Jv4\376!\233N\177\37\317\366\220|6\266]\335\222j\205\375\342\237\7\316\2033"..., 8192) = 8192
18:11:55.956878 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.956919 write(1, "\27\372_0Zu\3328\16\2771\261\2270\203\32\314J&x\3064J\372v\"9\362)\372\231j"..., 8192) = 8192
18:11:55.956961 write(1, "\351|\3317\276`Na\2~\t\315\245\227R;rQ\345\262q\360fQ\327\201\242\25\354\2470\264"..., 8192) = 8192
18:11:55.957003 write(1, "\334?\246\202\244\366\276\215\250\21b<\354\16[\241>\266\n\207r\246\326\367N\323\341\36\362|\270\216"..., 8192) = 8192
18:11:55.957047 write(1, "- w\337\263\310\204v^\362\204F\215\232Y\371\234\2c\2532\223\10\0220\204\33k\33c\367\323"..., 8192) = 8192
18:11:55.957087 write(1, "\340\303\26\2613\355\316\217C\225\1\233\1777G\245ev/-\277\210\243W\357oK*\345L\26\340"..., 8192) = 8192
18:11:55.957128 write(1, "\217b\262\21\211\322\335\200G\202\327\254\3311UT\254\350w;\271\34{\355YI\261\305{\206l\345"..., 8192) = 8192
18:11:55.962896 read(0, "hcb *ghcb, struct pt_regs *regs)"..., 8192) = 8192
18:11:55.967204 read(0, "RCALL_CLOBBER5, __HYPERCALL_ARG5"..., 8192) = 8192
18:11:55.971359 read(0, "g) ? 2 : 4);\n}\n\nstatic inline vo"..., 8192) = 8192
18:11:55.975762 read(0, "int64_t regs[];\n#elif defined(__"..., 8192) = 8192
18:11:55.980280 read(0, "\tvoid *cpu_addr, dma_addr_t dma_"..., 8192) = 8192
18:11:55.984708 read(0, "_swiotlb(struct device *dev,\n\t\t\t"..., 8192) = 8192
18:11:55.988893 read(0, "unsigned long *p2)\n{\n\tunsigned l"..., 8192) = 8192
18:11:55.991767 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:55.994177 read(0, "24(%2), %%mm3   ;\\n\"\n\t\"       px"..., 8192) = 8192
18:11:55.997779 read(0, " = (unsigned long *)((uintptr_t)"..., 8192) = 8192
18:11:56.000288 read(0, "./arch/x86/include/generated/asm"..., 8192) = 8192
18:11:56.002091 read(0, "fday)\n__SYSCALL_WITH_COMPAT(79, "..., 8192) = 8192
18:11:56.005889 read(0, "7, sys_request_key)\n__SYSCALL_WI"..., 8192) = 8192
18:11:56.010524 read(0, "_SYSCALL(39, sys_getpid)\n__SYSCA"..., 8192) = 8192
18:11:56.016720 read(0, "le)\n__SYSCALL(314, sys_sched_set"..., 8192) = 8192
18:11:56.019133 read(0, "s_setregid)\n__SYSCALL(115, sys_g"..., 8192) = 8192
18:11:56.021132 read(0, "__SYSCALL(380, sys_ni_syscall)\n_"..., 8192) = 8192
18:11:56.024817 read(0, "define __NR_ia32_ftime 35\n#defin"..., 8192) = 8192
18:11:56.028406 read(0, "wnat 298\n#define __NR_ia32_futim"..., 8192) = 8192
18:11:56.032175 read(0, "i_op)\nHYPERCALL(physdev_op)\nHYPE"..., 8192) = 8192
18:11:56.034941 read(0, "./arch/x86/include/generated/uap"..., 8192) = 8192
18:11:56.036469 read(0, "./arch/x86/include/generated/uap"..., 8192) = 8192
18:11:56.039237 read(0, "irat 296\n#define __NR_mknodat 29"..., 8192) = 8192
18:11:56.043036 read(0, "define __NR_rt_sigpending 127\n#d"..., 8192) = 8192
18:11:56.047877 read(0, "SCALL_BIT + 26)\n#define __NR_min"..., 8192) = 8192
18:11:56.052839 read(0, "SYSCALL_BIT + 221)\n#define __NR_"..., 8192) = 8192
18:11:56.057804 read(0, "./arch/x86/include/uapi/\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.060028 read(0, "20_entry {\n\t__u64 addr;\n\t__u64 s"..., 8192) = 8192
18:11:56.064740 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.068172 read(0, "__u32 sipi_vector;\n\t__u32 flags;"..., 8192) = 8192
18:11:56.073479 read(0, "./arch/x86/include/uapi/asm/ldt."..., 8192) = 8192
18:11:56.077702 read(0, "sentry {\n\t__u64 base;\t\t\n\t__u32 s"..., 8192) = 8192
18:11:56.081397 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.085689 read(0, "13 16\n#define R12 24\n#define RBP"..., 8192) = 8192
18:11:56.088776 read(0, "\n};\n\nstruct shminfo64 {\n\t__kerne"..., 8192) = 8192
18:11:56.092964 read(0, "e SIGKILL\t\t 9\n#define SIGUSR1\t\t1"..., 8192) = 8192
18:11:56.097194 read(0, "ITE    0x06a\n#define SVM_EXIT_GD"..., 8192) = 8192
18:11:56.101030 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.105127 read(0, "  49\n#define EXIT_REASON_INVEPT "..., 8192) = 8192
18:11:56.109924 read(0, "_REV2_BUFFER_SIZE               "..., 8192) = 8192
18:11:56.113933 read(0, "ER_SIZE          ACPI_SERIAL_HEA"..., 8192) = 8192
18:11:56.119335 read(0, "_ILLEGAL_ADDRESS          EXCEP_"..., 8192) = 8192
18:11:56.123610 read(0, "le loop exceeded the maximum exe"..., 8192) = 8192
18:11:56.127484 read(0, "DB_THREADS             ACPI_DEBU"..., 8192) = 8192
18:11:56.132694 read(0, "32(s)                return(s)\n\n"..., 8192) = 8192
18:11:56.136972 read(0, "i_dep_data {\n\tstruct list_head n"..., 8192) = 8192
18:11:56.142372 read(0, "_handle *fwnode,\n\t\t\t   const str"..., 8192) = 8192
18:11:56.147503 read(0, "./include/acpi/acpi_lpat.h\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.151121 read(0, "USE_ALTERNATE_PROTOTYPE_acpi_os_"..., 8192) = 8192
18:11:56.155493 read(0, "dsdt_locally, FALSE);\n\n\nACPI_INI"..., 8192) = 8192
18:11:56.159196 read(0, "\t\t\t struct acpi_buffer\n\t\t\t\t\t\t *r"..., 8192) = 8192
18:11:56.163809 read(0, "t_irq_routing_table(acpi_handle "..., 8192) = 8192
18:11:56.167891 read(0, "ddress;\n\tu8 address_length;\n};\n\n"..., 8192) = 8192
18:11:56.172417 read(0, "_CONFIG_BIAS_PULL_UP            "..., 8192) = 8192
18:11:56.177523 read(0, "m1b_control_block;\t\n\tu32 pm2_con"..., 8192) = 8192
18:11:56.181637 read(0, "\t\n};\n\n\n\n#define ACPI_BERT_UNCORR"..., 8192) = 8192
18:11:56.185840 read(0, "ACPI_EINJ_SET_ERROR_TYPE_WITH_AD"..., 8192) = 8192
18:11:56.191025 read(0, "_TYPE                  (1)\n#defi"..., 8192) = 8192
18:11:56.195290 read(0, "/* SPDX-License-Identifier: BSD-"..., 8192) = 8192
18:11:56.199726 read(0, "e ACPI_IVMD_WRITE             (1"..., 8192) = 8192
18:11:56.202274 write(1, "8\6\214\230\373\\\0\357\366\225\225\36\tf\352w\216=\325\237\1\255\353\353\330PJt; \366\7"..., 8192) = 8192
18:11:56.202333 read(0, "_address control_register;\n\tu8 p"..., 8192) = 8192
18:11:56.202370 write(1, "\315\213\364m\314\210p\\>\251\201\271\230O\254*\232\n\352\35\335\350\315o\315h\210\231\327\355z\""..., 8192) = 8192
18:11:56.202414 write(1, "\371\241O\343\2567\232\201b\26|\351\205\207 +\266\311\351\214\275\305\237J\3154w\257\373\300\25D"..., 8192) = 8192
18:11:56.202453 write(1, "i\"\17Gr\252\336\342\223\211_MB\17y\247M\246o\267\34\344\336\322qn\340\247;-\374\\"..., 8192) = 8192
18:11:56.202492 write(1, "l,\274\245\252\332\t\264\312\206K\6/\253\17\t\271\346\241\362{2\211\322>X\342z\263\6\216\10"..., 8192) = 8192
18:11:56.202528 write(1, "\324\3\260D\246\272\202\363\3375J\303\3072\33^4T\270\307,\236>G\211#\313\22\362\3\"\345"..., 8192) = 8192
18:11:56.202564 write(1, "\325\34537\347'\211\236J\217\24\353\304;\5\350\336\316\254\24\21\372\31M@\224\273\361\361`\343\256"..., 8192) = 8192
18:11:56.202599 write(1, "9)5\335\0071\310o\0\200*\212\237sV\337\n\360\10x\210\24\f\200\255\333\r\336\301\227\225\240"..., 8192) = 8192
18:11:56.209339 read(0, "ster;\n\tu64 cmd_complete_mask;\n\ts"..., 8192) = 8192
18:11:56.213511 read(0, "age_type {\n\tACPI_RGRT_TYPE_RESER"..., 8192) = 8192
18:11:56.217743 read(0, "i_table_header header;\t\n\tu16 pla"..., 8192) = 8192
18:11:56.222798 read(0, "HORE)\n\n#define acpi_mutex       "..., 8192) = 8192
18:11:56.227364 read(0, " ACPI_STATE_D3_COLD             "..., 8192) = 8192
18:11:56.233989 read(0, "length;\t\n\t\tchar *pointer;\t\n\t} st"..., 8192) = 8192
18:11:56.237984 read(0, "./include/acpi/acuuid.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.242391 read(0, "./include/acpi/cppc_acpi.h\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.247341 read(0, "./include/acpi/hed.h\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.251162 read(0, "efined(_LINUX) || defined(__linu"..., 8192) = 8192
18:11:56.255285 read(0, "./include/acpi/platform/aclinux."..., 8192) = 8192
18:11:56.260112 read(0, "ck handle)\n{\n\tACPI_FREE(handle);"..., 8192) = 8192
18:11:56.264941 read(0, "xit(struct cpufreq_policy *polic"..., 8192) = 8192
18:11:56.269676 read(0, "./include/asm-generic/\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.273328 read(0, "omic64_t *v);\nextern s64 generic"..., 8192) = 8192
18:11:56.276964 read(0, "ifndef __smp_rmb\n#define __smp_r"..., 8192) = 8192
18:11:56.280523 read(0, "R_LONG-4)))) {\n\t\tnum -= 4;\n\t\twor"..., 8192) = 8192
18:11:56.283587 read(0, "./include/asm-generic/bitops/con"..., 8192) = 8192
18:11:56.286395 read(0, "{\n\tif (small_const_nbits(size)) "..., 8192) = 8192
18:11:56.289845 read(0, "dr);\n}\n\n\nstatic inline bool test"..., 8192) = 8192
18:11:56.292842 read(0, "s_inline void\narch_clear_bit_unl"..., 8192) = 8192
18:11:56.296305 read(0, "f __ASSEMBLY__\n#include <linux/p"..., 8192) = 8192
18:11:56.300222 read(0, "tic inline void flush_icache_use"..., 8192) = 8192
18:11:56.304142 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.307666 read(0, "{\n\t\t\n\t\tres += (uint64_t)m_lo * n"..., 8192) = 8192
18:11:56.311497 read(0, "./include/asm-generic/exec.h\0\0\0\0"..., 8192) = 8192
18:11:56.315346 read(0, "cache(idx, phys) \\\n\t__set_fixmap"..., 8192) = 8192
18:11:56.319348 read(0, "ber < ARCH_NR_GPIOS;\n}\n\nstruct d"..., 8192) = 8192
18:11:56.323010 read(0, "#ifndef __ASM_GENERIC_HW_IRQ_H\n#"..., 8192) = 8192
18:11:56.327923 read(0, "t hv_vpset vp_set;\n} __packed;\n\n"..., 8192) = 8192
18:11:56.333334 read(0, "./include/asm-generic/int-ll64.h"..., 8192) = 8192
18:11:56.338384 read(0, "nt) {\n\t\tu32 *buf = buffer;\n\n\t\tdo"..., 8192) = 8192
18:11:56.342032 read(0, "onst volatile void __iomem *addr"..., 8192) = 8192
18:11:56.346020 read(0, " void __iomem *addr);\nextern voi"..., 8192) = 8192
18:11:56.349990 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.353124 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.357274 read(0, "YS(pfn)\n\n#define page_to_pfn __p"..., 8192) = 8192
18:11:56.360600 read(0, "LF_R_TYPE(X)\tELF64_R_TYPE(X)\n#de"..., 8192) = 8192
18:11:56.364481 read(0, "ROXY_DEVICE\t(1UL << 0)\n\n#define "..., 8192) = 8192
18:11:56.369160 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.373112 read(0, "_ret = raw_cpu_generic_cmpxchg_d"..., 8192) = 8192
18:11:56.377227 read(0, "2)\n#endif\n\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.381035 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.385882 read(0, "d_unlock(l)\n#define arch_write_u"..., 8192) = 8192
18:11:56.389816 read(0, "FINITY },\t\\\n}\n\n#endif\n\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.393855 read(0, "./include/asm-generic/set_memory"..., 8192) = 8192
18:11:56.397255 read(0, "./include/asm-generic/switch_to."..., 8192) = 8192
18:11:56.400315 read(0, "n -EFAULT;\n}\n\n\nstatic inline int"..., 8192) = 8192
18:11:56.404115 read(0, "lb->page_size != page_size) {\n\t\t"..., 8192) = 8192
18:11:56.408647 read(0, "./include/asm-generic/uaccess.h\0"..., 8192) = 8192
18:11:56.413304 read(0, "gned_t(__le16, cpu_to_le16(val),"..., 8192) = 8192
18:11:56.416594 read(0, "define TEXT_MAIN .text .text.[0-"..., 8192) = 8192
18:11:56.420731 read(0, "FFSET) {\t\t\\\n\t\t*(.rodata1)\t\t\t\t\t\t\\"..., 8192) = 8192
18:11:56.425682 read(0, "*(.debug_macinfo) }\t\t\\\n\t\t.debug_"..., 8192) = 8192
18:11:56.430218 read(0, "./include/asm-generic/word-at-a-"..., 8192) = 8192
18:11:56.434254 read(0, "5 ^= p2[5];\n\t\td6 ^= p2[6];\n\t\td7 "..., 8192) = 8192
18:11:56.436555 read(0, "./include/clocksource/\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.439979 read(0, "./include/clocksource/timer-davi"..., 8192) = 8192
18:11:56.444819 read(0, ";\n\t}\n}\n\n\nstatic inline void __om"..., 8192) = 8192
18:11:56.449618 read(0, "eylen);\n\tint (*setauthsize)(stru"..., 8192) = 8192
18:11:56.453944 read(0, "\tstruct crypto_akcipher *tfm)\n{\n"..., 8192) = 8192
18:11:56.457653 read(0, "unsigned int size);\nvoid __crypt"..., 8192) = 8192
18:11:56.462302 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.465650 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.467282 write(1, "z0\t\347\v\322\34\240\207S\254\316\327\34\217#\27\253\275m\355\206\360\357\312j\215h\364X\235;"..., 8192) = 8192
18:11:56.467357 read(0, "./include/crypto/cryptd.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.467399 write(1, "\23\216\0052\315\265\nW\37\332\31\310F\362\230\235\300h~\217\274\207\377\4\20\311\344H\207\345\273s"..., 8192) = 8192
18:11:56.467440 write(1, "#\222\255\217S;TE>1\232\20\373\361\362\226\364#\f\3325\303;\217\256nN\266\10@_t"..., 8192) = 8192
18:11:56.467484 write(1, "\316\30\273\275e\355\302CyKn\371\263\274P\213QnG\360\274\33\275\34?\332\376&\"!\206,"..., 8192) = 8192
18:11:56.467522 write(1, "\252\266\357\231K\vb\367H\10\2724\250\332\333-\272\25\265,#}I:[>\256fjq\334\350"..., 8192) = 8192
18:11:56.467559 write(1, "\177\375\346\321\22\351\202\354\277)\304$?\33f%Y\3610\327Z\26\341\235\270\201n\326\277;\36\24"..., 8192) = 8192
18:11:56.467597 write(1, "q1\347\273\323!x\243n\7:\353fT}A.\354\302\245\271\353\343\315\247\377\10l\234\202'\255"..., 8192) = 8192
18:11:56.473047 read(0, "./include/crypto/dh.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.477612 read(0, "./include/crypto/engine.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.481746 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.485674 read(0, "uest *ahash_request_cast(\n\tstruc"..., 8192) = 8192
18:11:56.490571 read(0, "private, unsigned int authsize);"..., 8192) = 8192
18:11:56.494778 read(0, "static inline struct aead_reques"..., 8192) = 8192
18:11:56.498953 read(0, "\treturn 0;\n}\n\nstatic inline int "..., 8192) = 8192
18:11:56.503065 read(0, "./include/crypto/internal/des.h\0"..., 8192) = 8192
18:11:56.507348 read(0, "ct ahash_request *req, struct sh"..., 8192) = 8192
18:11:56.511419 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.515114 read(0, "};\n\nstatic inline struct crypto_"..., 8192) = 8192
18:11:56.519470 read(0, "est *req)\n{\n\tstruct crypto_kpp *"..., 8192) = 8192
18:11:56.523796 read(0, "./include/crypto/pkcs7.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.527425 read(0, "crypto_rng *tfm)\n{\n\tcrypto_destr"..., 8192) = 8192
18:11:56.531751 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.535576 read(0, "{\n\t\t\tint p = SHA256_BLOCK_SIZE -"..., 8192) = 8192
18:11:56.538742 read(0, "};\n\n\nstruct skcipher_alg {\n\tint "..., 8192) = 8192
18:11:56.542556 read(0, "./include/crypto/sm3.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.546332 read(0, "./include/crypto/xts.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.549587 read(0, "\n\n\t\n\tvoid *priv_data;\n\n\t\n\tenum d"..., 8192) = 8192
18:11:56.554351 read(0, "NN_DCAP_RDY\t\t\t0x01\n#define MHL_D"..., 8192) = 8192
18:11:56.558266 read(0, "\n\n#ifndef DRM_ATOMIC_H_\n#define "..., 8192) = 8192
18:11:56.562797 read(0, "or_each_if ((__state)->connector"..., 8192) = 8192
18:11:56.565867 read(0, "_flip_done(struct drm_device *de"..., 8192) = 8192
18:11:56.569994 read(0, "t drm_bridge *bridge);\n\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.573857 read(0, "./include/drm/drm_bridge.h\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.578671 read(0, "typed(struct device *dev,\n\t\t\t\t\t\t"..., 8192) = 8192
18:11:56.582274 read(0, "crtc_enable_color_mgmt(struct dr"..., 8192) = 8192
18:11:56.587093 read(0, "ctor,\n\t\t\t\t   struct drm_connecto"..., 8192) = 8192
18:11:56.592361 read(0, "ist_iter *iter);\nstruct drm_conn"..., 8192) = 8192
18:11:56.597066 read(0, "return crtc->index;\n}\n\n\nstatic i"..., 8192) = 8192
18:11:56.601525 read(0, "#ifndef _DRM_DEVICE_H_\n#define _"..., 8192) = 8192
18:11:56.606095 read(0, "./include/drm/drm_dp_dual_mode_h"..., 8192) = 8192
18:11:56.609684 read(0, " define DP_ASSOCIATED_TO_PRECEDI"..., 8192) = 8192
18:11:56.614456 read(0, " define DP_PSR_SETUP_TIME_275   "..., 8192) = 8192
18:11:56.619125 read(0, "ne DP_MAIN_LINK_CHANNEL_CODING_S"..., 8192) = 8192
18:11:56.623489 read(0, "R_FORMAT_YCbCr422           (1 <"..., 8192) = 8192
18:11:56.627858 read(0, ")\n# define LINK_STATUS_CHANGED  "..., 8192) = 8192
18:11:56.632976 read(0, "N_RGB_YCBCR_MASK\t       (7 << 4)"..., 8192) = 8192
18:11:56.638207 read(0, "P_SIDEBAND_REPLY_ACK\t\t0x00\n#defi"..., 8192) = 8192
18:11:56.642187 read(0, "p_dpcd_readb(struct drm_dp_aux *"..., 8192) = 8192
18:11:56.646995 read(0, "./include/drm/drm_dp_mst_helper."..., 8192) = 8192
18:11:56.652038 read(0, "i_allocation {\n\tstruct drm_dp_ms"..., 8192) = 8192
18:11:56.656543 read(0, "  = BIT(5),\n\t\n\tDRIVER_SYNCOBJ_TI"..., 8192) = 8192
18:11:56.661424 read(0, "first_line_bpg_offset;\n\t\n\t__be16"..., 8192) = 8192
18:11:56.665924 read(0, "16BPC\t\t\t(1 << 2)\n#define DRM_EDI"..., 8192) = 8192
18:11:56.670829 read(0, "\n\n#ifndef __DRM_ENCODER_H__\n#def"..., 8192) = 8192
18:11:56.675332 read(0, "ate *old_state,\n\t\t\t\t  struct drm"..., 8192) = 8192
18:11:56.679375 read(0, "c inline int drm_fb_helper_hotpl"..., 8192) = 8192
18:11:56.684030 read(0, "rn result >> (shift - DRM_FIXED_"..., 8192) = 8192
18:11:56.688224 read(0, ");\nuint32_t drm_driver_legacy_fb"..., 8192) = 8192
18:11:56.692387 read(0, "tx *acquire_ctx);\nvoid drm_gem_u"..., 8192) = 8192
18:11:56.696778 read(0, "./include/drm/drm_gem_framebuffe"..., 8192) = 8192
18:11:56.700471 read(0, "./include/drm/drm_gem_ttm_helper"..., 8192) = 8192
18:11:56.704740 read(0, "/* SPDX-License-Identifier: MIT "..., 8192) = 8192
18:11:56.708750 read(0, "\n\n#ifndef _DRM_IOCTL_H_\n#define "..., 8192) = 8192
18:11:56.711962 write(1, "\310b\31\317Y\0\229\16\241\305\16F;KIUd\275\246\305n\363\31K\317zX\276\227=\312"..., 8192) = 8192
18:11:56.712122 read(0, "agp_bridge_data *bridge;\n\tint en"..., 8192) = 8192
18:11:56.712189 write(1, "\322\377\6\2100,\323yWu\363\373\300\310:t\2644\303\343\300\334Pn\220\233\261\257]y8\331"..., 8192) = 8192
18:11:56.712230 write(1, "\226X\363\20\373\16c\353%\363\326BG#\6\262\345\32\35\26\372\247\375\322\275\344\16a-\327\362\314"..., 8192) = 8192
18:11:56.712265 write(1, "\26\254|\307\234\331\372\22u\324\365\357\262\352\252\25\236\351\250\365p\305S2\16\260\200]\211\353\264d"..., 8192) = 8192
18:11:56.712308 write(1, "\372\22\330\26\216\2377o\16(\234\315\344\f5\f\30n1\264\342\366@\326\340\t?\246\314\16V\f"..., 8192) = 8192
18:11:56.712353 write(1, "7sA\230\6\332\355A\357\31\222W85Q\247\37i4\242\342\230f\372\330\263I\36\20\361\330\327"..., 8192) = 8192
18:11:56.712391 write(1, "\351\274l\226^4\271j\v\261,\334\3104\32n\4\17a\201\324rn\324q\325\344\250I\227\24\201"..., 8192) = 8192
18:11:56.712437 write(1, "\267\301\343\27]\256B\f\234\3076\335\3778\30?\224\376\277\316\246\300\372=\235\245\232\200\231\306]\302"..., 8192) = 8192
18:11:56.718424 read(0, "ine mipi_dbi_debugfs_init\t\tNULL\n"..., 8192) = 8192
18:11:56.722673 read(0, "./include/drm/drm_mm.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.728224 read(0, "list_lock;\n\t\n\tint num_connector;"..., 8192) = 8192
18:11:56.732333 read(0, "VE_V\t(1 << 0) \n#define CRTC_STER"..., 8192) = 8192
18:11:56.737472 read(0, "\n\n#ifndef __DRM_MODESET_HELPER_V"..., 8192) = 8192
18:11:56.741740 read(0, " drm_warn_on_modeset_not_all_loc"..., 8192) = 8192
18:11:56.746256 read(0, "./include/drm/drm_pciids.h\0\0\0\0\0\0"..., 8192) = 8192
18:11:56.749894 read(0, "02, 0x5147, PCI_ANY_ID, PCI_ANY_"..., 8192) = 8192
18:11:56.751867 read(0, "ID, PCI_ANY_ID, 0, 0, CHIP_BONAI"..., 8192) = 8192
18:11:56.753134 read(0, "CAIRN|RADEON_IS_MOBILITY|RADEON_"..., 8192) = 8192
18:11:56.754332 read(0, "|RADEON_NEW_MEMMAP}, \\\n\t{0x1002,"..., 8192) = 8192
18:11:56.755765 read(0, ", PCI_ANY_ID, PCI_ANY_ID, 0, 0, "..., 8192) = 8192
18:11:56.757232 read(0, "ID, 0, 0, CHIP_RV630|RADEON_NEW_"..., 8192) = 8192
18:11:56.758818 read(0, "}, \\\n\t{0x1002, 0x9851, PCI_ANY_I"..., 8192) = 8192
18:11:56.759892 read(0, "_ID, 0, 0, 0}, \\\n\t{0x1039, 0x633"..., 8192) = 8192
18:11:56.763418 read(0, ",\n\t\t   struct drm_plane *plane,\n"..., 8192) = 8192
18:11:56.767735 read(0, "oredump(struct drm_printer *p, c"..., 8192) = 8192
18:11:56.772969 read(0, ")->dev),\t\t\t\\\n\t\t\tdev_name((drm)->"..., 8192) = 8192
18:11:56.778469 read(0, "visible(const struct drm_rect *r"..., 8192) = 8192
18:11:56.782488 read(0, "ruct drm_plane_state * (*duplica"..., 8192) = 8192
18:11:56.786583 read(0, "drm_vblank_crtc {\n\t\n\tstruct drm_"..., 8192) = 8192
18:11:56.791173 read(0, "< PAGE_SHIFT, 1);\n}\n\n\nstatic inl"..., 8192) = 8192
18:11:56.795616 read(0, "                           unsig"..., 8192) = 8192
18:11:56.800748 read(0, "Q_SET_STATE_CHECK\t\t\t\t0x61\n\n\n#def"..., 8192) = 8192
18:11:56.804853 read(0, "LEN_352M\t(0xd << 4)\n\n#define I83"..., 8192) = 8192
18:11:56.809033 read(0, "DEVICE(0x015a, info)  \n\n#define "..., 8192) = 8192
18:11:56.813643 read(0, "\\\n\tINTEL_VGA_DEVICE(0x87CA, info"..., 8192) = 8192
18:11:56.817414 read(0, "\n\n#ifndef _INTEL_LPE_AUDIO_H_\n#d"..., 8192) = 8192
18:11:56.821668 read(0, "};\n\n\nstatic inline void ttm_bo_g"..., 8192) = 8192
18:11:56.826662 read(0, "tm_kmap_iter_iomap *iter_io,\n\t\t\t"..., 8192) = 8192
18:11:56.831244 read(0, "\n\n\n#ifndef _TTM_PLACEMENT_H_\n#de"..., 8192) = 8192
18:11:56.835352 read(0, "map_iter_linear_io *iter_io,\n\t\t\t"..., 8192) = 8192
18:11:56.839829 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.843142 read(0, "_DISPLAY_PLL\t\t\t5\n#define CLK_TVO"..., 8192) = 8192
18:11:56.847350 read(0, "./include/dt-bindings/clock/alph"..., 8192) = 8192
18:11:56.850194 read(0, "LKCTRL_OFFSET)\n#define AM3_CEFUS"..., 8192) = 8192
18:11:56.855028 read(0, "CTRL\tAM4_CLKCTRL_INDEX(0x320)\n#d"..., 8192) = 8192
18:11:56.858988 read(0, "_OCP2SCP1_CLKCTRL\tAM4_L4LS_CLKCT"..., 8192) = 8192
18:11:56.862422 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.865830 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:11:56.869664 read(0, "ED\t4\n#define BCM_NS2_LCPLL_PORTS"..., 8192) = 8192
18:11:56.873105 read(0, "./include/dt-bindings/clock/bcm2"..., 8192) = 8192
18:11:56.876246 read(0, "e BCM63268_CLK_USBH\t13\n#define B"..., 8192) = 8192
18:11:56.879128 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.882322 read(0, "./include/dt-bindings/clock/cort"..., 8192) = 8192
18:11:56.885954 read(0, "_VIP2_CLKCTRL\tDRA7_CLKCTRL_INDEX"..., 8192) = 8192
18:11:56.891726 read(0, "FLEX_CORE_CLKCTRL\tDRA7_CLKCTRL_I"..., 8192) = 8192
18:11:56.895346 read(0, "./include/dt-bindings/clock/efm3"..., 8192) = 8192
18:11:56.899095 read(0, "ne CLK_PPMULCD0\t\t\t185\n#define CL"..., 8192) = 8192
18:11:56.903679 read(0, "\n#define CLK_PCM2\t\t335\n#define C"..., 8192) = 8192
18:11:56.909525 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.912326 read(0, "3_LITE_B\t\t\t\t19\n#define GSCL_CLK_"..., 8192) = 8192
18:11:56.917151 read(0, "./include/dt-bindings/clock/exyn"..., 8192) = 8192
18:11:56.921398 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.926554 read(0, "ACLK_MIF_400\t\t64\n#define CLK_DIV"..., 8192) = 8192
18:11:56.931147 read(0, "9\n#define CLK_MOUT_PHYCLK_USBHOS"..., 8192) = 8192
18:11:56.935363 read(0, "efine CLK_SCLK_DECON_VCLK\t\t\t\t107"..., 8192) = 8192
18:11:56.940345 read(0, "_PCLK_HEVC\t\t\t\t2\n\n#define CLK_ACL"..., 8192) = 8192
18:11:56.946147 read(0, " CLK_MOUT_SCLK_ISP_SPI1_USER\t\t\t3"..., 8192) = 8192
18:11:56.949848 read(0, "X0_SYMBOL_USER\t10\n#define OSCCLK"..., 8192) = 8192
18:11:56.954320 read(0, "define CLKID_MALI\t\t\t\t175\n#define"..., 8192) = 8192
18:11:56.959757 read(0, "./include/dt-bindings/clock/hi35"..., 8192) = 8192
18:11:56.963491 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:56.966664 read(0, "efine HI3660_CLK_DIV_UART0\t\t121\n"..., 8192) = 8192
18:11:56.972638 read(0, "#define HI3670_PCLK_GPIO12\t\t\t137"..., 8192) = 8192
18:11:56.976419 read(0, "\n#define HI6220_TIMER5_PCLK\t32\n#"..., 8192) = 8192
18:11:56.980223 read(0, "0\n\n\n#define HIX5HD2_SFC_MUX\t\t\t64"..., 8192) = 8192
18:11:56.984834 read(0, "\n#define IMX27_CLK_GPT3_IPG_GATE"..., 8192) = 8192
18:11:56.988892 read(0, "\t\t166\n#define IMX5_CLK_CKO1\t\t\t16"..., 8192) = 8192
18:11:56.991187 write(1, "\rTE\202Y\215\264\306|\264:JE\244\337\232k\263\341D\7 f\30\25\375hO\307\336yM"..., 8192) = 8192
18:11:56.991251 read(0, "\n#define IMX6QDL_CLK_PLL2_BUS\t\t\t"..., 8192) = 8192
18:11:56.991294 write(1, "e$\343\345\320\25Y ]e\344g\365W\346\214\23\307\331\206.\222 T\\\24\256l\fC\271\332"..., 8192) = 8192
18:11:56.991334 write(1, "j\231\316XP\360\251\366Tn\322\323d\326s\211w.\222\v\224\4__:\2504,\225\232\204-"..., 8192) = 8192
18:11:56.991378 write(1, "\337o\32*\317\204@\327i\251Y \372\222\21^Y\252\266\332t\335\302\372\3062\201\211p\f]\4"..., 8192) = 8192
18:11:56.991415 write(1, "qJ\203\206\272*\377\216\362\f\253\325)\241\"\242L}\257\v\207\252)\217l\247,\305\357z\10\372"..., 8192) = 8192
18:11:56.991457 write(1, "\320\26\372\375\323\30\302\321\341\326\3H\371\0\312OdL\32\207\324LS\237a\360$\275<\0\367\336"..., 8192) = 8192
18:11:56.991515 write(1, "\2\35\2264%I\27\332p\vL\310\204\33-\343\377`\251\254\233\370\240RU6\1\3247\277E\373"..., 8192) = 8192
18:11:56.997404 read(0, "ine IMX6SL_CLK_PWM3\t\t\t119\n#defin"..., 8192) = 8192
18:11:57.002868 read(0, "SEL\t\t164\n#define IMX6SLL_CLK_LDB"..., 8192) = 8192
18:11:57.006832 read(0, "define IMX6SX_CLK_SSI1_IPG\t\t198\n"..., 8192) = 8192
18:11:57.012165 read(0, "_SERIAL\t\t151\n#define IMX6UL_CLK_"..., 8192) = 8192
18:11:57.014781 read(0, "DIV\t\t109\n#define IMX7D_USB_HSIC_"..., 8192) = 8192
18:11:57.019011 read(0, " IMX7D_ENET_AXI_ROOT_PRE_DIV\t346"..., 8192) = 8192
18:11:57.023346 read(0, "./include/dt-bindings/clock/imx8"..., 8192) = 8192
18:11:57.027428 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.031000 read(0, "efine IMX8MM_SYS_PLL1_400M_CG\t\t\t"..., 8192) = 8192
18:11:57.036490 read(0, "N_CLK_DISP_PIXEL_ROOT\t\t186\n#defi"..., 8192) = 8192
18:11:57.041670 read(0, "1\n#define IMX8MP_CLK_SAI7\t\t\t\t182"..., 8192) = 8192
18:11:57.046417 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.049584 read(0, "_SAI2_IPG\t\t\t239\n#define IMX8MQ_C"..., 8192) = 8192
18:11:57.054007 read(0, "SATA2\t\t164\n#define LGM_GCLK_SATA"..., 8192) = 8192
18:11:57.058570 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.062603 read(0, "3_CLK\t\t19\n#define BASE_OUT_CLK\t\t"..., 8192) = 8192
18:11:57.066225 read(0, "R_CLKS\t\t\t200\n#endif\n\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:57.069941 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.072845 read(0, "./include/dt-bindings/clock/micr"..., 8192) = 8192
18:11:57.076166 read(0, "L2_D2\t\t\t29\n#define CLK_TOP_UNIVP"..., 8192) = 8192
18:11:57.080952 read(0, "D_MMIF_DL3\t\t\t45\n#define CLK_AUD_"..., 8192) = 8192
18:11:57.085201 read(0, "5\n#define CLK_TOP_CLKRTC_INT\t\t96"..., 8192) = 8192
18:11:57.090268 read(0, "\n\n#define CLK_JPGDEC_JPGDEC1\t\t0\n"..., 8192) = 8192
18:11:57.094564 read(0, "e CLK_MM_MDP_RSZ0\t\t\t2\n#define CL"..., 8192) = 8192
18:11:57.100985 read(0, " CLK_INFRA_ICUSB\t\t\t8\n#define CLK"..., 8192) = 8192
18:11:57.104596 read(0, "_D4\t\t\t44\n#define\tCLK_TOP_SYSPLL2"..., 8192) = 8192
18:11:57.110234 read(0, "./include/dt-bindings/clock/mt76"..., 8192) = 8192
18:11:57.114040 read(0, "./include/dt-bindings/clock/mt76"..., 8192) = 8192
18:11:57.118196 read(0, "\n#define CLK_TOP_APLL\t\t\t46\n#defi"..., 8192) = 8192
18:11:57.122545 read(0, "./include/dt-bindings/clock/mt81"..., 8192) = 8192
18:11:57.127680 read(0, "K_MM_DISP_SPLIT1\t\t29\n#define CLK"..., 8192) = 8192
18:11:57.132616 read(0, "RA_SPI0\t\t\t27\n#define CLK_INFRA_M"..., 8192) = 8192
18:11:57.136567 read(0, "\n#define CLK_TOP_UFS_SEL\t\t\t46\n#d"..., 8192) = 8192
18:11:57.140373 read(0, "M\t\t\t5\n#define CLK_AUD_ADC\t\t\t6\n#d"..., 8192) = 8192
18:11:57.144613 read(0, "\t33\n#define CLK_TOP_APLL1_D2\t\t34"..., 8192) = 8192
18:11:57.149500 read(0, "RL_INDEX(0x80)\n#define OMAP4_WD_"..., 8192) = 8192
18:11:57.153583 read(0, "0xb8)\n#define OMAP5_L4_PER_CLKCT"..., 8192) = 8192
18:11:57.157808 read(0, "_CLK_SYS\t\t\t0\n#define PERIPH_CLK_"..., 8192) = 8192
18:11:57.163865 read(0, "#define SRST_VOPB_A\t\t51\n#define "..., 8192) = 8192
18:11:57.166857 read(0, "fine CAM_CC_CSIPHY3_CLK\t\t\t\t\t25\n#"..., 8192) = 8192
18:11:57.172483 read(0, "fine CAM_CC_CORE_AHB_CLK\t\t12\n#de"..., 8192) = 8192
18:11:57.175294 read(0, "./include/dt-bindings/clock/qcom"..., 8192) = 8192
18:11:57.180331 read(0, "PPS_CLK_SRC\t\t\t42\n#define BLSP1_U"..., 8192) = 8192
18:11:57.184739 read(0, "C_SEC_CTRL_SENSE_CLK\t\t\t\t264\n#def"..., 8192) = 8192
18:11:57.188772 read(0, "US_TIMEOUT3_BCR\t\t\t61\n#define GCC"..., 8192) = 8192
18:11:57.194007 read(0, "K\t\t\t206\n#define GCC_SYS_NOC_WCSS"..., 8192) = 8192
18:11:57.198200 read(0, "\t\t\t\t190\n#define PDM_CLK\t\t\t\t\t191\n"..., 8192) = 8192
18:11:57.204493 read(0, "TO_CLK\t\t\t146\n#define GCC_NSS_CSR"..., 8192) = 8192
18:11:57.207833 read(0, "1_SPI_APPS_CLK_SRC\t\t12\n#define B"..., 8192) = 8192
18:11:57.214360 read(0, "LK\t\t\t\t156\n#define GSBI11_H_CLK\t\t"..., 8192) = 8192
18:11:57.216978 read(0, "\n#define SDC5_SRC\t\t\t\t104\n#define"..., 8192) = 8192
18:11:57.221570 read(0, "GCC_CAMSS_JPEG_AXI_CLK\t\t\t89\n#def"..., 8192) = 8192
18:11:57.225532 read(0, "C_VENUS0_AXI_CLK\t\t\t136\n#define G"..., 8192) = 8192
18:11:57.229684 read(0, "GCC_USB30_MASTER_CLK\t\t\t158\n#defi"..., 8192) = 8192
18:11:57.232037 read(0, "#define GSBI5_QUP_SRC\t\t\t\t191\n#de"..., 8192) = 8192
18:11:57.233957 read(0, "107\n#define GCC_BLSP1_UART4_SIM_"..., 8192) = 8192
18:11:57.239136 read(0, "./include/dt-bindings/clock/qcom"..., 8192) = 8192
18:11:57.244333 read(0, "BLSP1_QUP6_I2C_APPS_CLK_SRC\t\t\t\t4"..., 8192) = 8192
18:11:57.249991 read(0, "CR\t\t\t\t\t31\n#define GCC_BLSP2_QUP2"..., 8192) = 8192
18:11:57.257097 read(0, "_USB30_MASTER_CLK\t\t\t\t\t116\n#defin"..., 8192) = 8192
18:11:57.261451 read(0, "PI_APPS_CLK\t\t\t35\n#define GCC_BLS"..., 8192) = 8192
18:11:57.265832 read(0, "68\n#define GCC_QUPV3_WRAP0_S5_CL"..., 8192) = 8192
18:11:57.270897 read(0, "fine GCC_TITAN_RT_THROTTLE_CORE_"..., 8192) = 8192
18:11:57.275179 read(0, "PV3_WRAP0_S5_CLK\t\t\t\t\t106\n#define"..., 8192) = 8192
18:11:57.281103 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.286062 read(0, "_CLK\t\t\t\t\t67\n#define GCC_QUPV3_WR"..., 8192) = 8192
18:11:57.292032 read(0, "SPI_APPS_CLK_SRC\t\t\t\t25\n#define G"..., 8192) = 8192
18:11:57.297112 read(0, " GCC_UFS_PHY_RX_SYMBOL_0_CLK\t\t\t\t"..., 8192) = 8192
18:11:57.302675 read(0, "_QUPV3_WRAP0_S4_CLK_SRC\t\t142\n#de"..., 8192) = 8192
18:11:57.305833 read(0, "Y_AXI_CLK_SRC\t\t\t113\n#define GCC_"..., 8192) = 8192
18:11:57.310958 read(0, "_CARD_ICE_CORE_HW_CTL_CLK\t\t\t145\n"..., 8192) = 8192
18:11:57.315768 read(0, "C_QUPV3_WRAP1_S1_CLK\t\t\t\t\t107\n#de"..., 8192) = 8192
18:11:57.320889 read(0, "\t\t\t\t36\n#define GCC_GPLL4\t\t\t\t\t\t37"..., 8192) = 8192
18:11:57.326457 read(0, "\n#define HLOS1_VOTE_MMNOC_MMU_TB"..., 8192) = 8192
18:11:57.330335 read(0, "e GPUCC_GPU_CC_GMU_BCR\t\t\t2\n#defi"..., 8192) = 8192
18:11:57.333105 read(0, "./include/dt-bindings/clock/qcom"..., 8192) = 8192
18:11:57.333726 write(1, "\352U\343\302\30\257H\300\232K\211\342\306,\270e\23\"\20\273\210\354\347\213\305N9#\340}\202&"..., 8192) = 8192
18:11:57.333844 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.333888 write(1, "\313\363\302N\22\350kkfV\222\345\2002\260\215'\20\370w\244C\245\0\322\27BF5\372\225\246"..., 8192) = 8192
18:11:57.333929 write(1, "\350\332\273|\267\375\7`\357\207\275\20\206`\222\363\270J\220\3\21\244cE\360<v\3037\fR\237"..., 8192) = 8192
18:11:57.333974 write(1, "\"USY\22&\213\377\230\213\210\340G\314\327\361:\25\263\7\376\231\343\2568\202\334\203\17\363\fs"..., 8192) = 8192
18:11:57.334012 write(1, "2\311\342!\250\347\205&\206=\27YW\227\v\347\r\26\253\34\22W\353\331\217\275k\227\315\254\26\327"..., 8192) = 8192
18:11:57.334048 write(1, "R)B\237 O8.\357\222\343\255\362z\2.\27\213\230\306\310\276\300\262I1\360p\313\252\316\204"..., 8192) = 8192
18:11:57.334083 write(1, "\323p\363w\340\341\236\200p\202\212\25\233\2019\36\210\341\10\3012\202\261\244'\372>\357G\236\307w"..., 8192) = 8192
18:11:57.334118 write(1, "\312\354\225\20\257i_\250\333\346\375\201\340\377\366y\242\25}\262*\242\21\342\355\336\257[\364\26\4\204"..., 8192) = 8192
18:11:57.341605 read(0, "\t110\n#define MMSS_MMSSNOC_AHB_CL"..., 8192) = 8192
18:11:57.347192 read(0, "_SRC\t\t\t\t\t31\n#define HDMI_CLK_SRC"..., 8192) = 8192
18:11:57.350541 read(0, "./include/dt-bindings/clock/qcom"..., 8192) = 8192
18:11:57.355701 read(0, "\t\t12\n#define CSI3_CLK_SRC\t\t\t\t\t\t1"..., 8192) = 8192
18:11:57.358732 read(0, "FABRIC_0_A_CLK\t\t\t31\n#define RPM_"..., 8192) = 8192
18:11:57.361731 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.364245 read(0, "efine R7S72100_CLK_CAN\t2\n#define"..., 8192) = 8192
18:11:57.366694 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.369091 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.371569 read(0, "1_CLK_S0D3\t\t9\n#define R8A774E1_C"..., 8192) = 8192
18:11:57.373896 read(0, "7790_CLK_SCIF2\t\t10\n#define R8A77"..., 8192) = 8192
18:11:57.376811 read(0, "2C1\t\t30\n#define R8A7791_CLK_I2C0"..., 8192) = 8192
18:11:57.379549 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.382648 read(0, "_DMAC0\t\t2\n#define R8A7794_CLK_PW"..., 8192) = 8192
18:11:57.385331 read(0, "LK_ZB3D2\t\t27\n#define R8A7796_CLK"..., 8192) = 8192
18:11:57.387858 read(0, "./include/dt-bindings/clock/r8a7"..., 8192) = 8192
18:11:57.390677 read(0, "7\n#define R8A779A0_CLK_RPCD2\t\t28"..., 8192) = 8192
18:11:57.393539 read(0, "044_SDHI0_CLK_HS\t\t34\n#define R9A"..., 8192) = 8192
18:11:57.397009 read(0, "\t\t363\n#define PCLK_DDRUPCTL\t\t364"..., 8192) = 8192
18:11:57.400451 read(0, "C0\t\t43\n#define SRST_I2C1\t\t44\n#de"..., 8192) = 8192
18:11:57.404211 read(0, "./include/dt-bindings/clock/rk31"..., 8192) = 8192
18:11:57.406572 read(0, "RST_DBG_P\t\t129\n#define SRST_TIME"..., 8192) = 8192
18:11:57.409325 read(0, "fine SRST_HDMI\t\t121\n#define SRST"..., 8192) = 8192
18:11:57.414128 read(0, "TL\t\t20\n#define SRST_DDRUPCTL_P\t\t"..., 8192) = 8192
18:11:57.416657 read(0, "HCLK_EMMC\t\t319\n#define HCLK_SDMM"..., 8192) = 8192
18:11:57.420710 read(0, "define PCLK_PMU\t\t331\n#define PCL"..., 8192) = 8192
18:11:57.423463 read(0, "CLK_TIMER03\t\t\t93\n#define SCLK_TI"..., 8192) = 8192
18:11:57.427169 read(0, "\t21\n#define PCLK_INTMEM1_PMU\t\t22"..., 8192) = 8192
18:11:57.431952 read(0, "SRST_TIMER6\t\t\t312\n#define SRST_T"..., 8192) = 8192
18:11:57.435530 read(0, "E_GRF\t\t128\n#define ACLK_PCIE20_M"..., 8192) = 8192
18:11:57.441181 read(0, "fine SRST_NATRESET\t\t10\n#define S"..., 8192) = 8192
18:11:57.444970 read(0, "8\t\t413\n#define SRST_P_UART9\t\t414"..., 8192) = 8192
18:11:57.449296 read(0, "_DDRMON\t\t\t34\n#define HRST_I2S0_8"..., 8192) = 8192
18:11:57.451875 read(0, "UX_HSSPI0\t\t32\n#define MUX_HSSPI1"..., 8192) = 8192
18:11:57.455833 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.459855 read(0, "./include/dt-bindings/clock/sifi"..., 8192) = 8192
18:11:57.463270 read(0, "P_SPINLOCK_EB\t12\n#define\tCLK_AGC"..., 8192) = 8192
18:11:57.466922 read(0, "ine CLK_SENSOR2\t\t50\n#define CLK_"..., 8192) = 8192
18:11:57.471497 read(0, "DAC\t\t8\n#define CLK_HDDAC\t\t9\n#def"..., 8192) = 8192
18:11:57.474315 read(0, "N_BANK 120\n#define SDMMC1_CK 120"..., 8192) = 8192
18:11:57.479310 read(0, "STRATIX10_PERI_EMAC_PTP_CLK\t25\n#"..., 8192) = 8192
18:11:57.483780 read(0, "PINLOCK\t44\n#define CLK_BUS_HSTIM"..., 8192) = 8192
18:11:57.486383 read(0, "ne CLK_MMC1\t\t65\n#define CLK_MMC2"..., 8192) = 8192
18:11:57.489899 read(0, "LK_APB0_KEYPAD\t\t55\n#define CLK_A"..., 8192) = 8192
18:11:57.494125 read(0, "CLK_BUS_UART4\t\t58\n#define CLK_NA"..., 8192) = 8192
18:11:57.496723 read(0, "./include/dt-bindings/clock/sun8"..., 8192) = 8192
18:11:57.500649 read(0, "./include/dt-bindings/clock/sun9"..., 8192) = 8192
18:11:57.503657 read(0, "\n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:57.507209 read(0, "124_CLK_ISP 23\n\n\n#define TEGRA12"..., 8192) = 8192
18:11:57.511430 read(0, "_PLLC_OUT_AON 13\n\n#define TEGRA1"..., 8192) = 8192
18:11:57.515096 read(0, "67\n\n#define TEGRA186_CLK_NAFLL_N"..., 8192) = 8192
18:11:57.518257 read(0, "efine TEGRA194_CLK_DLA0_CORE\t\t\t1"..., 8192) = 8192
18:11:57.521681 read(0, " 84\n#define TEGRA20_CLK_IRAMB 85"..., 8192) = 8192
18:11:57.525673 read(0, "K_DFLL_SOC 297\n#define TEGRA210_"..., 8192) = 8192
18:11:57.529765 read(0, "GRA30_CLK_I2S1_SYNC 196\n#define "..., 8192) = 8192
18:11:57.533284 read(0, "Y1\t\t158\n#define VF610_CLK_LVDS1_"..., 8192) = 8192
18:11:57.535381 read(0, "38\n#define TTC0\t\t\t\t\t39\n#define T"..., 8192) = 8192
18:11:57.539887 read(0, "D_SECAM_LC)\n\n\n#define SDTV_STD_5"..., 8192) = 8192
18:11:57.542429 read(0, "./include/dt-bindings/dma/jz4780"..., 8192) = 8192
18:11:57.545126 read(0, "./include/dt-bindings/dma/x2000-"..., 8192) = 8192
18:11:57.547825 read(0, "SC_R_DMA_1_CH14\t\t122\n#define IMX"..., 8192) = 8192
18:11:57.551458 read(0, "e IMX_SC_R_MJPEG_ENC_S0\t\t389\n#de"..., 8192) = 8192
18:11:57.556244 read(0, "./include/dt-bindings/gce/mt6779"..., 8192) = 8192
18:11:57.558613 read(0, "\t430\n#define CMDQ_EVENT_VDEC_EVE"..., 8192) = 8192
18:11:57.561220 read(0, "Q_EVENT_RSC_DONE\t\t\t\t\t\t279\n#defin"..., 8192) = 8192
18:11:57.566064 read(0, "4\n#define CMDQ_EVENT_IMG2_WPE_A_"..., 8192) = 8192
18:11:57.569585 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.571938 read(0, "ENT_TPR_TIMEOUT_6\t232\n#define CM"..., 8192) = 8192
18:11:57.574879 read(0, "ine CMDQ_EVENT_VPP1_SVPP3_MDP_FG"..., 8192) = 8192
18:11:57.577976 read(0, "efine CMDQ_EVENT_VDO1_BUF_UNDERR"..., 8192) = 8192
18:11:57.582330 read(0, "C_CORE1_TOP_128BYTE_DONE\t949\n#de"..., 8192) = 8192
18:11:57.584486 read(0, "e GPIO_TEST_N 14\n\n\n#define GPIOZ"..., 8192) = 8192
18:11:57.587883 read(0, "06\n#define\tGPIOX_15\t107\n#define\t"..., 8192) = 8192
18:11:57.590385 write(1, "\356j\225N\7\263*0\30\10;\274\266\302\23\336y\312\276k.]\351\361\201\277x\206^\313\215\266"..., 8192) = 8192
18:11:57.590461 read(0, "define GPIOY_3\t\t20\n#define GPIOY"..., 8192) = 8192
18:11:57.590494 write(1, "\354\217\34\333\"RK\305\345G(\366\371GrIB\252\232D\317d\216\221\7\3\320\222^\261\332\34"..., 8192) = 8192
18:11:57.590528 write(1, "\6\360\301\327g\326nY\311\367O\231\374\201\225\240\272\\\372\222\32\305E\201$\347\253-\342-Zo"..., 8192) = 8192
18:11:57.590561 write(1, "\372T\246Ef\226\370\365\314gl\256\210\372\210d\330\345\177\237\2129j\201\204\264\17\242o\212\226\353"..., 8192) = 8192
18:11:57.590593 write(1, "N\246\212\375\273\254\36\203\3775\206\"\275D\226\314\221|H\32\200(\2130\326\377\334\221T\276\221\3"..., 8192) = 8192
18:11:57.590626 write(1, "c`O-\177\357\31\351\332\231\216\2\200_\356\327\7\\\231q\322\200tdU\226\340\237\313\210j\246"..., 8192) = 8192
18:11:57.590666 write(1, "\246\315\r7\243L\260\10\205\344kUb\313x\343OkB\222\301\334\336\334j\331O1\335E\335g"..., 8192) = 8192
18:11:57.594107 read(0, "MAIN_GPIO(port, offset) \\\n\t((TEG"..., 8192) = 8192
18:11:57.597073 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.599825 read(0, " 8 | 0x26)\n#define PM8350B_ADC7_"..., 8192) = 8192
18:11:57.603603 read(0, "./include/dt-bindings/iio/qcom,s"..., 8192) = 8192
18:11:57.606711 read(0, "IO1_30K_PU\t\t\t0x2a\n#define ADC7_G"..., 8192) = 8192
18:11:57.609976 read(0, ", KEY_UP)\t\t\\\n\tMATRIX_KEY(0x07, 0"..., 8192) = 8192
18:11:57.613017 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.617179 read(0, "VE_MSS\t\t\t34\n#define SLAVE_PDM\t\t\t"..., 8192) = 8192
18:11:57.620783 read(0, "\t0\n#define MASTER_BIMC_SNOC\t\t1\n#"..., 8192) = 8192
18:11:57.624643 read(0, "#define SLAVE_VENUS_CFG\t\t\t40\n#de"..., 8192) = 8192
18:11:57.627820 read(0, "./include/dt-bindings/interconne"..., 8192) = 8192
18:11:57.631509 read(0, "./include/dt-bindings/interconne"..., 8192) = 8192
18:11:57.635316 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.638430 read(0, "LAVE_MEM_NOC_PCIE_SNOC\t\t15\n#defi"..., 8192) = 8192
18:11:57.641480 read(0, "./include/dt-bindings/interrupt-"..., 8192) = 8192
18:11:57.644331 read(0, "./include/dt-bindings/leds/leds-"..., 8192) = 8192
18:11:57.646994 read(0, "./include/dt-bindings/media/tda1"..., 8192) = 8192
18:11:57.649691 read(0, "LARB0(9)\n#define MT2701_M4U_PORT"..., 8192) = 8192
18:11:57.653745 read(0, "ARB0_ID, 8)\n\n\n#define M4U_PORT_D"..., 8192) = 8192
18:11:57.656582 read(0, "MTK_M4U_ID(M4U_LARB10_ID, 23)\n#d"..., 8192) = 8192
18:11:57.659832 read(0, "UR_LUMA_SET2\tMTK_M4U_ID(M4U_LARB"..., 8192) = 8192
18:11:57.663929 read(0, "PORT_L1_OVL_2L_RDMA0_HDR\t\tMTK_M4"..., 8192) = 8192
18:11:57.667024 read(0, "R1_C\t\tMTK_M4U_ID(18, 13)\n#define"..., 8192) = 8192
18:11:57.670124 read(0, "_SDMMCRAA\t\t97\n#define TEGRA124_M"..., 8192) = 8192
18:11:57.673842 read(0, "\t0x0b\n#define TEGRA194_SID_SE\t\t\t"..., 8192) = 8192
18:11:57.677719 read(0, "E4R 0xe0\n\n#define TEGRA194_MEMOR"..., 8192) = 8192
18:11:57.680290 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.684000 read(0, "NTINUOUS                 0\n#defi"..., 8192) = 8192
18:11:57.688321 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.693055 read(0, "SYS_FABRIC_IOCTL\t\t130\n#define QC"..., 8192) = 8192
18:11:57.694986 read(0, "./include/dt-bindings/mfd/stm32f"..., 8192) = 8192
18:11:57.698184 read(0, "APB4_LPTIM2\t\t9\n#define STM32H7_R"..., 8192) = 8192
18:11:57.701248 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.704400 read(0, "./include/dt-bindings/phy/phy-am"..., 8192) = 8192
18:11:57.707432 read(0, "./include/dt-bindings/phy/phy.h\0"..., 8192) = 8192
18:11:57.710223 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.713759 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.716466 read(0, "PIO6\t\t62  \n#define K210_PCF_GPIO"..., 8192) = 8192
18:11:57.720290 read(0, "uxmode))\n#define J721E_WKUP_IOPA"..., 8192) = 8192
18:11:57.723851 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.726666 read(0, "6__FUNC_GPIO32K_2 (MTK_PIN_NO(26"..., 8192) = 8192
18:11:57.729717 read(0, "O (MTK_PIN_NO(0) | 6)\n#define PI"..., 8192) = 8192
18:11:57.734464 read(0, "MTK_PIN_NO(18) | 7)\n\n#define PIN"..., 8192) = 8192
18:11:57.738519 read(0, "_FUNC_IO_JTAG_TMS (MTK_PIN_NO(39"..., 8192) = 8192
18:11:57.741077 read(0, "ne PINMUX_GPIO65__FUNC_SCP_SPI2_"..., 8192) = 8192
18:11:57.744696 read(0, "MIPI3_SDATA (MTK_PIN_NO(102) | 1"..., 8192) = 8192
18:11:57.748717 read(0, "T (MTK_PIN_NO(132) | 1)\n#define "..., 8192) = 8192
18:11:57.753407 read(0, "_CLKM3 (MTK_PIN_NO(152) | 3)\n#de"..., 8192) = 8192
18:11:57.759494 read(0, "define PINMUX_GPIO193__FUNC_VOW_"..., 8192) = 8192
18:11:57.762250 read(0, "#define MT6797_GPIO29__FUNC_UDI_"..., 8192) = 8192
18:11:57.766709 read(0, "D1 (MTK_PIN_NO(49) | 6)\n\n#define"..., 8192) = 8192
18:11:57.770664 read(0, "ine MT6797_GPIO72__FUNC_DBG_MON_"..., 8192) = 8192
18:11:57.774882 read(0, "06__FUNC_CMFLASH (MTK_PIN_NO(106"..., 8192) = 8192
18:11:57.779714 read(0, "38__FUNC_TDM_DATA0 (MTK_PIN_NO(1"..., 8192) = 8192
18:11:57.785278 read(0, "N_NO(182) | 1)\n\n#define MT6797_G"..., 8192) = 8192
18:11:57.790329 read(0, "_QP (MTK_PIN_NO(226) | 1)\n\n#defi"..., 8192) = 8192
18:11:57.795208 read(0, "MT6797_GPIO252__FUNC_PWM_D (MTK_"..., 8192) = 8192
18:11:57.799682 read(0, ")\n#define MT7623_PIN_19_PCM_SYNC"..., 8192) = 8192
18:11:57.804313 read(0, "e MT7623_PIN_49_I2S0_DATA_FUNC_I"..., 8192) = 8192
18:11:57.808387 read(0, "O105 (MTK_PIN_NO(105) | 0)\n#defi"..., 8192) = 8192
18:11:57.814771 read(0, "MTK_PIN_NO(242) | 0)\n#define MT7"..., 8192) = 8192
18:11:57.817934 read(0, "135_PIN_6_MSDC0_DAT3__FUNC_GPIO6"..., 8192) = 8192
18:11:57.823863 read(0, " 1)\n#define MT8135_PIN_26_NLD9__"..., 8192) = 8192
18:11:57.826523 read(0, "e MT8135_PIN_52_EINT0__FUNC_EINT"..., 8192) = 8192
18:11:57.830674 read(0, "WM3__FUNC_DISP_PWM (MTK_PIN_NO(7"..., 8192) = 8192
18:11:57.834964 read(0, "_NO(93) | 5)\n#define MT8135_PIN_"..., 8192) = 8192
18:11:57.839220 read(0, "T6__FUNC_CLKM4 (MTK_PIN_NO(110) "..., 8192) = 8192
18:11:57.844090 read(0, "1__FUNC_PWM1 (MTK_PIN_NO(130) | "..., 8192) = 8192
18:11:57.849440 read(0, "N_NO(170) | 2)\n\n#define MT8135_P"..., 8192) = 8192
18:11:57.856030 read(0, "SDA1__FUNC_EINT93 (MTK_PIN_NO(19"..., 8192) = 8192
18:11:57.858832 read(0, "IO8__FUNC_MD_INT0 (MTK_PIN_NO(8)"..., 8192) = 8192
18:11:57.863039 read(0, "C (MTK_PIN_NO(26) | 1)\n#define P"..., 8192) = 8192
18:11:57.867481 read(0, "\n#define PINMUX_GPIO46__FUNC_TP_"..., 8192) = 8192
18:11:57.870938 read(0, "| 5)\n#define PINMUX_GPIO90__FUNC"..., 8192) = 8192
18:11:57.874739 read(0, "INMUX_GPIO113__FUNC_TP_UCTS1_AO "..., 8192) = 8192
18:11:57.879077 read(0, "AUD_DAT_MOSI0 (MTK_PIN_NO(142) |"..., 8192) = 8192
18:11:57.883631 read(0, "X_GPIO171__FUNC_I2S3_LRCK (MTK_P"..., 8192) = 8192
18:11:57.888290 read(0, "1) | 4)\n#define PINMUX_GPIO11__F"..., 8192) = 8192
18:11:57.892945 read(0, "1_BCK (MTK_PIN_NO(32) | 2)\n#defi"..., 8192) = 8192
18:11:57.897258 read(0, "M1_DO0 (MTK_PIN_NO(54) | 2)\n#def"..., 8192) = 8192
18:11:57.900772 read(0, "NO(94) | 2)\n#define PINMUX_GPIO9"..., 8192) = 8192
18:11:57.904495 read(0, "X_GPIO113__FUNC_I2S5_DO (MTK_PIN"..., 8192) = 8192
18:11:57.909048 read(0, "\n#define PINMUX_GPIO138__FUNC_CM"..., 8192) = 8192
18:11:57.913543 read(0, "PIN_NO(164) | 3)\n#define PINMUX_"..., 8192) = 8192
18:11:57.917886 read(0, "| 5)\n\n#define PINMUX_GPIO199__FU"..., 8192) = 8192
18:11:57.922905 read(0, "X_HPD (MTK_PIN_NO(7) | 2)\n#defin"..., 8192) = 8192
18:11:57.926934 read(0, "efine PINMUX_GPIO30__FUNC_TP_UCT"..., 8192) = 8192
18:11:57.930919 read(0, "ine PINMUX_GPIO59__FUNC_I2SIN1_L"..., 8192) = 8192
18:11:57.934556 read(0, "2) | 1)\n#define PINMUX_GPIO82__F"..., 8192) = 8192
18:11:57.938394 read(0, "_PIN_NO(103) | 5)\n#define PINMUX"..., 8192) = 8192
18:11:57.942795 read(0, "5 (MTK_PIN_NO(135) | 0)\n#define "..., 8192) = 8192
18:11:57.947541 read(0, "_PIN_7_GPIO7__FUNC_I2S1_DO (MTK_"..., 8192) = 8192
18:11:57.952456 read(0, "6_SPI_CS__FUNC_DFD_TMS_XI (MTK_P"..., 8192) = 8192
18:11:57.957173 read(0, "O(50) | 2)\n#define MT8365_PIN_50"..., 8192) = 8192
18:11:57.961898 read(0, ") | 5)\n#define MT8365_PIN_80_MSD"..., 8192) = 8192
18:11:57.966348 read(0, "\n\n#define MT8365_PIN_105_NCLE__F"..., 8192) = 8192
18:11:57.970863 write(1, "r\372\273\20\314\252\31p\321G\235\251E\4t\335J\224\310\307\336F\351\260R\335\26RVMT\244"..., 8192) = 8192
18:11:57.970917 read(0, " MT8365_PIN_130_TDM_TX_LRCK__FUN"..., 8192) = 8192
18:11:57.970949 write(1, "c)#\5\261\276\252\272\366{2q\201\303H\318\372\361\342\36\214\327\227\24N6u\3\231\374v"..., 8192) = 8192
18:11:57.970982 write(1, "&{\177\331\37E\227\255\347W_&3\252\322!\315,\177\363\26\317\307\336\213@\t\4\30\312NC"..., 8192) = 8192
18:11:57.971015 write(1, "k\10\211\16X\1\3119\t\367\3231\24\21\337\213\2576\341\342\335\333\234\347\324\246i\352~\227\357}"..., 8192) = 8192
18:11:57.971046 write(1, "\211b~\224\217\235N\n\23^\315j\225\362\vO\32\317}'\320\325}%\22\360*Y\222\265_\354"..., 8192) = 8192
18:11:57.971087 write(1, "\33\367\256I\225\0014\273j.0\213\"\305\"\346<[\213\322\350\v\226\2742\277\7Y\361\t\340\243"..., 8192) = 8192
18:11:57.971118 write(1, "(\270<\216\\4\21\335G\264GU\n\212\313\30~4\261\366\341\300h\362\222\5,\f\vR\"\373"..., 8192) = 8192
18:11:57.971149 write(1, "\223\315\363\230\370\355i2_\245\350.,\316a\254N\200\245\25\315\216qZk\245\36-\177\211GE"..., 8192) = 8192
18:11:57.976469 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:57.981527 read(0, "          IMX8DXL_PCIE_CTRL0_CLK"..., 8192) = 8192
18:11:57.987929 read(0, "X8DXL_USDHC1_CD_B_CONN_NAND_DQS_"..., 8192) = 8192
18:11:57.991175 read(0, "8DXL_ENET1_RGMII_TX_CTL         "..., 8192) = 8192
18:11:57.996604 read(0, "0_LSIO_GPIO0_IO19               "..., 8192) = 8192
18:11:58.000237 read(0, "                      4\n#define "..., 8192) = 8192
18:11:58.004846 read(0, "_TRST_B                        I"..., 8192) = 8192
18:11:58.010320 read(0, "         0\n#define IMX8DXL_QSPI0"..., 8192) = 8192
18:11:58.016684 read(0, "#define IMX8QM_SAI1_RXFS\t\t\t\t129\n"..., 8192) = 8192
18:11:58.021190 read(0, "\t\tIMX8QM_M41_GPIO0_01\t\t3\n#define"..., 8192) = 8192
18:11:58.025652 read(0, "X8QM_LVDS1_I2C0_SDA\t\t3\n#define I"..., 8192) = 8192
18:11:58.030105 read(0, "0\n#define IMX8QM_ESAI0_SCKR_LSIO"..., 8192) = 8192
18:11:58.034985 read(0, "MX8QM_USDHC1_RESET_B_LSIO_GPIO4_"..., 8192) = 8192
18:11:58.039412 read(0, " IMX8QM_EMMC0_DATA5_CONN_EMMC0_D"..., 8192) = 8192
18:11:58.043629 read(0, "IO10\t\t\tIMX8QM_ENET1_RGMII_TXC\t\t3"..., 8192) = 8192
18:11:58.048590 read(0, "SAI0_TXD                        "..., 8192) = 8192
18:11:58.053167 read(0, "MMC0_DATA0                   4\n#"..., 8192) = 8192
18:11:58.059203 read(0, "XC_CONN_NAND_CE1_B              "..., 8192) = 8192
18:11:58.065968 read(0, "                3\n#define IMX8QX"..., 8192) = 8192
18:11:58.071133 read(0, "                         IMX8QXP"..., 8192) = 8192
18:11:58.076032 read(0, "   4\n#define IMX8QXP_ADC_IN1_ADM"..., 8192) = 8192
18:11:58.081522 read(0, "            IMX8QXP_MIPI_DSI0_I2"..., 8192) = 8192
18:11:58.087920 read(0, "efine IMX8QXP_CSI_MCLK_LSIO_GPIO"..., 8192) = 8192
18:11:58.094192 read(0, "./include/dt-bindings/pinctrl/pi"..., 8192) = 8192
18:11:58.098158 read(0, "C_GPIO_FUNC_DTEST2\t\t\"dtest2\"\n#de"..., 8192) = 8192
18:11:58.101966 read(0, "efine PORTM 21\t\n\n\n#define RZA2_P"..., 8192) = 8192
18:11:58.107210 read(0, "1_FUNC_MDIO0_E1_GMAC1\t\t(RZN1_FUN"..., 8192) = 8192
18:11:58.109190 read(0, "_CNT\t0x22\n\n#endif\n\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.111982 read(0, "\n#define PWRC_USB_ID\t24\n#define "..., 8192) = 8192
18:11:58.114451 read(0, "./include/dt-bindings/power/mt67"..., 8192) = 8192
18:11:58.117097 read(0, "./include/dt-bindings/power/mt81"..., 8192) = 8192
18:11:58.120324 read(0, "150_MX_AO\t6\n#define SM8150_CX\t7\n"..., 8192) = 8192
18:11:58.124093 read(0, "./include/dt-bindings/power/r8a7"..., 8192) = 8192
18:11:58.126496 read(0, "./include/dt-bindings/power/r8a7"..., 8192) = 8192
18:11:58.129103 read(0, "21\n#define R8A7796_PD_A3IR\t\t\t24\n"..., 8192) = 8192
18:11:58.131853 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.135527 read(0, "./include/dt-bindings/power/rk32"..., 8192) = 8192
18:11:58.138287 read(0, "fine RK3568_PD_RKVENC\t14\n#define"..., 8192) = 8192
18:11:58.141718 read(0, "./include/dt-bindings/pwm/raspbe"..., 8192) = 8192
18:11:58.144020 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.146404 read(0, "_INFRACFG_AO_INFRA2MFGAXI_CBIP_C"..., 8192) = 8192
18:11:58.150775 read(0, "ne RESET_SPI3\t\t\t\t30\n#define RESE"..., 8192) = 8192
18:11:58.154161 read(0, "2\n#define SPTIMER1_RESET\t\t43\n#de"..., 8192) = 8192
18:11:58.157312 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.161227 read(0, "\t\t\t133\n#define RESET_VENCI\t\t\t134"..., 8192) = 8192
18:11:58.164415 read(0, "./include/dt-bindings/reset/bcm6"..., 8192) = 8192
18:11:58.167639 read(0, "./include/dt-bindings/reset/bt1-"..., 8192) = 8192
18:11:58.170811 read(0, "   0x503\n#define PERIPH_RSDIST9_"..., 8192) = 8192
18:11:58.174705 read(0, "#define IMX8MQ_RESET_DDRC1_PHY_R"..., 8192) = 8192
18:11:58.178684 read(0, "./include/dt-bindings/reset/mt76"..., 8192) = 8192
18:11:58.182730 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:11:58.186260 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.190081 read(0, "\n#define GCC_NSSNOC_CRYPTO_ARES\t"..., 8192) = 8192
18:11:58.195684 read(0, "./include/dt-bindings/reset/qcom"..., 8192) = 8192
18:11:58.199487 read(0, "0_RESET\t\t\t\t99\n#define MSS_SLP_RE"..., 8192) = 8192
18:11:58.204038 read(0, " GCC_BLSP1_QUP4_SPI_APPS_CBCR\t96"..., 8192) = 8192
18:11:58.205710 read(0, "define GCC_VENUS_RESTART\t\t\t77\n\n#"..., 8192) = 8192
18:11:58.210291 read(0, "./include/dt-bindings/reset/qcom"..., 8192) = 8192
18:11:58.213428 read(0, "UR2\t\t27\n#define RTD1295_RSTN_UR1"..., 8192) = 8192
18:11:58.216603 read(0, "TAC_A_RX_SOFTRESET\t14\n#define ST"..., 8192) = 8192
18:11:58.220071 read(0, "_BUS_LEDC\t\t55\n#define RST_BUS_CS"..., 8192) = 8192
18:11:58.223306 read(0, "MMC1\t\t15\n#define RST_BUS_MMC2\t\t1"..., 8192) = 8192
18:11:58.226766 read(0, " RST_BUS_OTG\t\t17\n#define RST_BUS"..., 8192) = 8192
18:11:58.229707 read(0, "./include/dt-bindings/reset/sun8"..., 8192) = 8192
18:11:58.232992 read(0, "./include/dt-bindings/reset/tegr"..., 8192) = 8192
18:11:58.237895 read(0, "./include/dt-bindings/reset/tegr"..., 8192) = 8192
18:11:58.241263 read(0, "./include/dt-bindings/reset/ti-s"..., 8192) = 8192
18:11:58.245327 read(0, "_I2C1\t\t43\n#define\t\tZYNQMP_RESET_"..., 8192) = 8192
18:11:58.248083 read(0, "CM63268_POWER_DOMAIN_VDSL_MIPS\t1"..., 8192) = 8192
18:11:58.251197 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.253938 read(0, " CS42L42_HS_DET_LEVEL_MIN\t0\n#def"..., 8192) = 8192
18:11:58.257447 read(0, "./include/dt-bindings/sound/qcom"..., 8192) = 8192
18:11:58.260919 read(0, "NTEND_DAI_MULTIMEDIA11\t10\n#defin"..., 8192) = 8192
18:11:58.264088 read(0, "./include/dt-bindings/spmi/spmi."..., 8192) = 8192
18:11:58.266382 read(0, "./include/dt-bindings/usb/\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.269501 read(0, "7))\n\n\n\n#define ACAB2_U3_CLD_10MW"..., 8192) = 8192
18:11:58.273696 read(0, "INET_MODULE 1\n#define CONFIG_DM_"..., 8192) = 8192
18:11:58.278758 read(0, " CONFIG_VFIO_VIRQFD 1\n#define CO"..., 8192) = 8192
18:11:58.283401 read(0, "TEL_TSX_MODE_OFF 1\n#define CONFI"..., 8192) = 8192
18:11:58.288269 read(0, " 1\n#define CONFIG_SND_SOC_AK4118"..., 8192) = 8192
18:11:58.293437 read(0, "ER_MODULE 1\n#define CONFIG_SND_S"..., 8192) = 8192
18:11:58.298309 read(0, "\n#define CONFIG_CPU_FREQ_GOV_COM"..., 8192) = 8192
18:11:58.303071 read(0, "CONFIG_CRYPTO_KPP2 1\n#define CON"..., 8192) = 8192
18:11:58.307656 read(0, "MODULE 1\n#define CONFIG_CRYPTO_U"..., 8192) = 8192
18:11:58.312417 read(0, "e CONFIG_AS_IS_GNU 1\n#define CON"..., 8192) = 8192
18:11:58.316610 write(1, "&\323\364N\33\356\366)\343-\261\16NH\267\361\25\350\206U\217\314+\330\313\227.\5\30K p"..., 8192) = 8192
18:11:58.316690 read(0, "Y 1\n#define CONFIG_DVB_BUDGET_CO"..., 8192) = 8192
18:11:58.316745 write(1, "2rX\321\202\326\330\302\\./\351\2608\4`\2+\252u[\324R\262\2125J/H\364\324\31"..., 8192) = 8192
18:11:58.316798 write(1, "\203\34\2\36\203Q_\241\217\355\f\232\321\270C$\311\216D\230\264\37\237\232\301B\356[\344\311\252\321"..., 8192) = 8192
18:11:58.316851 write(1, "\3524\232N\336\367\20V\237\336+\340\16\277\251\301\335-\256!\273A\266\200\204\24\3772\305Jjj"..., 8192) = 8192
18:11:58.316899 write(1, "\316*\2\243Oa>\300\365#J\213\275\233\260\236\21\343\226\203\23\221\307ho\265\276\353\\\336\377\277"..., 8192) = 8192
18:11:58.316933 write(1, "N^\206\211\325\273\2\241\352\35\311\367.R/\257\230~\250K\21\252\346})\306A[C\20j\357"..., 8192) = 8192
18:11:58.316984 write(1, "\246\211\356e$\365\313x\207J\32Az1\321w\20`\231\233\302\315R\255r\10b\327\236\355\25Q"..., 8192) = 8192
18:11:58.321722 read(0, "LE 1\n#define CONFIG_OPENVSWITCH_"..., 8192) = 8192
18:11:58.326306 read(0, "ne CONFIG_INTEL_UNCORE_FREQ_CONT"..., 8192) = 8192
18:11:58.330824 read(0, "_CHARGER_GPIO_MODULE 1\n#define C"..., 8192) = 8192
18:11:58.335495 read(0, "MODULE 1\n#define CONFIG_VGASTATE"..., 8192) = 8192
18:11:58.340781 read(0, "6_MODULE 1\n#define CONFIG_IP_DCC"..., 8192) = 8192
18:11:58.345273 read(0, "VE_OBJTOOL_MCOUNT 1\n#define CONF"..., 8192) = 8192
18:11:58.349764 read(0, "ine CONFIG_RAPIDIO_TSI57X_MODULE"..., 8192) = 8192
18:11:58.355122 read(0, "IO_PRUSS_MODULE 1\n#define CONFIG"..., 8192) = 8192
18:11:58.359121 read(0, "efine CONFIG_PPP_MULTILINK 1\n#de"..., 8192) = 8192
18:11:58.363938 read(0, "NFIG_MD_CLUSTER_MODULE 1\n#define"..., 8192) = 8192
18:11:58.368139 read(0, " 1\n#define CONFIG_INFINIBAND_RTR"..., 8192) = 8192
18:11:58.373338 read(0, "ine CONFIG_LZ4HC_COMPRESS_MODULE"..., 8192) = 8192
18:11:58.377786 read(0, "RTIFICATE 1\n#define CONFIG_X86_S"..., 8192) = 8192
18:11:58.382104 read(0, " 0\n#define CONFIG_F2FS_FS_LZ4HC "..., 8192) = 8192
18:11:58.386717 read(0, " CONFIG_SCSI_BNX2X_FCOE_MODULE 1"..., 8192) = 8192
18:11:58.391234 read(0, " 1\n#define CONFIG_MUX_GPIO_MODUL"..., 8192) = 8192
18:11:58.396297 read(0, "e CONFIG_RMI4_SMB_MODULE 1\n#defi"..., 8192) = 8192
18:11:58.400836 read(0, "E 1\n#define CONFIG_AGP_SIS_MODUL"..., 8192) = 8192
18:11:58.405558 read(0, "_ORTEK_MODULE 1\n#define CONFIG_V"..., 8192) = 8192
18:11:58.410103 read(0, "I_APEI 1\n#define CONFIG_ARCNET_R"..., 8192) = 8192
18:11:58.415755 read(0, "ONFIG_DELL_WMI_MODULE 1\n#define "..., 8192) = 8192
18:11:58.419798 read(0, "ATM_DUMMY_MODULE 1\n#define CONFI"..., 8192) = 8192
18:11:58.424764 read(0, "LE 1\n#define CONFIG_RTC_DRV_FTRT"..., 8192) = 8192
18:11:58.429245 read(0, "define CONFIG_RTC_DRV_ABB5ZES3_M"..., 8192) = 8192
18:11:58.433489 read(0, "SND_MTPAV_MODULE 1\n#define CONFI"..., 8192) = 8192
18:11:58.438488 read(0, "_UDPLITE 1\n#define CONFIG_CARDMA"..., 8192) = 8192
18:11:58.442732 read(0, "\n#define CONFIG_MEDIA_RADIO_SUPP"..., 8192) = 8192
18:11:58.447507 read(0, "Y_FAILURE 1\n#define CONFIG_NFS_V"..., 8192) = 8192
18:11:58.452300 read(0, "ODULE 1\n#define CONFIG_IIO_ADIS_"..., 8192) = 8192
18:11:58.457206 read(0, "ine CONFIG_PHYSICAL_START 0x1000"..., 8192) = 8192
18:11:58.461148 read(0, "./include/generated/utsrelease.h"..., 8192) = 8192
18:11:58.464432 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.467297 read(0, "load_module_cert(struct key *key"..., 8192) = 8192
18:11:58.471230 read(0, ",\n\t\t       16, 1, &s->secret, SH"..., 8192) = 8192
18:11:58.474269 read(0, "t;\n\tconst char *operation;\n\tcons"..., 8192) = 8192
18:11:58.477735 read(0, "\t\t\t\t\t     void *match_name)\n{\n\tr"..., 8192) = 8192
18:11:58.482584 read(0, " \\\n\t\t\t\t    assert_class,\t\t\t     "..., 8192) = 8192
18:11:58.484553 read(0, "\n\tKUNIT_BINARY_PTR_GE_MSG_ASSERT"..., 8192) = 8192
18:11:58.486557 read(0, "n) \\\n\tKUNIT_FALSE_ASSERTION(test"..., 8192) = 8192
18:11:58.488438 read(0, "\t\t\thost_timer_irq_flags;\n};\n\nstr"..., 8192) = 8192
18:11:58.492423 read(0, "./include/kvm/arm_psci.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.497405 read(0, "vgic_flush_hwstate(struct kvm_vc"..., 8192) = 8192
18:11:58.501060 read(0, "./include/linux/acpi.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.505955 read(0, "id_t physid, u32 acpi_id,\n\t\t int"..., 8192) = 8192
18:11:58.510937 read(0, "0x00000080\n#define OSC_PCI_HPX_T"..., 8192) = 8192
18:11:58.515814 read(0, "ine int acpi_dma_get_range(struc"..., 8192) = 8192
18:11:58.519845 read(0, "LEN\t5\n\n\nstruct acpi_probe_entry "..., 8192) = 8192
18:11:58.524177 read(0, "}\nstatic inline struct dma_chan "..., 8192) = 8192
18:11:58.528110 read(0, "st)(struct adb_request *req, int"..., 8192) = 8192
18:11:58.531703 read(0, "\n\nstruct agp_memory {\n\tstruct ag"..., 8192) = 8192
18:11:58.535601 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.540321 read(0, "fine AU6601_INT_ERROR_MASK\t\t\t0xF"..., 8192) = 8192
18:11:58.540464 write(1, ":;\362\374Q\365C2%Q\312y!\31\206\353\362\327\343\303\226\r#S\351\35GNLYN|"..., 8192) = 8192
18:11:58.540516 read(0, "uct amba_id\t*id_table;\n};\n\n\nenum"..., 8192) = 8192
18:11:58.540565 write(1, "\33\245\2\323\373y\355\250C\n\364\275\25\365\261c\372*\271`\311i\1cyi<\263c\255\212\301"..., 8192) = 8192
18:11:58.540609 write(1, "~\25\273J\352[dL\302I\325bg:\271\244\20\177?\270b\363\254\351\271\332!\\\3251B\305"..., 8192) = 8192
18:11:58.540656 write(1, "\215\37w\335\3352)iYeu\274\374\365\200:\346\21495\250.\22\177\246F\370sV\3319\353"..., 8192) = 8192
18:11:58.540692 write(1, "\17\256a\4\353\321\307\6<\213@\367IO\16+?e\2732A[\177\277\373\33 \f\362\31\350\212"..., 8192) = 8192
18:11:58.540736 write(1, "\231\216\322\330\324\374\307\231\206\203\310\16\227\303\2V\201\370\10#\222}5I\312n+\316\302\230\204\371"..., 8192) = 8192
18:11:58.540773 write(1, "\361\240\311\0245&\277\340_\320\357\0\35A\"\203\256\262.\225\365\270\256\356h4\r\25\226\322Im"..., 8192) = 8192
18:11:58.540814 write(1, "\272\246\354\250\221\325F\37\337\264\275}\244\352bu8-\333\222vYlS\227\260\21\303\354\360\272\331"..., 8192) = 8192
18:11:58.547675 read(0, "_BGR888,\n\n\t\n\tCLCD_CAP_RGB\t\t= CLC"..., 8192) = 8192
18:11:58.551916 read(0, " {\n\tSSP_TX_MSB,\n\tSSP_TX_LSB\n};\n\n"..., 8192) = 8192
18:11:58.556976 read(0, "#define FTDMAC020_CH_CSR_DST_SEL"..., 8192) = 8192
18:11:58.559206 read(0, "\t\n#define ST_UART011_ITCR\t\t0x80\t"..., 8192) = 8192
18:11:58.562925 read(0, "d amd_iommu_free_device(struct p"..., 8192) = 8192
18:11:58.566872 read(0, "fine\tAPM_FUNC_TIMER_DISABLE\t0\n#d"..., 8192) = 8192
18:11:58.570999 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.574228 read(0, "\t__constraint_read_2, \"r\" (arg3)"..., 8192) = 8192
18:11:58.577518 read(0, "ne FFA_MEM_RETRIEVE_TYPE_DONATE\t"..., 8192) = 8192
18:11:58.582220 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.585590 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.589128 read(0, "ma_device *dma = chan->device;\n\n"..., 8192) = 8192
18:11:58.593031 read(0, "\tATAPI_ILI\t\t= ATA_AMNF,\t\n\tATAPI_"..., 8192) = 8192
18:11:58.597872 read(0, "\tSERR_HANDSHAKE\t\t= (1 << 22), \n\t"..., 8192) = 8192
18:11:58.601724 read(0, "ne bool ata_id_has_unload(const "..., 8192) = 8192
18:11:58.605347 read(0, "dpehdr *)skb_transport_header(sk"..., 8192) = 8192
18:11:58.609460 read(0, "\tATM_VF_WAITING,\t\t\n\tATM_VF_IS_CL"..., 8192) = 8192
18:11:58.613512 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.618827 read(0, "FFSET)\n#define SSC_BF(name, valu"..., 8192) = 8192
18:11:58.621296 read(0, "_r; \\\n\tlikely(___r == ___o); \\\n}"..., 8192) = 8192
18:11:58.624704 read(0, "(1, v);\n}\n#define arch_atomic_fe"..., 8192) = 8192
18:11:58.628313 read(0, "xed(i, v);\n\t__atomic_acquire_fen"..., 8192) = 8192
18:11:58.631148 read(0, "_add_return(i, v) < 0;\n}\n#define"..., 8192) = 8192
18:11:58.634863 read(0, "turn arch_atomic64_add_return_re"..., 8192) = 8192
18:11:58.637956 read(0, "etch_and_acquire\n#endif\n\n#ifndef"..., 8192) = 8192
18:11:58.640817 read(0, "_cmpxchg_acquire(v, o, new);\n\tif"..., 8192) = 8192
18:11:58.644049 read(0, " arch_atomic_sub_return(i, v);\n}"..., 8192) = 8192
18:11:58.646638 read(0, "of(*v));\n\treturn arch_atomic_cmp"..., 8192) = 8192
18:11:58.649104 read(0, "\treturn arch_atomic64_dec_return"..., 8192) = 8192
18:11:58.651337 read(0, "4_dec_if_positive(atomic64_t *v)"..., 8192) = 8192
18:11:58.653476 read(0, "nline long\natomic_long_fetch_and"..., 8192) = 8192
18:11:58.655248 read(0, "_atomic_write(__ai_ptr, sizeof(*"..., 8192) = 8192
18:11:58.657697 read(0, "ong_fetch_inc_relaxed(atomic_lon"..., 8192) = 8192
18:11:58.660140 read(0, "ng\narch_atomic_long_fetch_add_ac"..., 8192) = 8192
18:11:58.662016 read(0, " i, atomic_long_t *v)\n{\n\treturn "..., 8192) = 8192
18:11:58.664559 read(0, "mpat_chattr_class[];\nextern unsi"..., 8192) = 8192
18:11:58.668928 read(0, "ut);\nextern void __audit_mq_noti"..., 8192) = 8192
18:11:58.673262 read(0, "./include/linux/auto_dev-ioctl.h"..., 8192) = 8192
18:11:58.676619 read(0, "./include/linux/avf/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.679762 read(0, "u16 num_elements;\n\tstruct virtch"..., 8192) = 8192
18:11:58.684459 read(0, "CESS = 0,\n\tVIRTCHNL_FDIR_FAILURE"..., 8192) = 8192
18:11:58.688358 read(0, "rt_all_reason;\n\n\tspinlock_t work"..., 8192) = 8192
18:11:58.692317 read(0, "wb_tree, memcg_css->id);\n\n\t\n\tif "..., 8192) = 8192
18:11:58.696482 read(0, "y_type(enum backlight_type type)"..., 8192) = 8192
18:11:58.700685 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.704491 read(0, "63XX_NVRAM_NAND_PART_BBT,\n\n\t__BC"..., 8192) = 8192
18:11:58.707976 read(0, "A_CORE_MEMC_SDRAM\t\t0x80F\n#define"..., 8192) = 8192
18:11:58.711924 read(0, "ize_t count,\n\t\t\t\t    u16 offset,"..., 8192) = 8192
18:11:58.715949 read(0, "_CC_OTPL\t\t\t0x001C\t\t\n#define  BCM"..., 8192) = 8192
18:11:58.720474 read(0, "OL_PRESENT\t0x00000001\n\n#define B"..., 8192) = 8192
18:11:58.724291 read(0, "HI_OFF\t\t5\n#define BCMA_CC_PPL_PC"..., 8192) = 8192
18:11:58.728985 read(0, "_CMN_PA_ADDR_SHIFT\t16\n#define  B"..., 8192) = 8192
18:11:58.732205 read(0, "M_EN\t\t0x80\t\n#define  BCMA_CORE_P"..., 8192) = 8192
18:11:58.735554 read(0, "TUS\t\t0x0008\n#define BCMA_CORE_PC"..., 8192) = 8192
18:11:58.740055 read(0, "\n#define BCMA_NS_ROM_IOST_BOOT_D"..., 8192) = 8192
18:11:58.743450 read(0, "_iter)\n\n#define bvec_iter_sector"..., 8192) = 8192
18:11:58.748486 read(0, "struct bio *bio);\nextern void bi"..., 8192) = 8192
18:11:58.752954 read(0, "}\n#endif\n\t__acquire(bitlock);\n}\n"..., 8192) = 8192
18:11:58.756281 read(0, " const unsigned long *bitmap2, u"..., 8192) = 8192
18:11:58.758175 write(1, "\370$\377\30\226\25\326\340\350\363\"\244vHqAW'\323\36i\364\253\34\201\344H\22\316\n\4\217"..., 8192) = 8192
18:11:58.758230 read(0, "map + start / 8, 0xff, nbits / 8"..., 8192) = 8192
18:11:58.758263 write(1, "\251\327gX\325\371\303\244\16K\30C\26\306\212\207]\352pv\342\0\1\20\352v0\0\\\216\16\303"..., 8192) = 8192
18:11:58.758302 write(1, "k6`=\373\245\261V\33\360p\227\31>\207\340X\316\v\360\364\355X\\]\372\361\4\232\23m\242"..., 8192) = 8192
18:11:58.758336 write(1, "\351\tj\307\360z\340^\222C\360\262\351\376\2272\272\5G\v}$\17\316!W+\337\26O\343\245"..., 8192) = 8192
18:11:58.758367 write(1, "\216!\2n2\377|\232\316)\256\325\240\262\303F\30\320t:\37\251\321\301\26\363\230\361[k\260s"..., 8192) = 8192
18:11:58.758400 write(1, "\213\316\367\277\202\321o\320Ct\326\265-&0\230U\236t\353&u>\334]J\337#p\22\225\233"..., 8192) = 8192
18:11:58.758430 write(1, "\253\307`w\341\251\255\232TUG\353\344|\32p\240l\226~_a6\210\356`\22\201\242Y\241\276"..., 8192) = 8192
18:11:58.764003 read(0, " value)\n{\n\tif (value)\n\t\tset_bit("..., 8192) = 8192
18:11:58.768403 read(0, "fdef CONFIG_BLK_CGROUP\n\nenum blk"..., 8192) = 8192
18:11:58.772874 read(0, " (WARN_ON_ONCE(atomic_read(&blkg"..., 8192) = 8192
18:11:58.776683 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.780574 read(0, "t blk_mq_tag_set *set);\n\nvoid bl"..., 8192) = 8192
18:11:58.784803 read(0, "only;\t\n\tdev_t\t\t\tbd_dev;\n\tint\t\t\tb"..., 8192) = 8192
18:11:58.789478 read(0, "./include/linux/blkdev.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.793400 read(0, "ts;\t\n\n\tunsigned int\t\tdma_pad_mas"..., 8192) = 8192
18:11:58.798330 read(0, "\tif (blk_rq_is_passthrough(rq))\n"..., 8192) = 8192
18:11:58.802892 read(0, "ctors(struct request_queue *q,\n\t"..., 8192) = 8192
18:11:58.806839 read(0, "limits.logical_block_size;\n\n\tret"..., 8192) = 8192
18:11:58.810655 read(0, "\n{\n\treturn 0;\n}\nstatic inline st"..., 8192) = 8192
18:11:58.814982 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:58.819332 read(0, "_init xbc_node_get_next(struct x"..., 8192) = 8192
18:11:58.823774 read(0, "CGROUP_INET4_GETSOCKNAME,\n\tCGROU"..., 8192) = 8192
18:11:58.827750 read(0, "\tlock_sock(sk);\t\t\t\t\t\t       \\\n\t\t"..., 8192) = 8192
18:11:58.831547 read(0, "./include/linux/bpf-netns.h\0\0\0\0\0"..., 8192) = 8192
18:11:58.835853 read(0, "\n\tif (unlikely(map_value_has_spi"..., 8192) = 8192
18:11:58.840485 read(0, "truct bpf_prog_offload {\n\tstruct"..., 8192) = 8192
18:11:58.844948 read(0, "f_prog_type type;\n\t\tbool jited;\n"..., 8192) = 8192
18:11:58.851030 read(0, "prog;\n\tconst struct bpf_prog_arr"..., 8192) = 8192
18:11:58.853912 read(0, "y, void *value);\nint bpf_percpu_"..., 8192) = 8192
18:11:58.859116 read(0, "pf_attr __user *uattr)\n{\n\treturn"..., 8192) = 8192
18:11:58.862415 read(0, ";\nextern const struct bpf_func_p"..., 8192) = 8192
18:11:58.866152 read(0, "data)\n#define SDATA(_SELEM) (&(_"..., 8192) = 8192
18:11:58.870253 read(0, "def CONFIG_INET\nBPF_PROG_TYPE(BP"..., 8192) = 8192
18:11:58.875037 read(0, "_point;\n};\n\n#define MAX_USED_MAP"..., 8192) = 8192
18:11:58.879111 read(0, "= kvmalloc(len, GFP_USER | __GFP"..., 8192) = 8192
18:11:58.883708 read(0, "XP_EXP97_MYST\t\t0x0c0c\n\n\n#define "..., 8192) = 8192
18:11:58.887551 read(0, "./include/linux/btf.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.891564 read(0, "ection \" BTF_IDS_SECTION \",\\\"a\\\""..., 8192) = 8192
18:11:58.895698 read(0, "&_key, val);\n}\n\nstatic inline vo"..., 8192) = 8192
18:11:58.898990 read(0, "tion, \n\n\tBH_PrivateStart,\n};\n\n#d"..., 8192) = 8192
18:11:58.903096 read(0, "E);\n}\n\nstatic inline struct buff"..., 8192) = 8192
18:11:58.908063 read(0, "./include/linux/buildid.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.911666 read(0, "./include/linux/byteorder/generi"..., 8192) = 8192
18:11:58.915248 read(0, "./include/linux/cacheinfo.h\0\0\0\0\0"..., 8192) = 8192
18:11:58.919672 read(0, "p);\nvoid can_sock_destruct(struc"..., 8192) = 8192
18:11:58.924209 read(0, "8\tsjw;\t\t\n\tu8\ttseg2;\t\t\n\tu8\ttseg1;"..., 8192) = 8192
18:11:58.927812 read(0, "./include/linux/can/platform/cc7"..., 8192) = 8192
18:11:58.931264 read(0, "ame_len;\n\tstruct can_frame cf[];"..., 8192) = 8192
18:11:58.935435 read(0, "     struct user_namespace *ns, "..., 8192) = 8192
18:11:58.939823 read(0, "./include/linux/ccp.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.943843 read(0, "./include/linux/cdrom.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.948715 read(0, "./include/linux/ceph/\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:58.952670 read(0, ";\n\treturn b;\n}\n\nstatic inline vo"..., 8192) = 8192
18:11:58.955925 read(0, "BE2 |\t\t\\\n\t CEPH_FEATURE_MONNAMES"..., 8192) = 8192
18:11:58.959589 read(0, "ruct ceph_osd_getmap {\n\tstruct c"..., 8192) = 8192
18:11:58.965036 read(0, "ceph_frag_tree_head fragtree;  \n"..., 8192) = 8192
18:11:58.965198 write(1, "Y\305wq\331\262|/\23\370\213j@\340\367~\364\276\234\370\2a`}1\377M\340\263\365\273R"..., 8192) = 8192
18:11:58.965249 read(0, "max_bytes;\t\n\t__le64 max_files;\t\n"..., 8192) = 8192
18:11:58.965279 write(1, "\fb)\202\335\243\246\362~z0K\324\\\261\30\227\274\362b\7\334\363p6\302\335\340\260\25\31\34"..., 8192) = 8192
18:11:58.965312 write(1, "P\17\36\354\340L=\237<\257;$]D\217\374\362\262D0\\\370.>\277\325h\0175\10\336\200"..., 8192) = 8192
18:11:58.965345 write(1, "\\\277s).\3359\260W\365\311\352\257\305\226t\260!\364\366\2520\2415e,u\207k\5\2\7"..., 8192) = 8192
18:11:58.965377 write(1, "C\247\320\4\211\205\301\v\17\320\305\354\352\v'@\344\317\350\215\5\223\313\236}\0]~\323\33Eq"..., 8192) = 8192
18:11:58.965407 write(1, ";<K\3143\345\16\363\314i\0q\10[\316)Iyiu\376RRh\225R\367\2524\251&}"..., 8192) = 8192
18:11:58.965439 write(1, "W\215\23U\10\t\366(\231]2r\230}\230\21#T\32\24P^g\201l7\316\240V~Su"..., 8192) = 8192
18:11:58.965467 write(1, "G\247&\02105S\373\tH\302R8{\3419\372\211\"d\36C\10\232\303\312\351M0\270\301\373"..., 8192) = 8192
18:11:58.972611 read(0, "(u32), bad)\n\n#define ceph_decode"..., 8192) = 8192
18:11:58.976835 read(0, "jiffies(30 * 1000)\n#define CEPH_"..., 8192) = 8192
18:11:58.982906 read(0, "possible_max_rank;\t\t\n\tstruct cep"..., 8192) = 8192
18:11:58.986009 read(0, "VAL\t(15 * HZ)\n\nstruct ceph_conne"..., 8192) = 8192
18:11:58.990692 read(0, "ump(struct ceph_msg *msg);\n\n#end"..., 8192) = 8192
18:11:58.995196 read(0, " \n\tstruct sockaddr_storage in_ad"..., 8192) = 8192
18:11:58.999178 read(0, "\tint r_attempts;\n\tu32 r_map_dne_"..., 8192) = 8192
18:11:59.004599 read(0, "(struct ceph_osd_client *osdc,\n\t"..., 8192) = 8192
18:11:59.009493 read(0, "\t\t  bool old_recovery_deletes,\n\t"..., 8192) = 8192
18:11:59.014204 read(0, "I 0x0600 \n\n#define __CEPH_OSD_OP"..., 8192) = 8192
18:11:59.018520 read(0, " = 0,\n\tCEPH_OSD_CMPXATTR_OP_EQ  "..., 8192) = 8192
18:11:59.023246 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.026363 read(0, "\n\tstruct cgroup *old_dom_cgrp;\t\t"..., 8192) = 8192
18:11:59.031213 read(0, "group_subsys *ss, struct cftype "..., 8192) = 8192
18:11:59.035646 read(0, "4 id, char *buf, size_t buflen);"..., 8192) = 8192
18:11:59.040327 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.044805 read(0, "hw *hw);\n\tvoid\t\t(*unprepare_unus"..., 8192) = 8192
18:11:59.048461 read(0, "able, spinlock_t *lock);\nstruct "..., 8192) = 8192
18:11:59.052380 read(0, "e, unsigned long flags,\n\t\tunsign"..., 8192) = 8192
18:11:59.055285 read(0, "ame\t\t= _name,\t\t\t\t\\\n\t\t.parent_dat"..., 8192) = 8192
18:11:59.059486 read(0, "ks,\n\t\t\t\t  const struct clk_bulk_"..., 8192) = 8192
18:11:59.063474 read(0, "./include/linux/clk/analogbits-w"..., 8192) = 8192
18:11:59.068067 read(0, "\tAT91_PMC_MCR_V2_CSS_AUDIOPLL\t(9"..., 8192) = 8192
18:11:59.071483 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.074360 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.078182 read(0, "\tssc_deltam_int_mask;\n\tu32\t\t\tssc"..., 8192) = 8192
18:11:59.083052 read(0, "./include/linux/clockchips.h\0\0\0\0"..., 8192) = 8192
18:11:59.087515 read(0, "\nextern void clocksource_resume("..., 8192) = 8192
18:11:59.091461 read(0, "d proc_coredump_connector(struct"..., 8192) = 8192
18:11:59.095795 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.099376 read(0, ";\nstruct compat_msghdr;\nstruct c"..., 8192) = 8192
18:11:59.104344 read(0, "ct pollfd __user *ufds,\n\t\t\t\t uns"..., 8192) = 8192
18:11:59.108053 read(0, "  struct compat_old_linux_dirent"..., 8192) = 8192
18:11:59.112713 read(0, "./include/linux/compiler-intel.h"..., 8192) = 8192
18:11:59.116525 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.120767 read(0, "define __no_sanitize_or_inline _"..., 8192) = 8192
18:11:59.125308 read(0, "t device *, void *), void *compa"..., 8192) = 8192
18:11:59.129499 read(0, "./include/linux/connector.h\0\0\0\0\0"..., 8192) = 8192
18:11:59.133869 read(0, "IG_VGA_CONSOLE\nextern bool vgaco"..., 8192) = 8192
18:11:59.138666 read(0, "./include/linux/context_tracking"..., 8192) = 8192
18:11:59.142302 read(0, "\n#ifndef __CORDIC_H_\n#define __C"..., 8192) = 8192
18:11:59.146347 read(0, "evice *orig;\n\tconst char *orig_n"..., 8192) = 8192
18:11:59.150916 read(0, "32 offset)\n{\n}\n\nstatic inline u6"..., 8192) = 8192
18:11:59.154433 read(0, "ounter_signal *signals;\n\tsize_t "..., 8192) = 8192
18:11:59.158010 read(0, "\n\n\n#define CPER_HW_ERROR_FLAGS_R"..., 8192) = 8192
18:11:59.163506 read(0, "_info {\n\tu16\tversion;\n\tu16\ttype;"..., 8192) = 8192
18:11:59.167612 read(0, "void) { return 0; }\nstatic inlin"..., 8192) = 8192
18:11:59.171926 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.177140 read(0, "ufreq_policy *policy,\n\t\t\t\t\tunsig"..., 8192) = 8192
18:11:59.181791 read(0, "FREQ_TABLE_END; pos++)\t\\\n\t\tif (p"..., 8192) = 8192
18:11:59.184917 read(0, "r cpufreq_freq_attr_scaling_avai"..., 8192) = 8192
18:11:59.187347 write(1, "\246\212~\272\4\270V\37\313\232\310\317B\344\314\245\31\232v\f\24\2153\355\361\354;I\2223KH"..., 8192) = 8192
18:11:59.187418 read(0, "enum cpuhp_state state,\n\t\t\t\t\t\t  "..., 8192) = 8192
18:11:59.187451 write(1, "\16Qq$\204T\265\251<\352ua\323\366=DN\335\323\n\227F\200\200\301\2(\330o\371A\360"..., 8192) = 8192
18:11:59.187483 write(1, "\311X\2434/\336\225\1 \300\300\346g\3\331\274\354\230\210\251\274\303\344\330\16\321\251\331_\375\363\260"..., 8192) = 8192
18:11:59.187513 write(1, "\2c8\36\202\344\2170\337\2\32Z\375\"u\314\24\35\371\265)\327$#'\231\26\2208;\227\332"..., 8192) = 8192
18:11:59.187549 write(1, "\325\r\31\217g\23\332\327#\251aiOk9\213\225A\301ug|9\246mn,\240\323\35-\""..., 8192) = 8192
18:11:59.187578 write(1, "\37\270lO\325\234\36\22^\10\275\232w\t\374\17\371\303\246\302\216\240^\263\t\346\257\231.\34z\363"..., 8192) = 8192
18:11:59.187635 write(1, "\200\241\216N\341\\E\312\5\300\210\237\1\201\242<@\227p\343\262)M\277\1\241\217\341\367y\36\253"..., 8192) = 8192
18:11:59.195082 read(0, "t cpuidle_driver *drv) { }\nstati"..., 8192) = 8192
18:11:59.197876 read(0, ";\n}\n\nstatic inline int cpumask_a"..., 8192) = 8192
18:11:59.202130 read(0, "[1];\n\n#define this_cpu_cpumask_v"..., 8192) = 8192
18:11:59.206352 read(0, "nodemask_valid_mems_allowed(node"..., 8192) = 8192
18:11:59.210882 read(0, "\\n\", #name)\n\nextern unsigned cha"..., 8192) = 8192
18:11:59.215173 read(0, "./include/linux/crc16.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.218191 read(0, "\n#ifndef __CRC8_H_\n#define __CRC"..., 8192) = 8192
18:11:59.222594 read(0, "user_ns(void)\n{\n\treturn &init_us"..., 8192) = 8192
18:11:59.226234 read(0, "./include/linux/crush/mapper.h\0\0"..., 8192) = 8192
18:11:59.231142 read(0, "crypto_stats_kpp_compute_shared_"..., 8192) = 8192
18:11:59.235214 read(0, "2011\n\nstatic inline int cs5535_p"..., 8192) = 8192
18:11:59.239627 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.244528 read(0, "ev);\nvoid dax_write_cache(struct"..., 8192) = 8192
18:11:59.249260 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.254439 read(0, "ely(d_in_lookup(dentry))) {\n\t\tsp"..., 8192) = 8192
18:11:59.258306 read(0, "\n\t__u64\t\t\t dreq_iss;\n\t__u64\t\t\t d"..., 8192) = 8192
18:11:59.263387 read(0, "onst struct file_operations *fop"..., 8192) = 8192
18:11:59.267111 read(0, "     struct dentry *parent,\n\t\t\t\t"..., 8192) = 8192
18:11:59.270508 read(0, "./include/linux/decompress/mm.h\0"..., 8192) = 8192
18:11:59.273648 read(0, "UP(x, 1000));\n}\n#define ndelay(x"..., 8192) = 8192
18:11:59.277867 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.281236 read(0, "./include/linux/devcoredump.h\0\0\0"..., 8192) = 8192
18:11:59.285358 read(0, "#define DEVFREQ_POSTCHANGE\t\t(1)\n"..., 8192) = 8192
18:11:59.289253 read(0, "_cooling_power *dfc_power)\n{\n\tre"..., 8192) = 8192
18:11:59.294051 read(0, "\n\n\t\n\tbool emulate_zone_append:1;"..., 8192) = 8192
18:11:59.298320 read(0, "_uevent_env *env);\n\tchar *(*devn"..., 8192) = 8192
18:11:59.302560 read(0, "oid\t\t*driver_data;\t\n#ifdef CONFI"..., 8192) = 8192
18:11:59.308299 read(0, "dev)\n{\n\treturn dev->platform_dat"..., 8192) = 8192
18:11:59.312675 read(0, "ev(struct bus_type *bus, const v"..., 8192) = 8192
18:11:59.317581 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.321768 read(0, "_drop(void *res)\n{\n\tcancel_work_"..., 8192) = 8192
18:11:59.325264 read(0, "*s)\n{\n\tdim_update_sample(event_c"..., 8192) = 8192
18:11:59.329714 read(0, "./include/linux/dirent.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.333527 read(0, "d (*dtr)(struct dm_dirty_log *lo"..., 8192) = 8192
18:11:59.337433 read(0, "./include/linux/dm9000.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.341728 read(0, "a_buf_dynamic_attach(struct dma_"..., 8192) = 8192
18:11:59.347016 read(0, "./include/linux/dma-fence-chain."..., 8192) = 8192
18:11:59.351790 read(0, ";\n\n\treturn ret < 0 ? ret : 0;\n}\n"..., 8192) = 8192
18:11:59.354978 read(0, "tion direction);\n\tint (*dma_supp"..., 8192) = 8192
18:11:59.359042 read(0, ", u64 dma_base, u64 size,\n\t\tcons"..., 8192) = 8192
18:11:59.363150 read(0, " inline void dmam_free_coherent("..., 8192) = 8192
18:11:59.366804 read(0, "dma_addr, size,\n\t\t\t      DMA_ATT"..., 8192) = 8192
18:11:59.371284 read(0, "./include/linux/dma/hsu.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.374879 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.378978 read(0, "./include/linux/dma/qcom-gpi-dma"..., 8192) = 8192
18:11:59.382928 read(0, " CPPI5_INFO2_MDESC_DATA_OFFSET_S"..., 8192) = 8192
18:11:59.387113 read(0, " >>\n\t\t\t       CPPI5_INFO0_HDESC_"..., 8192) = 8192
18:11:59.392410 read(0, "./include/linux/dmaengine.h\0\0\0\0\0"..., 8192) = 8192
18:11:59.395740 read(0, " inline void txd_clear_next(stru"..., 8192) = 8192
18:11:59.399933 read(0, "_get_metadata_ptr(struct dma_asy"..., 8192) = 8192
18:11:59.404357 read(0, "chan, struct dma_slave_caps *cap"..., 8192) = 8192
18:11:59.408741 read(0, "efine for_each_dev_scope(devs, c"..., 8192) = 8192
18:11:59.414100 read(0, "r *str);\nextern int dmi_availabl"..., 8192) = 8192
18:11:59.418147 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.422730 read(0, "./include/linux/drbd_genl.h\0\0\0\0\0"..., 8192) = 8192
18:11:59.425023 write(1, "\364G\341[/\36\323\16\222\2021\354\225S\26\340\201\2269\326p\311\261\230\231<\254\10\326\277_\271"..., 8192) = 8192
18:11:59.425081 read(0, " res_susp_nod)\n\t__flg_field(4, 0"..., 8192) = 8192
18:11:59.425113 write(1, "6\216\324\27\32+\340%\226z\230\"\374\331\341\f\205\336\302\177z\30\372\234\245-x\375\347.\357\345"..., 8192) = 8192
18:11:59.425148 write(1, "\231c\231\f\237\372r=\243\266\377\10\31\234y\242\\\311,v\260\230`\5\325\213\0051\f\376\\\27"..., 8192) = 8192
18:11:59.425183 write(1, "\326\317\30\373\20\343\335\361O\227\31\320\252\247\342Na\26\340\277\320q\326\266\\T8D\360`\351\177"..., 8192) = 8192
18:11:59.425213 write(1, "\267\341\23A-\245\232\371y\342-\372\216\n3\367\333\221!B$-4\342\233.h\374\243\256\226\\"..., 8192) = 8192
18:11:59.425245 write(1, "\210\232\316r]\32o\256\5M\340\375Y1\311\377Y3\264\201\230\377\223\263}?\205\217c\365\361\241"..., 8192) = 8192
18:11:59.425276 write(1, "4\271\221\264\253\221\313\372>\236\362\317\371\372\341\222\266\270\250\353\220\345\370\30\2\2079\365B\321b\v"..., 8192) = 8192
18:11:59.425306 write(1, "\351\277E\257G\2562\376Bi\377\345\326b\t\315\265~\272 -\37G\302C\22\277@\243\255\225\306"..., 8192) = 8192
18:11:59.431323 read(0, "DER, DRBD_F_REQUIRED)\n\tGENL_tla_"..., 8192) = 8192
18:11:59.434092 read(0, "_DEF\n#define DRBD_CONG_EXTENTS_S"..., 8192) = 8192
18:11:59.438112 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.441510 read(0, "truct dsa_port *dp)\n{\n\treturn tr"..., 8192) = 8192
18:11:59.445623 read(0, "S_INCL_TID\t\t(1<<4)\n\n#define _DPR"..., 8192) = 8192
18:11:59.449848 read(0, "./include/linux/ecryptfs.h\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.453767 read(0, "SRC)\n#define SCRUB_FLAG_SW_TUN\tB"..., 8192) = 8192
18:11:59.458683 read(0, "finish)(void *);\n\tstruct gpio_de"..., 8192) = 8192
18:11:59.463767 read(0, "(efi_char16_t *name, efi_guid_t "..., 8192) = 8192
18:11:59.467138 read(0, "N  ((2 << 16) | (10))\n#define EF"..., 8192) = 8192
18:11:59.472575 read(0, " \\\n\t     (md) && ((void *)(md) +"..., 8192) = 8192
18:11:59.478323 read(0, "l efivar_variable_is_removable(e"..., 8192) = 8192
18:11:59.483156 read(0, "\tpad[48];\t\t\t\n\tstruct volume_dire"..., 8192) = 8192
18:11:59.486811 read(0, "est_queue *, struct request *);\n"..., 8192) = 8192
18:11:59.491456 read(0, "./include/linux/elfcore-compat.h"..., 8192) = 8192
18:11:59.495249 read(0, "unused)) = {\t\t\t\t\\\n\t\t{\t\t\t\t\t\t\t\\\n\t\t"..., 8192) = 8192
18:11:59.499370 read(0, "gned long em_cpu_energy(struct e"..., 8192) = 8192
18:11:59.503600 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.507089 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.511865 read(0, "./include/linux/ethtool.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.518943 read(0, "params;\n\tvoid\t(*get_drvinfo)(str"..., 8192) = 8192
18:11:59.522152 read(0, "L_NETLINK)\nint ethnl_cable_test_"..., 8192) = 8192
18:11:59.526486 read(0, "POSIX_ACL\nextern int posix_xattr"..., 8192) = 8192
18:11:59.531252 read(0, "[0];\n\t};\n};\n\n\n\nstruct export_ope"..., 8192) = 8192
18:11:59.535191 read(0, " unsigned int id,\n\t\t\t\tunsigned i"..., 8192) = 8192
18:11:59.538934 read(0, "nline int extcon_register_intere"..., 8192) = 8192
18:11:59.542886 read(0, "2 i_mtime_nsec;\t\t\n\t__le32 i_gene"..., 8192) = 8192
18:11:59.548396 read(0, "'X', 40, struct space_resv_32)\n#"..., 8192) = 8192
18:11:59.551357 read(0, "mode;\nstruct device_node;\n\n\n#def"..., 8192) = 8192
18:11:59.556628 read(0, "#ifdef CONFIG_FB_DEFERRED_IO\n\tst"..., 8192) = 8192
18:11:59.561703 read(0, " int fb_add_videomode(const stru"..., 8192) = 8192
18:11:59.566176 read(0, " | \\\n\t RESOLVE_BENEATH | RESOLVE"..., 8192) = 8192
18:11:59.569781 read(0, "./include/linux/fiemap.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.574235 read(0, "linux/u64_stats_sync.h>\n\n#includ"..., 8192) = 8192
18:11:59.577441 read(0, "lse if (bpf_size == BPF_DW)\t\t\t\t\\"..., 8192) = 8192
18:11:59.581526 read(0, "tatic inline u32 bpf_prog_run_cl"..., 8192) = 8192
18:11:59.587088 read(0, " void *image)\n{\n\tpr_err(\"flen=%u"..., 8192) = 8192
18:11:59.591870 read(0, "lected_sk = ERR_PTR(-ECONNREFUSE"..., 8192) = 8192
18:11:59.597895 read(0, ",\n\t\t\t\t\t  void *data, size_t leng"..., 8192) = 8192
18:11:59.602677 read(0, "e, blob)\t\t\t\t     \\\n\tDECLARE_BUIL"..., 8192) = 8192
18:11:59.605644 read(0, "uint8_t func;\n};\n\n#ifdef CONFIG_"..., 8192) = 8192
18:11:59.609399 read(0, "./include/linux/firmware/imx/svc"..., 8192) = 8192
18:11:59.612924 read(0, "UFFER_TIMEOUT_MS          720\n#d"..., 8192) = 8192
18:11:59.616240 read(0, " = 34,\n\tPM_QUERY_DATA = 35,\n\tPM_"..., 8192) = 8192
18:11:59.622014 read(0, "d);\nint zynqmp_pm_set_pll_frac_m"..., 8192) = 8192
18:11:59.624810 read(0, " : ret;\n}\n\n\nstatic inline s32 fi"..., 8192) = 8192
18:11:59.629067 read(0, "./include/linux/fortify-string.h"..., 8192) = 8192
18:11:59.632745 read(0, "ize)\n\t\t__write_overflow();\n\t\n\tif"..., 8192) = 8192
18:11:59.636610 read(0, "ce dev;\n\tstruct mutex ref_mutex;"..., 8192) = 8192
18:11:59.639997 read(0, " PF_FREEZER_SKIP;\n}\n\n\nstatic inl"..., 8192) = 8192
18:11:59.642879 write(1, "\212_/nbM\324\213b\323l\254$\333\373+\215J\17X\220\356\262\202\306\365\216\222\270\254\241)"..., 8192) = 8192
18:11:59.643008 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.643055 write(1, "\262\n\267\325\315~\376\35\311\350\304\365\252\341\366nF\313\376p\4\t\25\264\2\247J<0\371Em"..., 8192) = 8192
18:11:59.643085 write(1, "\n\23\312c9\233\367\200\301\271\364@\312\310\304c\350+\377\310\302\304\6\350\325/\216\2147=]\314"..., 8192) = 8192
18:11:59.643118 write(1, "\226B\277}\251\r\r\247\334\2\3662\211\252\246\316v\327U\213(\16\236\t\331R\373Nb\310\355\202"..., 8192) = 8192
18:11:59.643153 write(1, "\n\21\223\347\377cW\361\262\335\302\347\367U\223\305\276D\2249A\337\232\347.y\26\253f\305q#"..., 8192) = 8192
18:11:59.643186 write(1, "y\262|@\250x4\34\375\242\273\333\273\234)\377C\372\365[\235\3346&\303\303\362\265\312\341 \227"..., 8192) = 8192
18:11:59.643217 write(1, "_\235\236}\371\320\213\6\301\235:\254j\212\352\3107\224\307\342\314&\362\2572\231\240\24\232j\r\37"..., 8192) = 8192
18:11:59.649932 read(0, " file *file);\n};\n\nextern const s"..., 8192) = 8192
18:11:59.656173 read(0, " seq;\n\n\tdo {\n\t\tseq = read_seqcou"..., 8192) = 8192
18:11:59.660076 read(0, "truct file_lock *fl)\n{\n\treturn;\n"..., 8192) = 8192
18:11:59.665113 read(0, "void inode_fsgid_set(struct inod"..., 8192) = 8192
18:11:59.670052 read(0, "de *, struct dentry *,\n\t\t\tstruct"..., 8192) = 8192
18:11:59.674832 read(0, "*, int);\nstatic inline void mark"..., 8192) = 8192
18:11:59.680729 read(0, "ode_t mode)\n{\n\treturn file_open_"..., 8192) = 8192
18:11:59.685069 read(0, "ic_dec_unless_positive(&inode->i"..., 8192) = 8192
18:11:59.689815 read(0, "ock_t get_block)\n{\n\treturn __blo"..., 8192) = 8192
18:11:59.695704 read(0, "_SUPPORTED))\n\t\treturn -EOPNOTSUP"..., 8192) = 8192
18:11:59.700584 read(0, "fc, void *data);\n\tint (*get_tree"..., 8192) = 8192
18:11:59.705006 read(0, "\t\t    const struct fs_parameter_"..., 8192) = 8192
18:11:59.709332 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.712922 read(0, "(*check_consistency)(struct fsca"..., 8192) = 8192
18:11:59.719690 read(0, "cache_tag *(*select_cache)(\n\t\tco"..., 8192) = 8192
18:11:59.723988 read(0, "BUFS;\n}\n\n\nstatic inline\nvoid fsc"..., 8192) = 8192
18:11:59.728515 read(0, " fscrypt_d_revalidate(struct den"..., 8192) = 8192
18:11:59.732565 read(0, "ine int fscrypt_symlink_getattr("..., 8192) = 8192
18:11:59.736925 read(0, "d *val);\n\nstruct fsi_device_id {"..., 8192) = 8192
18:11:59.741165 read(0, "uct bcom_task *tsk)\n{\n\tstruct bc"..., 8192) = 8192
18:11:59.745115 read(0, "esc_initiator(u32 *desc, int ini"..., 8192) = 8192
18:11:59.748898 read(0, "MODE_DUPLEX_HALF\t\tBIT(3)\n\n\nenum "..., 8192) = 8192
18:11:59.752613 read(0, "ICLK(x) ((x) & CCSR_GUTS_CLKDVDR"..., 8192) = 8192
18:11:59.756443 read(0, "r;\n\tu32 minor;\n\tu32 revision;\n};"..., 8192) = 8192
18:11:59.761326 read(0, "ine FRD                   (1<<14"..., 8192) = 8192
18:11:59.765699 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.771860 read(0, "FIR_OP_SBRD,\n\tIFC_FIR_OP_UA,\n\tIF"..., 8192) = 8192
18:11:59.775049 read(0, "32 cm_erattr0;\n\t__be32 cm_erattr"..., 8192) = 8192
18:11:59.778737 read(0, "line void fsnotify_modify(struct"..., 8192) = 8192
18:11:59.783102 read(0, "\nFSNOTIFY_ITER_FUNCS(inode, INOD"..., 8192) = 8192
18:11:59.788521 read(0, "f_t index,\n\t\t\t\t\t      unsigned l"..., 8192) = 8192
18:11:59.791948 read(0, "ned long ip, unsigned long addr)"..., 8192) = 8192
18:11:59.798164 read(0, "id);\n#else \nstatic inline int sk"..., 8192) = 8192
18:11:59.801777 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.806141 read(0, "ALIZED;\n\telse\n\t\tfwnode->flags &="..., 8192) = 8192
18:11:59.810955 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.814679 read(0, "enradix_ptr(&(_radix)->tree,\t\t\t\\"..., 8192) = 8192
18:11:59.818919 read(0, " *lkclass);\n\n\n#define blk_alloc_"..., 8192) = 8192
18:11:59.824227 read(0, "p_num: return #op_name;\n#include"..., 8192) = 8192
18:11:59.828274 read(0, "e, maxlen)\n\n#define GENL_op_init"..., 8192) = 8192
18:11:59.831362 read(0, "_COMP)\n#define __GFP_ZERO\t((__fo"..., 8192) = 8192
18:11:59.835507 read(0, ";\nextern void pm_restore_gfp_mas"..., 8192) = 8192
18:11:59.840045 read(0, "4)\n\n#define GPIOF_EXPORT\t\t(1 << "..., 8192) = 8192
18:11:59.843753 read(0, "ction(struct gpio_desc *desc);\ni"..., 8192) = 8192
18:11:59.847788 read(0, "ray_size,\n\t\t\t\t\t    struct gpio_d"..., 8192) = 8192
18:11:59.850687 read(0, "\t\n\tvoid *(*populate_parent_alloc"..., 8192) = 8192
18:11:59.855594 read(0, "io_chip *gc,\n\t\t\tstruct pinctrl_d"..., 8192) = 8192
18:11:59.860384 read(0, "./include/linux/gpio_keys.h\0\0\0\0\0"..., 8192) = 8192
18:11:59.863601 read(0, "ync(struct gb_bundle *bundle)\n{ "..., 8192) = 8192
18:11:59.868009 read(0, "./include/linux/greybus/greybus_"..., 8192) = 8192
18:11:59.871993 read(0, "ine GB_APB_REQUEST_AUDIO_CONTROL"..., 8192) = 8192
18:11:59.876299 read(0, "GB_POWER_SUPPLY_PROP_VOLTAGE_AVG"..., 8192) = 8192
18:11:59.876393 write(1, "\251sf\3s\223\\\0025=]\231+\232\215\304h\305\333\277\360#\275\207\31\321?*\36\323m\323"..., 8192) = 8192
18:11:59.876437 read(0, "TE\t0x02\n#define GB_SPI_XFER_INPR"..., 8192) = 8192
18:11:59.876466 write(1, "\251\235 \213\206H\317\214\250s\315<\0333H\4\345Jo\3\236uTN3\251?,\f=E\351"..., 8192) = 8192
18:11:59.876499 write(1, "\307\245\364\vL\33\250K\357!>R)\251uG\221|_s^\377\311\255\211\303\262\t\227\2759\271"..., 8192) = 8192
18:11:59.876534 write(1, "\204\204{\362\356\311\322\3131\227\216\243Q\6\311\236\31\336\224\214\345\2237\200\35\377\376\307\23\326r\212"..., 8192) = 8192
18:11:59.876566 write(1, "(h\333(\341v\364\231\240\223\24\1\370\260\362\252\363;\335\30\341\n]\f&\319ueI\3076"..., 8192) = 8192
18:11:59.876596 write(1, "\334\347\335\10\324\342\274M\314\230\325\246\251\272\312O\25\10SM\373\344\222\267t\203\265x\247\22\305k"..., 8192) = 8192
18:11:59.876625 write(1, "l$\6\343\367\211\79uI\243<\v\26j\3b\372\274M\37\256)E\177\275F-\365\27V\234"..., 8192) = 8192
18:11:59.876657 write(1, "v\252?w\363\373\262\201\227\\gj\221\337?\353\353A\267]0\255\351w%\274 \34\347~!\216"..., 8192) = 8192
18:11:59.885683 read(0, "uct gb_svc_intf_resume_response "..., 8192) = 8192
18:11:59.890720 read(0, "B_LIGHTS_TYPE_SET_BLINK\t\t0x07\n#d"..., 8192) = 8192
18:11:59.895175 read(0, "\t0x1\n#define GB_AUDIO_STREAMING_"..., 8192) = 8192
18:11:59.898646 read(0, "./include/linux/greybus/interfac"..., 8192) = 8192
18:11:59.902841 read(0, "te_flags(struct gb_connection *c"..., 8192) = 8192
18:11:59.906938 read(0, " }\n#endif\n\nstatic __always_inlin"..., 8192) = 8192
18:11:59.911104 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.915540 read(0, "./include/linux/hdmi.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.920397 read(0, "igned char channels;\n\tenum hdmi_"..., 8192) = 8192
18:11:59.925107 read(0, "sage_id);\n\n\n\n\n\nint sensor_hub_in"..., 8192) = 8192
18:11:59.930117 read(0, "E_SENSOR_UNITS_SECOND\t\t\t\t0x0110\n"..., 8192) = 8192
18:11:59.934758 read(0, "EEN\t0x000d0004\n#define HID_DG_TO"..., 8192) = 8192
18:11:59.938948 read(0, "ock;\n\tunsigned int ll_open_count"..., 8192) = 8192
18:11:59.943466 read(0, "lier(struct hid_device *hid);\nin"..., 8192) = 8192
18:11:59.949223 read(0, "}\nstatic inline void hiddev_repo"..., 8192) = 8192
18:11:59.952732 read(0, "./include/linux/highmem.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.956459 read(0, "./include/linux/hil.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.961671 read(0, "der_ptr & HIL_EXD_HEADER_LOCALE)"..., 8192) = 8192
18:11:59.964761 read(0, "./include/linux/hmm.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.969584 read(0, "host1x_job *job);\nvoid host1x_jo"..., 8192) = 8192
18:11:59.973676 read(0, "VT2\t0xe5\t\n#define HP_SDC_CMD_SET"..., 8192) = 8192
18:11:59.978163 read(0, "er_set_expires(struct hrtimer *t"..., 8192) = 8192
18:11:59.982424 read(0, "./include/linux/hsi/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:11:59.988227 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:11:59.991186 read(0, "\\\n\t\t\t\t\t|| pmd_devmap(*____pmd))\t"..., 8192) = 8192
18:11:59.995670 read(0, "ate;\n\tlong min_hpages;\t\n\tlong rs"..., 8192) = 8192
18:12:00.001457 read(0, "ewpage, int reason)\n{\n}\n\nstatic "..., 8192) = 8192
18:12:00.005509 read(0, "uct hstate *page_hstate(struct p"..., 8192) = 8192
18:12:00.010519 read(0, "ong_t events[HUGE_MAX_HSTATE][HU"..., 8192) = 8192
18:12:00.014473 read(0, "truct perf_event_attr *attr)\n{\n\t"..., 8192) = 8192
18:12:00.018075 read(0, "name, _func, _nr, _index)\t\t\\\n\tSE"..., 8192) = 8192
18:12:00.022954 read(0, "\thwmon_power_average_min,\n\thwmon"..., 8192) = 8192
18:12:00.025839 read(0, "ck(struct hwspinlock *, int, uns"..., 8192) = 8192
18:12:00.029879 read(0, "truct {\n\t\t\tu32  pipe_mode;\n\t\t\tun"..., 8192) = 8192
18:12:00.035025 read(0, "BACKUP,\n\tHV_DM,\n\tHV_UNKNOWN,\n};\n"..., 8192) = 8192
18:12:00.040199 read(0, "uct hv_driver *hv_driver);\n\nvoid"..., 8192) = 8192
18:12:00.045477 read(0, "_mask));\n};\n\nextern struct hyper"..., 8192) = 8192
18:12:00.049635 read(0, "./include/linux/i2c-mux.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.053297 read(0, "t i2c_client *client,\n\t\t\t       "..., 8192) = 8192
18:12:00.059119 read(0, "O_LEN_WRITE)\n\n#define I2C_AQ_NO_"..., 8192) = 8192
18:12:00.063963 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.067803 read(0, "v);\n}\n\nint i3c_driver_register_w"..., 8192) = 8192
18:12:00.071896 read(0, "atic inline void *i2c_dev_get_ma"..., 8192) = 8192
18:12:00.076287 read(0, "_sender(ip6_icmp_send_t *fn)\n{\n\t"..., 8192) = 8192
18:12:00.080261 read(0, " inline void ida_init(struct ida"..., 8192) = 8192
18:12:00.084796 read(0, "00\n\n\n#define IEEE80211_WMM_IE_AP"..., 8192) = 8192
18:12:00.088680 read(0, "EEE80211_FCTL_FTYPE | IEEE80211_"..., 8192) = 8192
18:12:00.092061 read(0, "\tu8 action_code;\n\t\t\t\t\tu8 variabl"..., 8192) = 8192
18:12:00.096529 read(0, "211_HT_PARAM_CHA_SEC_NONE\t\t0x00\n"..., 8192) = 8192
18:12:00.097514 write(1, "\267\300g\305)}\36E\352'\340v!\375\26K\243\337\362\202\300[cx\310\345\230m48\204\""..., 8192) = 8192
18:12:00.097572 read(0, "ne IEEE80211_HE_MAC_CAP2_TRS\t\t\t\t"..., 8192) = 8192
18:12:00.097602 write(1, "0\10o\\\341\255Di\"\302\237\21\275nA\3\22T\253!\223\352\24\307=\233\f\354\3306\230\33"..., 8192) = 8192
18:12:00.097639 write(1, "\367\332\33R\361rw\21j\204]3O\205\255\371\275Y\254i-zZ\2\347d\3621}\320\336\336"..., 8192) = 8192
18:12:00.097672 write(1, "\227'@\10\331\232>\300\261\247u\206\211\20\1\25\237\213\372\200\337\256p\36\227\240@\307\1vb\307"..., 8192) = 8192
18:12:00.097703 write(1, "\2349\307\363\265\32=\376\315\330R\243 \t)\21\316M\336\361\247!\376\313\270\344\0\331\32\235~\226"..., 8192) = 8192
18:12:00.097749 write(1, "\252Gm7\271\37\36\250\2129\325\344]m\310pT\244$.YN\362\323\244\">\214\334\222\"\315"..., 8192) = 8192
18:12:00.097784 write(1, "\205\1\301o]V\27\272\220\336.\247-\251\n\353\334\332\365`\272\17\274v\310\317_Q\355\223\353J"..., 8192) = 8192
18:12:00.105449 read(0, "CM_MAX_RU_242\t\t\t\t0x00\n#define IE"..., 8192) = 8192
18:12:00.108573 read(0, "GE_SLICING\t\tBIT(4)\n#define S1G_C"..., 8192) = 8192
18:12:00.114122 read(0, "_EID_ERP_INFO = 42,\n\tWLAN_EID_TS"..., 8192) = 8192
18:12:00.118111 read(0, "\tWLAN_KEY_LEN_WEP40 = 5,\n\tWLAN_K"..., 8192) = 8192
18:12:00.122672 read(0, "SUITE_B_192\t48\n\n#define WLAN_OUI"..., 8192) = 8192
18:12:00.126375 read(0, "\nstruct ieee80211_neighbor_ap_in"..., 8192) = 8192
18:12:00.132251 read(0, "./include/linux/if_arp.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.135444 read(0, "slaves;\n\tint\t\t\tmax_slaves;\n\tstru"..., 8192) = 8192
18:12:00.139773 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.143364 read(0, "p);\nextern void unregister_pppox"..., 8192) = 8192
18:12:00.147035 read(0, "d team_modeop_port_change_dev_ad"..., 8192) = 8192
18:12:00.152481 read(0, "./include/linux/if_vlan.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.156871 read(0, "b)\n\t\tskb->protocol = vlan_proto;"..., 8192) = 8192
18:12:00.161100 read(0, "_filter *gsf,\n\t\t\tstruct sockaddr"..., 8192) = 8192
18:12:00.165351 read(0, "struct iio_dev *indio_dev,\n\tcons"..., 8192) = 8192
18:12:00.170143 read(0, "./include/linux/iio/buffer-dma.h"..., 8192) = 8192
18:12:00.173638 read(0, "./include/linux/iio/common/\0\0\0\0\0"..., 8192) = 8192
18:12:00.178169 read(0, ".storagebits = sbits, \\\n\t\t.endia"..., 8192) = 8192
18:12:00.183377 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.186783 read(0, "./include/linux/iio/dac/max517.h"..., 8192) = 8192
18:12:00.189363 read(0, "./include/linux/iio/frequency/ad"..., 8192) = 8192
18:12:00.193673 read(0, "./include/linux/iio/hw-consumer."..., 8192) = 8192
18:12:00.198017 read(0, "BUFFER_SOFTWARE)\n\n#define INDIO_"..., 8192) = 8192
18:12:00.203846 read(0, "_change_delay;\n\n\tunsigned int gl"..., 8192) = 8192
18:12:00.207398 read(0, "\n\treturn 0;\n}\n\nstatic inline int"..., 8192) = 8192
18:12:00.212130 read(0, "./include/linux/iio/sysfs.h\0\0\0\0\0"..., 8192) = 8192
18:12:00.215036 read(0, "IGGER)\nbool is_stm32_timer_trigg"..., 8192) = 8192
18:12:00.218744 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.223804 read(0, "ry)\n{\n\treturn;\n}\n\nstatic inline "..., 8192) = 8192
18:12:00.227340 read(0, "\t\t\\\n\t\t\t\t  INDIRECT_CALL_2(f, f2,"..., 8192) = 8192
18:12:00.231010 read(0, "r_ifc_timer;\t\n\n\tstruct neigh_par"..., 8192) = 8192
18:12:00.235357 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.241274 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.245167 read(0, "./include/linux/input.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.249748 read(0, "ut_dev *dev, unsigned int code, "..., 8192) = 8192
18:12:00.254078 read(0, "M\t\t10\n\n\n\n#define ADP5585_ROW_MAS"..., 8192) = 8192
18:12:00.258510 read(0, "./include/linux/input/cy8ctmg110"..., 8192) = 8192
18:12:00.261575 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.265420 read(0, "ned int y);\n\nvoid touchscreen_re"..., 8192) = 8192
18:12:00.269033 read(0, "IT_ULL(6)\n#define DMA_FL_PTE_XD\t"..., 8192) = 8192
18:12:00.273263 read(0, "ffff)\n#define dma_frcd_pasid_val"..., 8192) = 8192
18:12:00.278873 read(0, "dif\n}\n\nstatic inline bool dma_pt"..., 8192) = 8192
18:12:00.283981 read(0, "\nvoid ishtp_get_device(struct is"..., 8192) = 8192
18:12:00.288485 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.292781 read(0, "QPOLL\t\t0x00001000\n#define IRQF_O"..., 8192) = 8192
18:12:00.298803 read(0, "unlikely(&force_irqthreads_key))"..., 8192) = 8192
18:12:00.302651 read(0, " *root)\t \t      \\\n{\t\t\t\t\t\t\t\t\t    "..., 8192) = 8192
18:12:00.306979 read(0, "inline __u64 lo_hi_readq_relaxed"..., 8192) = 8192
18:12:00.310960 read(0, "ruct iommu_flush_ops\t*tlb;\n\tstru"..., 8192) = 8192
18:12:00.315582 read(0, "cancel(true);\n}\nstatic inline vo"..., 8192) = 8192
18:12:00.319096 read(0, "ic inline void exit_io_context(s"..., 8192) = 8192
18:12:00.323964 read(0, "./include/linux/iommu-helper.h\0\0"..., 8192) = 8192
18:12:00.327200 write(1, "\nc\352\257\355T\255\r9xm#\341\\\210\224!;\35\221\242\1\333\360\314wX\215\260bJ "..., 8192) = 8192
18:12:00.327254 read(0, "t device *dev, u32 pasid);\n\n\tint"..., 8192) = 8192
18:12:00.327288 write(1, "\tE\36O\233<\17\f/Z\37\312\277\320\35\3208=Cv\4\274G\221\24\225\v\0\217\4G\310"..., 8192) = 8192
18:12:00.327473 write(1, "\314q\236\6`Po\204\21\357G@\2278\273e\362c6\252\230\323\313\271\200\334\276\32p)\314\326"..., 8192) = 8192
18:12:00.327508 write(1, "\347\274\376\376\305B\356\321\301\345\t1\2200\33\365\301ix\224O^\315O\226\363i\240\253\261\5\376"..., 8192) = 8192
18:12:00.327541 write(1, "\36\335\360qB\251\351\301__?\215\6\257\215\3*\304\367\260\312\247\332\373)k\372&q9u\263"..., 8192) = 8192
18:12:00.327574 write(1, "\222\2\226\355\16\1HO\254\6_\222\241\221\341\330n\237\272\245kR\222\274C\rH\177vA^\302"..., 8192) = 8192
18:12:00.327609 write(1, "\201}\207\221\277\347\261\366l\267\250P\1\332\234\223z\314\25\207 \353\23\307\325\346r\356\365\360\201\265"..., 8192) = 8192
18:12:00.327642 write(1, "\313\227\254Et\200v\336\274\316w\255\222\242j\256]\3759i\377\266\17^\305\215+=\254Il`"..., 8192) = 8192
18:12:00.334271 read(0, "roup *pci_device_group(struct de"..., 8192) = 8192
18:12:00.339216 read(0, "mmu_ops *ops)\n{\n\treturn -ENODEV;"..., 8192) = 8192
18:12:00.343383 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.347214 read(0, "ze_t);\n#ifdef CONFIG_MEMORY_HOTR"..., 8192) = 8192
18:12:00.352527 read(0, "ova(struct iova_domain *iovad, u"..., 8192) = 8192
18:12:00.356447 read(0, "ruct ipack_device *dev)\n{\n\tmodul"..., 8192) = 8192
18:12:00.361650 read(0, "UN);\nint ipmi_get_my_LUN(struct "..., 8192) = 8192
18:12:00.366589 read(0, "__s32\t\taccept_ra_rt_info_min_ple"..., 8192) = 8192
18:12:00.370819 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.375289 read(0, "ta *data);\n\tvoid\t\t(*irq_unmask)("..., 8192) = 8192
18:12:00.380141 read(0, "nt irq)\n{\n\tirq_set_status_flags("..., 8192) = 8192
18:12:00.385992 read(0, "_chip(struct irq_chip_generic *g"..., 8192) = 8192
18:12:00.388934 read(0, "./include/linux/irqbypass.h\0\0\0\0\0"..., 8192) = 8192
18:12:00.392874 read(0, "TYPER_RSS\t\t\t(1U << 26)\n#define G"..., 8192) = 8192
18:12:00.397157 read(0, "fine GICR_VPROPBASER_4_1_Z\t\t(1UL"..., 8192) = 8192
18:12:00.401751 read(0, "Cv4(GITS_CMD_MAPC)\n#define GITS_"..., 8192) = 8192
18:12:00.405839 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.410638 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.413454 read(0, "PK_OVERHEAT\t\t55\n#define MADERA_I"..., 8192) = 8192
18:12:00.417198 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.421676 read(0, "./include/linux/irqdomain.h\0\0\0\0\0"..., 8192) = 8192
18:12:00.425495 read(0, "_irq_domain_add(fwnode, size, si"..., 8192) = 8192
18:12:00.430111 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.433669 read(0, "./include/linux/irqnr.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.437464 read(0, "./include/linux/iscsi_boot_sysfs"..., 8192) = 8192
18:12:00.441289 read(0, "\n\n#ifndef __CAPIUTIL_H__\n#define"..., 8192) = 8192
18:12:00.445825 read(0, "s\n{\n\t__be32\t\tt_blocknr;\t\n\t__be32"..., 8192) = 8192
18:12:00.449963 read(0, "ong\t\tj_last;\n\n\t\n\tunsigned long\t\t"..., 8192) = 8192
18:12:00.454559 read(0, "handle_t *, struct buffer_head *"..., 8192) = 8192
18:12:00.460236 read(0, "journal->j_chksum_driver) >\n\t\tJB"..., 8192) = 8192
18:12:00.463644 read(0, " a)\n#define time_is_before_jiffi"..., 8192) = 8192
18:12:00.467772 read(0, "get(const struct jump_entry *ent"..., 8192) = 8192
18:12:00.471788 read(0, "atic_branch(&(x)->key, false);\t\t"..., 8192) = 8192
18:12:00.475521 read(0, "./include/linux/kallsyms.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.479658 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.483844 read(0, "che,\n\t\t\t\t\tvoid *object) {}\nstati"..., 8192) = 8192
18:12:00.487718 read(0, "./include/linux/kbuild.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.491741 read(0, "ble_current(void);\nvoid kcsan_en"..., 8192) = 8192
18:12:00.495555 read(0, "B_ENABLE_FLOW_CTRL_NO_ARGS = KDB"..., 8192) = 8192
18:12:00.499535 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.503853 read(0, "*buf++ = hex_asc_lo(byte);\n\tretu"..., 8192) = 8192
18:12:00.508864 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.513038 read(0, "ot *root);\n};\n\nstruct kernfs_roo"..., 8192) = 8192
18:12:00.517985 read(0, "ew_name, const void *new_ns)\n{ r"..., 8192) = 8192
18:12:00.524576 read(0, "s_add(struct purgatory_info *pi,"..., 8192) = 8192
18:12:00.528598 read(0, "t key *keyring,\n\t\t\t       struct"..., 8192) = 8192
18:12:00.533478 read(0, "ct key *key);\n\nextern struct key"..., 8192) = 8192
18:12:00.537882 read(0, " blk_ksm_update_capabilities(str"..., 8192) = 8192
18:12:00.541920 read(0, "ck(lock); \\\n\t__ret; \\\n})\n\n\n#defi"..., 8192) = 8192
18:12:00.545679 read(0, "uf = (buf); \\\n\tunsigned long __n"..., 8192) = 8192
18:12:00.549140 read(0, "./include/linux/khugepaged.h\0\0\0\0"..., 8192) = 8192
18:12:00.553987 read(0, "ive(const void *ptr, slab_flags_"..., 8192) = 8192
18:12:00.557779 read(0, "VENT_HELPER\n\nextern char uevent_"..., 8192) = 8192
18:12:00.562934 read(0, "(*kretprobe_handler_t) (struct k"..., 8192) = 8192
18:12:00.566469 write(1, "\213c\337=\203k(!:\225T\330\364_\323x\220\210I5\6\252\255\260r\232D\364\23!\373\273"..., 8192) = 8192
18:12:00.566623 read(0, "e_get_kallsym(unsigned int symnu"..., 8192) = 8192
18:12:00.566670 write(1, "\243\330J2\33!}\363\256e\224\\\5t\320-?\212\22n\3113\306\"\36k\321\202\220\276/\241"..., 8192) = 8192
18:12:00.566704 write(1, "\206\203)fgk\252\263S(\204\r#\212\1\310\357}Hmh'\227V\256\263+\327UK\260\275"..., 8192) = 8192
18:12:00.566742 write(1, "\36\257\212\245lB\5s2M\346\0g.\226\273\312#\263p\271,\274_\242\vWe1\232\222\216"..., 8192) = 8192
18:12:00.566781 write(1, "\303\230o!u\301F\310H\313 \r\204\212\260\216]\362\272D\33\331\224_\357\251\250V\277\364q\27"..., 8192) = 8192
18:12:00.566811 write(1, "\354\25vS\\\312\237\351\306{\2144\303\307;Z\321\213R\26\221\315{Y\316K\36~\333\23\360\266"..., 8192) = 8192
18:12:00.566845 write(1, "|U8\313\233\360i\22b\334\373Yx\2r\306\3\17w\310\251\357\252\363\257wj(\200Q\341\302"..., 8192) = 8192
18:12:00.572259 read(0, "./include/linux/ksm.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.576294 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.579902 read(0, "t, div);\n\t}\n}\n#else \nstatic inli"..., 8192) = 8192
18:12:00.584205 read(0, "tmap, cpumask_var_t tmp);\nbool k"..., 8192) = 8192
18:12:00.590153 read(0, " long mn_active_invalidate_count"..., 8192) = 8192
18:12:00.595187 read(0, " kvm_release_pfn_clean(kvm_pfn_t"..., 8192) = 8192
18:12:00.599588 read(0, "_arch_create_vcpu_debugfs(struct"..., 8192) = 8192
18:12:00.604156 read(0, "_vcpu_stat, stat)\t       \\\n\t\t},\t"..., 8192) = 8192
18:12:00.608556 read(0, "s kvm_mpic_ops;\nextern struct kv"..., 8192) = 8192
18:12:00.613466 read(0, "./include/linux/l2tp.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.616829 read(0, "ned int power_off_delay;\n\n\t\n\tvoi"..., 8192) = 8192
18:12:00.621336 read(0, "_ext(struct device *parent,\n\t\t\t\t"..., 8192) = 8192
18:12:00.624740 read(0, "LE_CTRL       0x04\n#define LP395"..., 8192) = 8192
18:12:00.628276 read(0, "_SYSFS_DISABLE\tBIT(17)\n#define L"..., 8192) = 8192
18:12:00.634068 read(0, "PIO_DEFSTATE_OFF\t\tLEDS_DEFSTATE_"..., 8192) = 8192
18:12:00.638081 read(0, "DED\t= (1 << 10), \n\n\tATA_PFLAG_SU"..., 8192) = 8192
18:12:00.642766 read(0, "db[ATAPI_CDB_LEN];\n\n\tunsigned lo"..., 8192) = 8192
18:12:00.647910 read(0, "w_activity_store)(struct ata_dev"..., 8192) = 8192
18:12:00.653503 read(0, "t unsigned long *timing,\n\t\t\t\t   "..., 8192) = 8192
18:12:00.658756 read(0, "_printk(debug, link, fmt, ##__VA"..., 8192) = 8192
18:12:00.663259 read(0, "er_mode);\nextern int ata_timing_"..., 8192) = 8192
18:12:00.667836 read(0, "./include/linux/libgcc.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.672267 read(0, "**groups,\n\t\tunsigned long flags,"..., 8192) = 8192
18:12:00.676838 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.680878 read(0, "#ifndef __LINKMODE_H\n#define __L"..., 8192) = 8192
18:12:00.684968 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.689319 read(0, "pos, head, member);\t\t\t\\\n\t     po"..., 8192) = 8192
18:12:00.693067 read(0, ")\n{\n\tstruct hlist_bl_node *first"..., 8192) = 8192
18:12:00.698194 read(0, ",type,member)\n\n#define hlist_nul"..., 8192) = 8192
18:12:00.701115 read(0, "\n{\n\treturn IS_ENABLED(CONFIG_STA"..., 8192) = 8192
18:12:00.706372 read(0, "./include/linux/local_lock_inter"..., 8192) = 8192
18:12:00.709294 read(0, "./include/linux/lockd/lockd.h\0\0\0"..., 8192) = 8192
18:12:00.714600 read(0, "ct sockaddr_in6 *sin6 = (struct "..., 8192) = 8192
18:12:00.717905 read(0, "./include/linux/lockd/xdr4.h\0\0\0\0"..., 8192) = 8192
18:12:00.721567 read(0, "ruct pin_cookie){ .val = 0U, }\n\n"..., 8192) = 8192
18:12:00.725941 read(0, "release(&(lock)->dep_map, _THIS_"..., 8192) = 8192
18:12:00.730277 read(0, "./include/linux/log2.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.734690 read(0, "w(unsigned long addr, const void"..., 8192) = 8192
18:12:00.738615 read(0, "ion {\n\t\tstruct {\n\t\t\t__be32 daddr"..., 8192) = 8192
18:12:00.743608 read(0, "K(int, 0, inode_rename, struct i"..., 8192) = 8192
18:12:00.749105 read(0, " CONFIG_SECURITY_NETWORK\nLSM_HOO"..., 8192) = 8192
18:12:00.753149 read(0, "rn char *lsm_names;\n\nextern void"..., 8192) = 8192
18:12:00.757072 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.761266 read(0, "\n\n#ifndef mISDNIF_H\n#define mISD"..., 8192) = 8192
18:12:00.765871 read(0, "_HFC_RECEIVE_OFF\t0x4005\n#define "..., 8192) = 8192
18:12:00.771418 read(0, "./include/linux/mailbox/mtk-cmdq"..., 8192) = 8192
18:12:00.775276 read(0, "OMMAND_GETCOND,\n\tMAPLE_COMMAND_G"..., 8192) = 8192
18:12:00.779482 read(0, "./include/linux/math64.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:00.783614 read(0, "\n\n#ifndef __LINUX_MBUS_H\n#define"..., 8192) = 8192
18:12:00.788221 read(0, "t mcb_device *mdev, const struct"..., 8192) = 8192
18:12:00.792896 read(0, "./include/linux/mdio-gpio.h\0\0\0\0\0"..., 8192) = 8192
18:12:00.793713 write(1, "vs\302\340\2442\204jh_\217@\3263\203\360\357',\346\10\333C5[\300\316r\346e\2\263"..., 8192) = 8192
18:12:00.793772 read(0, "ll)\n\t\treg |= MDIO_EEE_10GKX4;\n\ti"..., 8192) = 8192
18:12:00.793808 write(1, "\177>\261\5l\344\274!\315\302@\271.l\353\332\35\26G\6g\302\203\2567\357g\257\266\21\357\220"..., 8192) = 8192
18:12:00.793850 write(1, "\345\301\221\t\4\230\237\237u?\30\2273\362\324x\3668\363J\344\337+d;\311S\367\r\362\336]"..., 8192) = 8192
18:12:00.793892 write(1, "\30P\206\363p\357\216\5\36\272\236 \325\3\207\327\261\0065\212\300w\303\227\306\272\35\252J\255\376l"..., 8192) = 8192
18:12:00.793931 write(1, "\344\323c2\343\274Z:\374\214\332\271\364\342\323\n\5~j\217g%J\317lU\17U]q\207\375"..., 8192) = 8192
18:12:00.793970 write(1, "\n\213\212\270\2164\27\204#\1\33\230\372\222 :\320<\314X\234;\200\244\316\345\325\343\32\274\340\351"..., 8192) = 8192
18:12:00.794009 write(1, "\201\351\260\32\331\1zz\3f\373\26\223\233\262\272p\360\335\256->\225\177\200\214`}\230WI/"..., 8192) = 8192
18:12:00.794049 write(1, "\203\231B\334E\310\tF\216\372\320sXK\2048\214\202\304\304\257=\227\363\253\255\352\364>\277\4\326"..., 8192) = 8192
18:12:00.800869 read(0, "t reg, u16 data);\nstruct phy_dev"..., 8192) = 8192
18:12:00.805399 read(0, "d)\t\t\t\\\n\tfor (i = 0, __next_physm"..., 8192) = 8192
18:12:00.810463 read(0, "r *tablename,\n\t\t\t\t     unsigned "..., 8192) = 8192
18:12:00.815030 read(0, "_cgroup *objcg;\n\n\t\tobjcg = (void"..., 8192) = 8192
18:12:00.819292 read(0, "roup_size(struct mem_cgroup *mem"..., 8192) = 8192
18:12:00.824334 read(0, "t->__lruvec.lru_lock, *flagsp);\n"..., 8192) = 8192
18:12:00.828303 read(0, " int nid, int shrinker_id)\n{\n}\n#"..., 8192) = 8192
18:12:00.832744 read(0, "./include/linux/memory_hotplug.h"..., 8192) = 8192
18:12:00.838143 read(0, "t zone *zone,\n\t\t\t\t       unsigne"..., 8192) = 8192
18:12:00.844033 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.847715 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:00.853071 read(0, "*dev);\n\nint memstick_add_host(st"..., 8192) = 8192
18:12:00.858561 read(0, "\n#define PM805_INT2_VOLP_BTN_DET"..., 8192) = 8192
18:12:00.861965 read(0, "0x31)\n#define PM8607_GROUP6\t\t\t(0"..., 8192) = 8192
18:12:00.866995 read(0, "./include/linux/mfd/aat2870.h\0\0\0"..., 8192) = 8192
18:12:00.870206 read(0, "cbias;\n\tenum amic_micbias mic2_m"..., 8192) = 8192
18:12:00.874104 read(0, "LKREQ3RFCLKBUF3 BIT(3)\n#define A"..., 8192) = 8192
18:12:00.877952 read(0, "#define AB8500_INT_GPIO6F\t\t56 \n#"..., 8192) = 8192
18:12:00.882346 read(0, "(ab->chip_id <= AB8500_CUT1P1);\n"..., 8192) = 8192
18:12:00.886961 read(0, "_GPIO_IN \t\t0x19\n#define ADP5520_"..., 8192) = 8192
18:12:00.890438 read(0, "TR_A10SR_I2C_M_REG          0x18"..., 8192) = 8192
18:12:00.895806 read(0, ", char *name,\n\t\t\tirq_handler_t h"..., 8192) = 8192
18:12:00.898867 read(0, "   0x97\n#define ARIZONA_HAPTICS_"..., 8192) = 8192
18:12:00.904418 read(0, "fine ARIZONA_DAC_DIGITAL_VOLUME_"..., 8192) = 8192
18:12:00.909068 read(0, "#define ARIZONA_NOISEMIX_INPUT_2"..., 8192) = 8192
18:12:00.912929 read(0, "2E\n#define ARIZONA_AIF1TX6MIX_IN"..., 8192) = 8192
18:12:00.918112 read(0, "0x809\n#define ARIZONA_EQ1MIX_INP"..., 8192) = 8192
18:12:00.923141 read(0, "   0x9C8\n#define ARIZONA_DSP3RMI"..., 8192) = 8192
18:12:00.928702 read(0, "      0xE1E\n#define ARIZONA_EQ1_"..., 8192) = 8192
18:12:00.932044 read(0, "ne ARIZONA_DSP2_STATUS_4        "..., 8192) = 8192
18:12:00.937100 read(0, "01  \n#define ARIZONA_WSEQ_OTP_WR"..., 8192) = 8192
18:12:00.942111 read(0, "         1  \n#define ARIZONA_WS_"..., 8192) = 8192
18:12:00.947297 read(0, "_SRC_SHIFT                   0  "..., 8192) = 8192
18:12:00.952419 read(0, "             2  \n\n\n#define ARIZO"..., 8192) = 8192
18:12:00.957502 read(0, "ZONA_LDO2_BYPASS                "..., 8192) = 8192
18:12:00.962788 read(0, "ZONA_HP_IDAC_STEER              "..., 8192) = 8192
18:12:00.968305 read(0, " \n\n\n#define ARIZONA_IN1L_HPF_MAS"..., 8192) = 8192
18:12:00.973100 read(0, "       0x0200  \n#define ARIZONA_"..., 8192) = 8192
18:12:00.979350 read(0, "DTH                   1  \n#defin"..., 8192) = 8192
18:12:00.983002 read(0, "ARIZONA_OUT3_MONO_WIDTH         "..., 8192) = 8192
18:12:00.986988 read(0, "                 0x0200  \n#defin"..., 8192) = 8192
18:12:00.992647 read(0, "#define ARIZONA_AEC_ENA_STS_WIDT"..., 8192) = 8192
18:12:00.997842 read(0, "           0x0040  \n#define ARIZ"..., 8192) = 8192
18:12:01.003387 read(0, "efine ARIZONA_AIF2_BCLK_INV     "..., 8192) = 8192
18:12:01.008709 read(0, "ASK                 0x0010  \n#de"..., 8192) = 8192
18:12:01.013973 read(0, " ARIZONA_SPD1_ENA               "..., 8192) = 8192
18:12:01.019864 read(0, "              0x0080  \n#define A"..., 8192) = 8192
18:12:01.025187 read(0, "                     1  \n#define"..., 8192) = 8192
18:12:01.030086 read(0, "            0x0001  \n#define ARI"..., 8192) = 8192
18:12:01.035633 read(0, "CTRLIF_ERR_EINT1_MASK           "..., 8192) = 8192
18:12:01.040979 read(0, "_EINT1_MASK           0x0001  \n#"..., 8192) = 8192
18:12:01.046341 read(0, "M_CTRLIF_ERR_EINT1_MASK         "..., 8192) = 8192
18:12:01.051618 read(0, "fine ARIZONA_DSP_IRQ2_EINT2     "..., 8192) = 8192
18:12:01.056897 read(0, "2000  \n#define ARIZONA_V2_AIF1_E"..., 8192) = 8192
18:12:01.062275 read(0, "0002  \n#define ARIZONA_IM_DSP_IR"..., 8192) = 8192
18:12:01.067701 read(0, "e ARIZONA_V2_IM_AIF1_ERR_EINT2_M"..., 8192) = 8192
18:12:01.073046 read(0, "AT_WARN_STS_WIDTH           1  \n"..., 8192) = 8192
18:12:01.078246 read(0, "S              0x2000  \n#define "..., 8192) = 8192
18:12:01.083342 read(0, "_STS           0x0001  \n#define "..., 8192) = 8192
18:12:01.088845 read(0, "                1  \n#define ARIZ"..., 8192) = 8192
18:12:01.094504 read(0, "                      0  \n#defin"..., 8192) = 8192
18:12:01.100196 read(0, "AIN_SHIFT                     6 "..., 8192) = 8192
18:12:01.106417 read(0, "_WIDTH                       16 "..., 8192) = 8192
18:12:01.111900 read(0, "A_DRC2_MINGAIN_SHIFT            "..., 8192) = 8192
18:12:01.117086 read(0, "  6  \n#define ARIZONA_ISRC1_DEC3"..., 8192) = 8192
18:12:01.122750 read(0, "         11  \n#define ARIZONA_DS"..., 8192) = 8192
18:12:01.127950 read(0, "x35\n#define AS3722_RESET_CONTROL"..., 8192) = 8192
18:12:01.132414 read(0, "BIT(7)\n#define AS3722_ADC0_CONV_"..., 8192) = 8192
18:12:01.136347 read(0, "ne ASIC3_GPIOC0_LED0\t\tASIC3_CONF"..., 8192) = 8192
18:12:01.141905 read(0, "L3\t\t\t0x03\n#define ATC2603C_PMU_S"..., 8192) = 8192
18:12:01.146012 read(0, "_LONG_PRESS\t\tBIT(13)\n#define ATC"..., 8192) = 8192
18:12:01.149076 read(0, "ITALCTL\t\t\t0xA8\n#define ATC2609A_"..., 8192) = 8192
18:12:01.152166 read(0, "t atmel_hlcdc {\n\tstruct regmap *"..., 8192) = 8192
18:12:01.156998 read(0, "\t0x59\n#define AXP288_GP_ADC_H\t\t\t"..., 8192) = 8192
18:12:01.160244 read(0, "gmap *regmap,\n\tunsigned int reg,"..., 8192) = 8192
18:12:01.163408 read(0, "dsize, _id, NULL, 0, false, _mat"..., 8192) = 8192
18:12:01.168920 read(0, "RIDE\t\tCFGCHIP2_OTGMODE(0x0)\n#def"..., 8192) = 8192
18:12:01.171824 read(0, "mask);\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:01.175244 read(0, "\t9\n\n\n#define DA9052_IRQ_MASK_A_R"..., 8192) = 8192
18:12:01.179884 read(0, "efine DA9052_GPIO_ODD_PORT_TYPE\t"..., 8192) = 8192
18:12:01.183092 read(0, "_ON\t\t0X80\n#define DA9052_ALARM_Y"..., 8192) = 8192
18:12:01.186262 read(0, "5_REG_ALARM_H\t\t0x5A\n#define\tDA90"..., 8192) = 8192
18:12:01.190965 read(0, "ne\tDA9055_ADC_VSYS_VOLT_BASE\t250"..., 8192) = 8192
18:12:01.195325 read(0, "define\tDA9055_MON_A10_IDX_LDO5\t\t"..., 8192) = 8192
18:12:01.199584 read(0, "IT(2)\n#define DA9062AA_GPI3_SHIF"..., 8192) = 8192
18:12:01.204143 read(0, "T(3)\n#define DA9062AA_VBUCK2_GPI"..., 8192) = 8192
18:12:01.207983 read(0, "A_BUCK3_ILIM_SHIFT\t0\n#define DA9"..., 8192) = 8192
18:12:01.211918 read(0, "xff\n\n\n#define DA9062AA_GP_11_SHI"..., 8192) = 8192
18:12:01.214068 read(0, "D_14_13\t\t0x89\n#define\tDA9063_REG"..., 8192) = 8192
18:12:01.218303 read(0, "4\n#define\tDA9063_M_GPI11\t\t\t\t0x08"..., 8192) = 8192
18:12:01.220431 write(1, " ~\266\177\t\36440\364\333}\306\25\264\254UO\27\16\207\17\353\\\5\2331\354K\27\6\315/"..., 8192) = 8192
18:12:01.220493 read(0, "_GPFB1_OUT\t0x00\n#define\t\tDA9063_"..., 8192) = 8192
18:12:01.220527 write(1, "\318\207w\211\0346\31U\260\27\2661\314\351\227\373_\302)D\2175\21618\274D\250\351\372\227"..., 8192) = 8192
18:12:01.220570 write(1, "\r\213W\305\224/[\345\2125//\364)$\20\334K\240\263\366\275\336\16\344\216\373F;\347\245{"..., 8192) = 8192
18:12:01.220609 write(1, "\260\206\341o\347M\227\361\204\17z?X\363\339{\241Ag\6\260[.}\334\177\225i\270\313\355"..., 8192) = 8192
18:12:01.220642 write(1, "\5\2\263\245%\r\332\177\377\313\24\344\261K\345\307\302Z\327\316\364n\34\202\230f\304!\212T]\326"..., 8192) = 8192
18:12:01.220680 write(1, "\374\27\377\377\301\\\240\361\35\370\267\254j\30\336\342\34v\22M\250\361h\242\266\325\206\244\365/\222\244"..., 8192) = 8192
18:12:01.220716 write(1, "cC\254#\212\246\223\312w\\\372\266\274\303B\216\33\211\370\363\273\263\254?\300\221\206O|o\"\v"..., 8192) = 8192
18:12:01.227060 read(0, "efine DA9063_VLDO9_BIAS\t\t\t3\n\n\n#d"..., 8192) = 8192
18:12:01.230598 read(0, "define DA9150_PPR_CHGCTRL_D\t\t0x1"..., 8192) = 8192
18:12:01.236004 read(0, "fine DA9150_E_GPIOD_SHIFT\t\t\t6\n#d"..., 8192) = 8192
18:12:01.239904 read(0, "_MASK\t\t\t(0x3f << 0)\n#define DA91"..., 8192) = 8192
18:12:01.244295 read(0, "0)\n#define DA9150_CORE_LOCKUP_SH"..., 8192) = 8192
18:12:01.249707 read(0, "tform_device *pdev;\n\tstruct clk "..., 8192) = 8192
18:12:01.256657 read(0, "ested(void);\nint db8500_prcmu_se"..., 8192) = 8192
18:12:01.264076 read(0, "r_state(state, keep_ulp_clk,\n\t\tk"..., 8192) = 8192
18:12:01.270697 read(0, "./include/linux/mfd/dln2.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:01.275615 read(0, "\t\t15\n#define PCAP_IRQ_EOL\t\t16\t\n#"..., 8192) = 8192
18:12:01.280474 read(0, "./include/linux/mfd/hi6421-spmi-"..., 8192) = 8192
18:12:01.284596 read(0, "./include/linux/mfd/idt8a340_reg"..., 8192) = 8192
18:12:01.290788 read(0, "e DPLL_CTRL_DPLL_FOD_FREQ       "..., 8192) = 8192
18:12:01.295678 read(0, "xcc20\n#define TOD_WRITE_2_V520  "..., 8192) = 8192
18:12:01.301039 read(0, "OD_READ_TRIGGER_MODE            "..., 8192) = 8192
18:12:01.305903 read(0, "./include/linux/mfd/ingenic-tcu."..., 8192) = 8192
18:12:01.309156 read(0, "4 *data)\n{\n\treturn -ENOTSUPP;\n}\n"..., 8192) = 8192
18:12:01.313545 read(0, "SIZE];\n\tu8 rx_len;\n\tu8 rx_data[R"..., 8192) = 8192
18:12:01.318347 read(0, "se_hardware_mutex)\t(struct kempl"..., 8192) = 8192
18:12:01.322293 read(0, "_24V,\n\tLM3533_BOOST_OVP_32V,\n\tLM"..., 8192) = 8192
18:12:01.328226 read(0, "                   0\n\n\n#define L"..., 8192) = 8192
18:12:01.333122 read(0, "    0x0061\n#define LOCHNAGAR2_GP"..., 8192) = 8192
18:12:01.338355 read(0, "      0x0003\n#define LOCHNAGAR2_"..., 8192) = 8192
18:12:01.341224 read(0, "F\n\n#define LP873X_LDO1_DELAY_LDO"..., 8192) = 8192
18:12:01.345759 read(0, "N\t0x30\n\n#define LP87565_BUCK_CTR"..., 8192) = 8192
18:12:01.350041 read(0, "LDO7,\n\tEN_DLDO911,\n\tEN_LDOS_MAX,"..., 8192) = 8192
18:12:01.354228 read(0, "_FN_HPOUT1R_SC\t\t0xB1\n#define MAD"..., 8192) = 8192
18:12:01.358648 read(0, "ONISER_5\t\t\t0x185\n#define MADERA_"..., 8192) = 8192
18:12:01.363135 read(0, "ISE_GATE_SELECT_6L\t\t\t0x43B\n#defi"..., 8192) = 8192
18:12:01.367318 read(0, "T_3_SOURCE\t\t\t0x6AC\n#define MADER"..., 8192) = 8192
18:12:01.372638 read(0, "IF2TX8MIX_INPUT_1_SOURCE\t\t0x778\n"..., 8192) = 8192
18:12:01.378179 read(0, "ne MADERA_EQ2MIX_INPUT_4_VOLUME\t"..., 8192) = 8192
18:12:01.383579 read(0, "ne MADERA_DSP5LMIX_INPUT_3_VOLUM"..., 8192) = 8192
18:12:01.390010 read(0, "14A8\n#define MADERA_DFC8_CTRL\t\t\t"..., 8192) = 8192
18:12:01.394804 read(0, "DA_MASK\t\t\t\t0xFFFF\n#define MADERA"..., 8192) = 8192
18:12:01.399447 read(0, "MICD1_GND_SHIFT\t\t\t\t     0\n#defin"..., 8192) = 8192
18:12:01.404087 read(0, "PF_MASK\t\t\t\t0x8000\n#define MADERA"..., 8192) = 8192
18:12:01.408679 read(0, "e MADERA_OUT5R_VOL_MASK\t\t\t\t0x00F"..., 8192) = 8192
18:12:01.413460 read(0, "#define MADERA_AIF2RX7_ENA\t\t\t\t0x"..., 8192) = 8192
18:12:01.418856 read(0, "MADERA_EQ4_B1_MODE_MASK\t\t\t\t0x000"..., 8192) = 8192
18:12:01.423594 read(0, "0x1000\n#define MADERA_ISRC4_INT4"..., 8192) = 8192
18:12:01.428323 read(0, "15_EINT1_MASK\t\t\t0x4000\n#define M"..., 8192) = 8192
18:12:01.433435 read(0, "MADERA_OTP_HPDET_CALIB_OFFSET_11"..., 8192) = 8192
18:12:01.437589 read(0, "TCTRL1_DCDEN_MASK\t\tBIT(CDETCTRL1"..., 8192) = 8192
18:12:01.443679 read(0, "form_data {\n\tu32 constant_uvolt;"..., 8192) = 8192
18:12:01.448779 read(0, "PUT\t\tBIT(1)\n#define MAX77620_CNF"..., 8192) = 8192
18:12:01.452705 read(0, "_REG_BUCK4DVS7\t\t= 0x2E,\n\tMAX7768"..., 8192) = 8192
18:12:01.456841 read(0, "RTC_DATE\t\t= 0xCD,\n\tMAX77802_RTC_"..., 8192) = 8192
18:12:01.461050 read(0, "693_PMIC_REG_TOPSYS_INT_MASK\t\t= "..., 8192) = 8192
18:12:01.465148 read(0, "2_CHGDETRUN_MASK\t\tBIT(MAX77693_S"..., 8192) = 8192
18:12:01.470388 read(0, "./include/linux/mfd/max77843-pri"..., 8192) = 8192
18:12:01.474342 read(0, "T_REF\t3367000\n#define MAX77843_C"..., 8192) = 8192
18:12:01.478735 read(0, " MAX8907_REG_SDV1\t\t0x06\n#define "..., 8192) = 8192
18:12:01.483314 read(0, "16,\n\tMAX8925_ID_LDO17,\n\tMAX8925_"..., 8192) = 8192
18:12:01.486689 read(0, " 0x30,\n\tMAX8997_REG_BUCK5DVS3\t= "..., 8192) = 8192
18:12:01.490683 read(0, "_ADCLow,\n\tMAX8997_MUICIRQ_ADC,\n\n"..., 8192) = 8192
18:12:01.495640 read(0, " *pdata;\n\tstruct i2c_client *i2c"..., 8192) = 8192
18:12:01.499206 read(0, "./include/linux/mfd/mc13xxx.h\0\0\0"..., 8192) = 8192
18:12:01.503757 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:01.508198 read(0, "\t\t0x0a04\t\n#define CPCAP_REG_CCCC"..., 8192) = 8192
18:12:01.512424 read(0, "         0x0012\n#define MT6323_C"..., 8192) = 8192
18:12:01.516474 read(0, "INK3_CON3        0x034E\n#define "..., 8192) = 8192
18:12:01.521058 read(0, "./include/linux/mfd/mt6358/core."..., 8192) = 8192
18:12:01.524817 read(0, "6\n#define MT6358_RTC_TC_SEC_SEC "..., 8192) = 8192
18:12:01.529705 read(0, "               0x1ce8\n#define MT"..., 8192) = 8192
18:12:01.534317 read(0, "./include/linux/mfd/mt6359/regis"..., 8192) = 8192
18:12:01.539054 read(0, "1a\n#define MT6359_LDO_VCN13_MON "..., 8192) = 8192
18:12:01.544135 read(0, "L_ADDR               MT6359_BUCK"..., 8192) = 8192
18:12:01.549494 read(0, "CON0\n#define MT6359_RG_LDO_VM18_"..., 8192) = 8192
18:12:01.554277 read(0, "LDO_VCN33_2_MON               0x"..., 8192) = 8192
18:12:01.559279 read(0, "_B_EN_ADDR                MT6359"..., 8192) = 8192
18:12:01.565857 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:01.569923 read(0, "_CON20\t\t0x0374\n#define MT6397_VS"..., 8192) = 8192
18:12:01.573845 read(0, "_MX28_YPNSW \tBIT(20)\n# define LR"..., 8192) = 8192
18:12:01.576020 write(1, "\266%\230\333\1\307 \260\332\303\236\362\245\315\\\30\240\331\241\340\3767\276\216\35\271\27\343\0\332\254\331"..., 8192) = 8192
18:12:01.576191 read(0, "nt adc_channel_number;\n\tint adc_"..., 8192) = 8192
18:12:01.576264 write(1, "\324\320\360\3&\246\33{`\220\243\203\363\216\313o\375\16\340\353I\1m\327,&\201WsM\374\16"..., 8192) = 8192
18:12:01.576314 write(1, "\367D}'\322\247\314]\25\262\361\341\220:\202\364\346\351\350\267\343Q(\222\367X\371<\272H\360\231"..., 8192) = 8192
18:12:01.576388 write(1, "\t\6H8s\361B\224$`_\244\3737\260\256e=\217G*\276\232$\0367\2149<\342\315/"..., 8192) = 8192
18:12:01.576435 write(1, "q\347_{\357'\212\222\250\365\247Z\347G\220\250\33'\350\227\361\251\246A\27F\235\f\307\246\31\210"..., 8192) = 8192
18:12:01.576474 write(1, "\377\243\267\373\202\303\374\373\317\nQ\375\226E\333 3\332\325\221}\312Ak\17\234T\333\225\342\20\377"..., 8192) = 8192
18:12:01.576513 write(1, "\27/\"5\202\27\364\365\2562\\\271\302/\237t\5x\355\35\370>f\1\306\33\320O\221'j\214"..., 8192) = 8192
18:12:01.577138 write(1, "~\346v\241\375Z\23tr\311\335uP0A\301\211L\253\6\0346q\237\233{k\2409\333\275i"..., 8192) = 8192
18:12:01.586051 read(0, "SS_VLD,\n\tN_PALMAS_USB_VOTG_SESS_"..., 8192) = 8192
18:12:01.592941 read(0, "ine PALMAS_SMPS12_VOLTAGE\t\t\t\t\t0x"..., 8192) = 8192
18:12:01.597727 read(0, "EN_SMPS8_SHIFT\t\t\t0x05\n#define PA"..., 8192) = 8192
18:12:01.602175 read(0, "G_EN_SHIFT\t\t\t0x06\n#define PALMAS"..., 8192) = 8192
18:12:01.606909 read(0, "_THERM_CTRL_THERM_OFF_IN_SLEEP_S"..., 8192) = 8192
18:12:01.611625 read(0, "SHIFT\t\t\t0x00\n\n\n#define PALMAS_SY"..., 8192) = 8192
18:12:01.616301 read(0, "ABLE2_LDO_ASSIGN2_LDO9\t\t\t\t0x01\n#"..., 8192) = 8192
18:12:01.621092 read(0, "SYS_MON_SHIFT\t\t\t0x06\n#define PAL"..., 8192) = 8192
18:12:01.625490 read(0, "4_LINE_STATE_GPIO_7_SHIFT\t\t\t0x07"..., 8192) = 8192
18:12:01.629100 read(0, "_LATCH_CLR_VADP_SNS\t\t\t0x20\n#defi"..., 8192) = 8192
18:12:01.633396 read(0, "e PALMAS_USB_OTG_ADP_RISE_T_ADP_"..., 8192) = 8192
18:12:01.637987 read(0, "efine PALMAS_OD_OUTPUT_GPIO_CTRL"..., 8192) = 8192
18:12:01.642257 read(0, "fine TPS65917_INT1_LINE_STATE_LO"..., 8192) = 8192
18:12:01.647737 read(0, "5917_SMPS1_VOLTAGE_RANGE_SHIFT\t\t"..., 8192) = 8192
18:12:01.652535 read(0, "#define TPS65917_LDO2_CTRL_MODE_"..., 8192) = 8192
18:12:01.657417 read(0, "65917_REGEN3_CTRL_STATUS_SHIFT\t\t"..., 8192) = 8192
18:12:01.661104 read(0, "\tint num_batteries;\n\n\t\n\tint char"..., 8192) = 8192
18:12:01.666541 read(0, "c\n#define PCF50633_REG_MBCS3\t0x4"..., 8192) = 8192
18:12:01.670944 read(0, "pack_value(unsigned long action)"..., 8192) = 8192
18:12:01.674792 read(0, "mask, bit_mask);\n}\n\nstatic inlin"..., 8192) = 8192
18:12:01.680864 read(0, "_SLP_VSEL_REG\t\t0x48\n#define RK81"..., 8192) = 8192
18:12:01.683955 read(0, "EC_ADAC_CFG1\t\t0x2f\n#define RK817"..., 8192) = 8192
18:12:01.688946 read(0, "ine RN5T618_DC2DAC\t\t\t0x37\n#defin"..., 8192) = 8192
18:12:01.693187 read(0, "fine BD70528_REG_INT_VR_FLT_MASK"..., 8192) = 8192
18:12:01.697969 read(0, "se \n\nstatic inline int bd70528_w"..., 8192) = 8192
18:12:01.703017 read(0, "UT32K_MODE_OPEN_DRAIN\t\t\t0\n\n\n#def"..., 8192) = 8192
18:12:01.708070 read(0, "\t\t0x20\n#define BD71828_BUCK4_VOL"..., 8192) = 8192
18:12:01.712015 read(0, "28_INT_TEMP_BAT_HI_DET,\n\tBD71828"..., 8192) = 8192
18:12:01.716031 read(0, "ASK\t0x80\n#define BD71837_BUCK6_M"..., 8192) = 8192
18:12:01.720546 read(0, "./include/linux/mfd/rohm-generic"..., 8192) = 8192
18:12:01.724398 read(0, "AST_CHARGE_TIMER9\t\t0x03\n#define "..., 8192) = 8192
18:12:01.728943 read(0, "./include/linux/mfd/samsung/irq."..., 8192) = 8192
18:12:01.734096 read(0, "\t(1 << BCD_EN_SHIFT)\n#define MOD"..., 8192) = 8192
18:12:01.737863 read(0, "RL,\n\tS2MPS11_REG_L29CTRL,\n\tS2MPS"..., 8192) = 8192
18:12:01.741563 read(0, "LDO4,\n\tS2MPS14_LDO5,\n\tS2MPS14_LD"..., 8192) = 8192
18:12:01.744672 read(0, "_DELAY\t\t12500\n\n\n#define S2MPU02_"..., 8192) = 8192
18:12:01.748173 read(0, "./include/linux/mfd/sc27xx-pmic."..., 8192) = 8192
18:12:01.752780 read(0, "port *);\nint si476x_core_cmd_fm_"..., 8192) = 8192
18:12:01.757546 read(0, "./include/linux/mfd/si476x-repor"..., 8192) = 8192
18:12:01.761817 read(0, " STA2X11_GPIO95_SDIO3_DAT3\t95\n#d"..., 8192) = 8192
18:12:01.767831 read(0, "ine PCIE_CC_REV_ID_6_EP1_REG\t0x0"..., 8192) = 8192
18:12:01.772872 read(0, "#define TIM_BDTR_AOE\tBIT(14)\t\n#d"..., 8192) = 8192
18:12:01.778420 read(0, "uct irq_domain *domain;\n\tvoid *c"..., 8192) = 8192
18:12:01.783957 read(0, "ent;\n\tstruct regmap\t\t*map;\n};\n\n#"..., 8192) = 8192
18:12:01.787863 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:01.791648 read(0, "#define AT91_MC_BFC_BFCC_DIV2\t\t("..., 8192) = 8192
18:12:01.795897 read(0, "2)\n#define SYSCON1_CDENTX\t\t(1 <<"..., 8192) = 8192
18:12:01.801736 read(0, " 10)\n#define IMX6Q_GPR1_ADDRS3_3"..., 8192) = 8192
18:12:01.806434 read(0, "T(30)\n#define IMX6Q_GPR13_CAN2_S"..., 8192) = 8192
18:12:01.809487 read(0, "./include/linux/mfd/syscon/imx7-"..., 8192) = 8192
18:12:01.813413 read(0, "in;\n\n\tint irq_base;\n\tint num_gpi"..., 8192) = 8192
18:12:01.817567 read(0, "ine LM3633_REG_BRT_LVLED_BASE\t\t0"..., 8192) = 8192
18:12:01.822093 read(0, "ell;\t\n\tstruct mfd_cell cells[TSC"..., 8192) = 8192
18:12:01.826842 read(0, "G\t\t(1 << 4)\t\n#\tdefine\tTPS_REG_PG"..., 8192) = 8192
18:12:01.832585 read(0, "./include/linux/mfd/tps65086.h\0\0"..., 8192) = 8192
18:12:01.835396 read(0, "fine TPS65217_REG_WLEDCTRL2\t\t0X0"..., 8192) = 8192
18:12:01.839642 read(0, "AG\t\t0x07\n\n#define TPS65218_REG_P"..., 8192) = 8192
18:12:01.843642 read(0, "DO_0,\n\tTPS6586X_INT_PLDO_1,\n\tTPS"..., 8192) = 8192
18:12:01.848937 read(0, "e VDD2_OP_CMD_SHIFT\t\t\t\t7\n#define"..., 8192) = 8192
18:12:01.853728 read(0, "_MASK\t\t\t0x04\n#define EN2_LDO_ASS"..., 8192) = 8192
18:12:01.858050 read(0, "TRL_OP_CMD_MASK                 "..., 8192) = 8192
18:12:01.861685 read(0, "S65912_INT_STS_PWRON_LP\tBIT(3)\n#"..., 8192) = 8192
18:12:01.866241 read(0, "0_GPIO_CTL_REG_B(x)\t(TPS68470_RE"..., 8192) = 8192
18:12:01.870830 read(0, "EN_LO_SET\t\t\t0x0B\n#define TPS8003"..., 8192) = 8192
18:12:01.875819 read(0, "t tps80031_pupd_init_data *pupd_"..., 8192) = 8192
18:12:01.879635 read(0, "TGPIODATAOUT2\t\t0xD\n#define REG_S"..., 8192) = 8192
18:12:01.881344 write(1, "\333\302a\273j\v[\262\177\202\2005\364\323\362\342wC7\362)wi\242(=Z\315\372\240\244\301"..., 8192) = 8192
18:12:01.881411 read(0, "<0)\n#define TWL4030_WAKEUP12_SCR"..., 8192) = 8192
18:12:01.881449 write(1, "\7\321\344\362\273&\327\342K\333\3v\225Z+FAx\201\n\306\325\27\356.\27X4\360C\312\314"..., 8192) = 8192
18:12:01.881494 write(1, "\232\332\212\37\vjzd\216\374~\242\374o\313\235\271\337\304^\244\246\255\20\253-\265\323\2\234\317\376"..., 8192) = 8192
18:12:01.881537 write(1, "_\335z\21V}X\351c\315\24\224\26\271u\323\323\321\240\353\212/\t\224x\204\250H\271\327d\217"..., 8192) = 8192
18:12:01.881578 write(1, "\366\335\200-\274=\241h[\320\277\367\227\262Nv%\36\221\351\352L.E\341\224\7\212`#t\311"..., 8192) = 8192
18:12:01.881630 write(1, "\22\223\323\265\321\220\33G\237\17\30\213\333\334\235=\362P\321\222\333\261L\26\5\347\340\244\\\307N\311"..., 8192) = 8192
18:12:01.881674 write(1, "l\n~b\16-T\357A{\246u]\343\23@\250\327;\0\337\v\207\303\237\206\254\\e\275\16A"..., 8192) = 8192
18:12:01.890646 read(0, "030_REG_VIBRA_PWM_SET\t0x47\n#defi"..., 8192) = 8192
18:12:01.895224 read(0, "\n#define TWL6040_LPLLFIN\t\t\t0x08\n"..., 8192) = 8192
18:12:01.899126 read(0, "ucb1x00 *ucb)\n{\n\tmcp_disable(ucb"..., 8192) = 8192
18:12:01.904051 read(0, "\t\t27\n#define\tWCD934X_IRQ_VBAT_RE"..., 8192) = 8192
18:12:01.908733 read(0, "\t\t0x0a62\n#define WCD934X_CDC_TX3"..., 8192) = 8192
18:12:01.912953 read(0, "L\t\t\t\t0x0c22\n#define WCD934X_CDC_"..., 8192) = 8192
18:12:01.916743 read(0, "./include/linux/mfd/wcd934x/wcd9"..., 8192) = 8192
18:12:01.922794 read(0, "efine WL1273_BAND_OTHER\t0\n#defin"..., 8192) = 8192
18:12:01.928165 read(0, "1_SRC_MASK                   0xE"..., 8192) = 8192
18:12:01.934326 read(0, "                 0x4053\n#define "..., 8192) = 8192
18:12:01.939436 read(0, "BKUPENA_SHIFT                   "..., 8192) = 8192
18:12:01.943253 read(0, "./include/linux/mfd/wm831x/irq.h"..., 8192) = 8192
18:12:01.948028 read(0, " \n#define WM831X_AUXADC_DCOMP4_E"..., 8192) = 8192
18:12:01.953904 read(0, "               0x0002  \n#define "..., 8192) = 8192
18:12:01.959895 read(0, "M831X_IM_PPM_SYSLO_EINT_MASK    "..., 8192) = 8192
18:12:01.965829 read(0, "  0x0008  \n#define WM831X_IM_UV_"..., 8192) = 8192
18:12:01.971690 read(0, "31X_UNIQUE_ID_WIDTH             "..., 8192) = 8192
18:12:01.977453 read(0, "define WM831X_USB_CURR_STS_WIDTH"..., 8192) = 8192
18:12:01.984347 read(0, "    14  \n#define WM831X_CS1_DRIV"..., 8192) = 8192
18:12:01.991156 read(0, "S                         0x0040"..., 8192) = 8192
18:12:01.997604 read(0, " \n\n\n#define WM831X_DC1_ON_SLOT_M"..., 8192) = 8192
18:12:02.003930 read(0, "X_DC4_HWC_SRC_MASK              "..., 8192) = 8192
18:12:02.010198 read(0, "              0xE000  \n#define W"..., 8192) = 8192
18:12:02.016267 read(0, "#define WM831X_LDO6_SLP_VSEL_WID"..., 8192) = 8192
18:12:02.022839 read(0, "SWI_SHIFT                       "..., 8192) = 8192
18:12:02.027967 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:02.033396 read(0, "\n\n#define WM8350_ADC_HPF_CUT_MAS"..., 8192) = 8192
18:12:02.039644 read(0, "x00FC\n\n\n#define WM8350_OUT2R_MUT"..., 8192) = 8192
18:12:02.043919 read(0, " WM8350_DCMP4_ENA               "..., 8192) = 8192
18:12:02.050912 read(0, " WM8350_DEV_ADDR_3C             "..., 8192) = 8192
18:12:02.058013 read(0, "CK_DET_R_EINT             0x0400"..., 8192) = 8192
18:12:02.063861 read(0, "6 reg, u16 mask);\nint wm8350_set"..., 8192) = 8192
18:12:02.069406 read(0, "P12_DB                          "..., 8192) = 8192
18:12:02.073780 read(0, "  0xC7\n#define WM8350_LDO1_CONTR"..., 8192) = 8192
18:12:02.079683 read(0, "       0xC000\n#define WM8350_DC4"..., 8192) = 8192
18:12:02.085256 read(0, "              10\n#define WM8350_"..., 8192) = 8192
18:12:02.090524 read(0, "efine WM8350_RTC_HRS_MASK       "..., 8192) = 8192
18:12:02.097244 read(0, "_DSW_16HZ                       "..., 8192) = 8192
18:12:02.102575 read(0, "M8400_LOUT_ENA                  "..., 8192) = 8192
18:12:02.108255 read(0, "8400_DACL_SRC_MASK              "..., 8192) = 8192
18:12:02.114201 read(0, "            4  \n#define WM8400_D"..., 8192) = 8192
18:12:02.120873 read(0, "define WM8400_ROZC              "..., 8192) = 8192
18:12:02.128318 read(0, "                        0x0001  "..., 8192) = 8192
18:12:02.132606 read(0, "   0x01C0  \n#define WM8400_RLI3R"..., 8192) = 8192
18:12:02.139448 read(0, "BUFDCOPEN                       "..., 8192) = 8192
18:12:02.145822 read(0, "WM8400_PM_GENERAL               "..., 8192) = 8192
18:12:02.152480 read(0, "e WM8400_GPIO5_PD_MASK          "..., 8192) = 8192
18:12:02.158772 read(0, "                5  \n#define WM84"..., 8192) = 8192
18:12:02.164978 read(0, " WM8400_CODEC_SOFTSD_SHIFT      "..., 8192) = 8192
18:12:02.171404 read(0, "           4  \n#define WM8400_IM"..., 8192) = 8192
18:12:02.178163 read(0, "./include/linux/mfd/wm8400.h\0\0\0\0"..., 8192) = 8192
18:12:02.183641 read(0, "   6  \n#define WM8994_GPN_LVL_WI"..., 8192) = 8192
18:12:02.188546 read(0, "    0x223\n#define WM8994_FLL1_CO"..., 8192) = 8192
18:12:02.196201 read(0, "                    0x701\n#defin"..., 8192) = 8192
18:12:02.201291 read(0, "     0x3009\n#define WM8994_WRITE"..., 8192) = 8192
18:12:02.205175 read(0, "        0x309E\n#define WM8994_WR"..., 8192) = 8192
18:12:02.209652 read(0, "           0x3133\n#define WM8994"..., 8192) = 8192
18:12:02.213903 read(0, "              0x31C8\n#define WM8"..., 8192) = 8192
18:12:02.219023 read(0, "LINEOUT2P_ENA_MASK              "..., 8192) = 8192
18:12:02.225078 read(0, "     1  \n#define WM8994_IN1LP_MI"..., 8192) = 8192
18:12:02.229492 read(0, "_MIXOUTL_VOL_SHIFT              "..., 8192) = 8192
18:12:02.235387 read(0, "         0x0008  \n#define WM8994"..., 8192) = 8192
18:12:02.245450 read(0, "M8994_IN1R_MIXOUTL_VOL_MASK     "..., 8192) = 8192
18:12:02.253592 read(0, "              0x0080  \n#define W"..., 8192) = 8192
18:12:02.261858 read(0, "0  \n#define WM8994_CP_DYN_PWR_WI"..., 8192) = 8192
18:12:02.268356 read(0, "WSEQ_ENA_WIDTH                  "..., 8192) = 8192
18:12:02.275699 read(0, "                      0x8000  \n#"..., 8192) = 8192
18:12:02.282411 read(0, "        0  \n#define WM8994_AIF1_"..., 8192) = 8192
18:12:02.288760 read(0, "994_AIF2_LRCLK_FRC              "..., 8192) = 8192
18:12:02.294222 read(0, "IF1ADC1L_HPF_SHIFT              "..., 8192) = 8192
18:12:02.302011 read(0, "SK         0xF000  \n#define WM89"..., 8192) = 8192
18:12:02.307971 read(0, " 0  \n#define WM8994_AIF1DAC1_EQ_"..., 8192) = 8192
18:12:02.313684 read(0, "F2DACR_VOL_SHIFT                "..., 8192) = 8192
18:12:02.317656 read(0, "          0x003E  \n#define WM899"..., 8192) = 8192
18:12:02.324059 read(0, "                   0x0010  \n#def"..., 8192) = 8192
18:12:02.331856 read(0, "    0x0100  \n#define WM8994_DMIC"..., 8192) = 8192
18:12:02.339392 read(0, "RT_EINT                   0x0010"..., 8192) = 8192
18:12:02.347002 read(0, "#define WM8994_IM_AIF2DRC_SIG_DE"..., 8192) = 8192
18:12:02.354129 read(0, "./include/linux/mfd/wm97xx.h\0\0\0\0"..., 8192) = 8192
18:12:02.360351 read(0, "ster(struct mhi_driver *mhi_drv)"..., 8192) = 8192
18:12:02.366028 read(0, "MPOLICY_MBIND,\n\tMR_NUMA_MISPLACE"..., 8192) = 8192
18:12:02.371969 read(0, "ISED_Asym_Pause)\n\t\tresult |= ADV"..., 8192) = 8192
18:12:02.376359 read(0, "./include/linux/mii_timestamper."..., 8192) = 8192
18:12:02.381293 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:02.387199 read(0, "LX4_CMD_QUERY_QP\t = 0x22,\n\tMLX4_"..., 8192) = 8192
18:12:02.393318 read(0, "q, u32 cmd,\n\t\t\t       void __iom"..., 8192) = 8192
18:12:02.398302 read(0, "X4_EVENT_TYPE_SRQ_QP_LAST_WQE\t  "..., 8192) = 8192
18:12:02.403104 read(0, ";\n};\n\nstruct mlx4_mtt {\n\tu32\t\t\to"..., 8192) = 8192
18:12:02.409056 read(0, "ine int mlx4_is_eth(struct mlx4_"..., 8192) = 8192
18:12:02.415012 read(0, "mlx4_unregister_mac(struct mlx4_"..., 8192) = 8192
18:12:02.420123 read(0, "./include/linux/mlx4/doorbell.h\0"..., 8192) = 8192
18:12:02.425666 read(0, "\t\t\tlocal_qpn;\n\t__be32\t\t\tremote_q"..., 8192) = 8192
18:12:02.432707 read(0, "./include/linux/mlx5/accel.h\0\0\0\0"..., 8192) = 8192
18:12:02.435832 read(0, "ev, struct mlx5_core_cq *cq);\nvo"..., 8192) = 8192
18:12:02.440251 write(1, "\205\177m\277G7g-$\247\254\305F\352Q\267\24\30\204cm\243\26f\f2\33c\212\222\204\312"..., 8192) = 8192
18:12:02.440320 read(0, "5_MKEY_MASK_LW\t\t= 1ull << 18,\n\tM"..., 8192) = 8192
18:12:02.440357 write(1, "6\230\230\225\322G\361\363\252\2007t|\236\0*\323H2\31\205\335\244d\0\314\32\364Y\277`\366"..., 8192) = 8192
18:12:02.440393 write(1, "E7\362\355\34Hi\265]\351\227\344\tP|\200u\307jXO\205\10%e\334\375\26\6\277)\237"..., 8192) = 8192
18:12:02.440437 write(1, "\324\361\335!\330\250\270\321\342V\316\362U\31\177\271\327\276\277W\276 \220\344yt\270\30PA?\17"..., 8192) = 8192
18:12:02.440469 write(1, "P5\3714*\5Y9B\314T\303\217\226N32\372\370\230 \215\333\257+C.\327\200\31W:"..., 8192) = 8192
18:12:02.440518 write(1, "\351}\365\314\227\335\302l\272\305{(\35\210<\300\334\317\202\276~\243\355\t\274\6mM\364\240\341\6"..., 8192) = 8192
18:12:02.440556 write(1, "\223,<\231\\\236\314,\372}^\0160\321i\35t\213_\242\210\360\301\267:\200x\\\243%sg"..., 8192) = 8192
18:12:02.440593 write(1, "\324~\240\237\"\255/\314\350\275\372\372XK&\35\267\356;6\326\373Z8\24P\361I.\33\24\353"..., 8192) = 8192
18:12:02.447001 read(0, "_packed wqe;\n\t\tstruct {\n\t\t\t__be3"..., 8192) = 8192
18:12:02.451463 read(0, "\n\tMLX5_MATCH_MISC_PARAMETERS\t= 1"..., 8192) = 8192
18:12:02.456221 read(0, "\n#define MLX5_CAP_MCAM_REG(mdev,"..., 8192) = 8192
18:12:02.459851 read(0, "x3,\n};\n\nenum {\n\tMLX5_ATOMIC_OPS_"..., 8192) = 8192
18:12:02.467565 read(0, "\n\tstruct mlx5_fc_stats\t\tfc_stats"..., 8192) = 8192
18:12:02.471115 read(0, "ct completion inflight_done;\n};\n"..., 8192) = 8192
18:12:02.476552 read(0, "5_sw_icm_type type,\n\t\t\t u64 leng"..., 8192) = 8192
18:12:02.483163 read(0, " GENMASK(31, 32 - ESW_SOURCE_POR"..., 8192) = 8192
18:12:02.490480 read(0, "truct mlx5_core_dev *dev, struct"..., 8192) = 8192
18:12:02.494501 read(0, ",\n};\n\nenum {\n\tMLX5_CMD_OP_QUERY_"..., 8192) = 8192
18:12:02.500056 read(0, "OY_FLOW_TABLE            = 0x931"..., 8192) = 8192
18:12:02.505623 read(0, "nd_vid[0xc];\n\n\tu8         outer_"..., 8192) = 8192
18:12:02.510335 read(0, "dify[0x1];\n\n\tu8         vxlan_en"..., 8192) = 8192
18:12:02.516624 read(0, "   reserved_at_0[0x40];\n\n\tu8    "..., 8192) = 8192
18:12:02.520555 read(0, "       port_module_event[0x1];\n\t"..., 8192) = 8192
18:12:02.526720 read(0, "0x10];\n\n\tu8         max_num_sf[0"..., 8192) = 8192
18:12:02.531151 read(0, "\nstruct mlx5_ifc_resource_dump_m"..., 8192) = 8192
18:12:02.535262 read(0, "high[0x20];\n\n\tu8         transmi"..., 8192) = 8192
18:12:02.540319 read(0, "ast_frames_received_ok_high[0x20"..., 8192) = 8192
18:12:02.544376 read(0, "ved_at_3e0[0x3];\n\tu8\t   log_num_"..., 8192) = 8192
18:12:02.550577 read(0, ";\n};\n\nenum {\n\tMLX5_SRQC_STATE_GO"..., 8192) = 8192
18:12:02.555068 read(0, "_timeout[0x5];\n\n\tu8         sm_l"..., 8192) = 8192
18:12:02.560745 read(0, "_bits eth_per_prio_grp_data_layo"..., 8192) = 8192
18:12:02.565078 read(0, "s[0x8];\n\tu8         reserved_at_"..., 8192) = 8192
18:12:02.568815 read(0, "0];\n\n\tu8         reserved_at_20["..., 8192) = 8192
18:12:02.571228 read(0, "8         opcode[0x10];\n\tu8     "..., 8192) = 8192
18:12:02.574759 read(0, "[0x20];\n\n\tu8         reserved_at"..., 8192) = 8192
18:12:02.577608 read(0, "5_ACTION_IN_FIELD_OUT_DIPV6_127_"..., 8192) = 8192
18:12:02.581228 read(0, "         reserved_at_8[0x18];\n\n\t"..., 8192) = 8192
18:12:02.584214 read(0, "d[0x10];\n\n\tu8         reserved_a"..., 8192) = 8192
18:12:02.586980 read(0, "truct mlx5_ifc_destroy_schedulin"..., 8192) = 8192
18:12:02.588635 read(0, "fc_dealloc_uar_in_bits {\n\tu8    "..., 8192) = 8192
18:12:02.590410 read(0, "  pd[0x18];\n\n\tu8         reserve"..., 8192) = 8192
18:12:02.592864 read(0, "c_alloc_uar_out_bits {\n\tu8      "..., 8192) = 8192
18:12:02.595162 read(0, "\n\tu8         mixer_offset_start["..., 8192) = 8192
18:12:02.600541 read(0, "0[0xe0];\n\n\tu8         port_filte"..., 8192) = 8192
18:12:02.605046 read(0, "x5_ifc_pcmr_reg_bits {\n\tu8      "..., 8192) = 8192
18:12:02.609654 read(0, "\n\tu8         cap_pin_6_mode[0x4]"..., 8192) = 8192
18:12:02.615515 read(0, "eg_bits pqdr_reg;\n\tstruct mlx5_i"..., 8192) = 8192
18:12:02.619428 read(0, "_lag_in_bits {\n\tu8         opcod"..., 8192) = 8192
18:12:02.623272 read(0, "ring_db_data[];\n};\n\nstruct mlx5_"..., 8192) = 8192
18:12:02.627864 read(0, "LX5_FPGA_CAP_SANDBOX_PRODUCT_ID_"..., 8192) = 8192
18:12:02.632741 read(0, "       tunnel_mode[0x1];\n\tu8    "..., 8192) = 8192
18:12:02.637525 read(0, "             = (u64)1 << 0,\n\tMLX"..., 8192) = 8192
18:12:02.642474 read(0, "ry_module_eeprom(struct mlx5_cor"..., 8192) = 8192
18:12:02.648131 read(0, "_atomic_seg {\n\t__be64\t\t\tswap_add"..., 8192) = 8192
18:12:02.653022 read(0, "32 rqtn);\n\nstruct mlx5_hairpin_p"..., 8192) = 8192
18:12:02.658558 read(0, "es_dec(void)\n{\n\tatomic_long_dec("..., 8192) = 8192
18:12:02.664588 read(0, "TRIED\" }, \\\n\t{ FAULT_FLAG_USER,\t"..., 8192) = 8192
18:12:02.670516 read(0, "ct page *page);\n\n#ifdef CONFIG_M"..., 8192) = 8192
18:12:02.676928 read(0, " page_kasan_tag(const struct pag"..., 8192) = 8192
18:12:02.681684 read(0, "ing_range(mapping, holebegin, ho"..., 8192) = 8192
18:12:02.688751 read(0, " long address)\n{\n\treturn 0;\n}\n#e"..., 8192) = 8192
18:12:02.693373 read(0, "igned long phys_pages = 0;\n\n\tfor"..., 8192) = 8192
18:12:02.699568 read(0, "l(struct address_space *);\n\n\next"..., 8192) = 8192
18:12:02.705053 read(0, "D(CONFIG_DEBUG_PAGEALLOC) &&\n\t\t_"..., 8192) = 8192
18:12:02.711272 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:02.715463 write(1, "\354\317\213\304\276@\311\272\5tq\220\17e\336K\344\234\17\\\27\257\346\345\367Y-\331gU~\305"..., 8192) = 8192
18:12:02.715536 read(0, "EMBARRIER\n\t\t\n\t\tatomic_t membarri"..., 8192) = 8192
18:12:02.715574 write(1, "\315\32\264h\341\31\202\332GB\2063]j\3o5J\237\370!\242\263\267q\322\341\207{\270r\233"..., 8192) = 8192
18:12:02.715613 write(1, "\202F\265`CA\25!\245\244^\260\235\37\257+\205c\345\344\234!\222\267\331\236\375[\v\376P&"..., 8192) = 8192
18:12:02.715654 write(1, "\217X\332\350+\302\341\25\272\3707'^\314l\342\263\342u\265\4\231E\255\20\3733\212\243d\t\353"..., 8192) = 8192
18:12:02.715687 write(1, "\344\\\207\334{m\306\331(\266Bp\30\205\276\330L4\200\f3\334\311\320 Y(b\271K\\\350"..., 8192) = 8192
18:12:02.715725 write(1, "\350\206\24{\251\263y\221\24\276\262t\340V\345\264]\363\315\200\32502$\3565\202o\227\233\34\332"..., 8192) = 8192
18:12:02.715767 write(1, "\243\34\37X\2235g\316\1+\252m\27\210\347\340C\302\223\317@g\fk\277\"U%p\26\211G"..., 8192) = 8192
18:12:02.724076 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:02.729190 read(0, "./include/linux/mmc/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:02.733677 read(0, "READ_TIME (1<<9)\t\t\n#define MMC_Q"..., 8192) = 8192
18:12:02.738419 read(0, "MING_UHS_SDR25\t4\n#define MMC_TIM"..., 8192) = 8192
18:12:02.745697 read(0, "\n\tstruct mmc_slot\t\tslot;\n\n\tconst"..., 8192) = 8192
18:12:02.749665 read(0, "BY\t3\n#define R1_STATE_TRAN\t4\n#de"..., 8192) = 8192
18:12:02.756794 read(0, "./include/linux/mmc/pm.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:02.759694 read(0, "./include/linux/mmc/sdio_func.h\0"..., 8192) = 8192
18:12:02.764785 read(0, "DIO_DEVICE_ID_MARVELL_8897_WLAN\t"..., 8192) = 8192
18:12:02.770539 read(0, "e);\nvoid mmc_gpio_set_cd_isr(str"..., 8192) = 8192
18:12:02.774463 read(0, "./include/linux/mmu_notifier.h\0\0"..., 8192) = 8192
18:12:02.781085 read(0, "e_only_end(struct mmu_notifier_r"..., 8192) = 8192
18:12:02.784840 read(0, "m_types.h>\n#include <linux/page-"..., 8192) = 8192
18:12:02.791158 read(0, "mpact_considered;\n\tunsigned int\t"..., 8192) = 8192
18:12:02.797494 read(0, "define for_each_populated_zone(z"..., 8192) = 8192
18:12:02.802958 read(0, "e subsection_map_init(_pfn, _nr_"..., 8192) = 8192
18:12:02.807572 read(0, "long_t driver_data;\n\t__u32 cls;\n"..., 8192) = 8192
18:12:02.813840 read(0, "ffff)\t\n\n#define ZORRO_DEVICE_MOD"..., 8192) = 8192
18:12:02.820944 read(0, "_(struct module_version_attribut"..., 8192) = 8192
18:12:02.825781 read(0, "sig_enforced(void);\nvoid set_mod"..., 8192) = 8192
18:12:02.831088 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:02.836854 read(0, "l_param_ops param_ops_hexint;\nex"..., 8192) = 8192
18:12:02.841061 read(0, "_init(void);\nint most_register_c"..., 8192) = 8192
18:12:02.847471 read(0, "./include/linux/mpage.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:02.852429 read(0, "./include/linux/mpls_iptunnel.h\0"..., 8192) = 8192
18:12:02.856993 read(0, "family = family,\n\t\t\t.extack = ex"..., 8192) = 8192
18:12:02.863210 read(0, "r *it, loff_t pos)\n{\n\treturn NUL"..., 8192) = 8192
18:12:02.866905 read(0, "dev(struct msi_desc *desc);\nvoid"..., 8192) = 8192
18:12:02.873158 read(0, "ENAND_BBT_READ_ERROR\t\t1\n#define "..., 8192) = 8192
18:12:02.878172 read(0, "tomBoot;\n\tuint8_t BurstMode;\n\tui"..., 8192) = 8192
18:12:02.883662 read(0, "fine DoC_ECCSyndrome1\t0x1011\n#de"..., 8192) = 8192
18:12:02.888533 read(0, "./include/linux/mtd/gen_probe.h\0"..., 8192) = 8192
18:12:02.893073 read(0, "./include/linux/mtd/lpc32xx_mlc."..., 8192) = 8192
18:12:02.897339 read(0, "\t\t\t\t\\\n\t\tif ((val1).x[i] != (val2"..., 8192) = 8192
18:12:02.902796 read(0, "_size_t *phys);\n\tint (*_unpoint)"..., 8192) = 8192
18:12:02.908798 read(0, "_t mtd_mod_by_eb(uint64_t sz, st"..., 8192) = 8192
18:12:02.912586 read(0, "tic inline int nand_ecc_sw_hammi"..., 8192) = 8192
18:12:02.917079 read(0, "static inline size_t nanddev_pag"..., 8192) = 8192
18:12:02.923434 read(0, "ock_status(const struct nand_dev"..., 8192) = 8192
18:12:02.927025 read(0, "index = 1)\n\n#define FLEXONENAND("..., 8192) = 8192
18:12:02.932783 read(0, "define ONENAND_CTRL_ONGO\t\t(1 << "..., 8192) = 8192
18:12:02.936665 read(0, "./include/linux/mtd/pfow.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:02.941787 read(0, "./include/linux/mtd/qinfo.h\0\0\0\0\0"..., 8192) = 8192
18:12:02.947142 read(0, "n;\n\tu32 tAC_max;\n\tu32 tADL_min;\n"..., 8192) = 8192
18:12:02.951278 read(0, "_chip)(struct nand_chip *chip);\n"..., 8192) = 8192
18:12:02.956807 read(0, "in_page, const void *buf,\n\t\t\t\tun"..., 8192) = 8192
18:12:02.962577 read(0, "at_data {\n\tunsigned long clk_rat"..., 8192) = 8192
18:12:02.968503 read(0, "R_HWCAPS_PP_8_8_8)\n\n#define SNOR"..., 8192) = 8192
18:12:02.972402 read(0, "R_ERROR\t(2 << 4)\n\nstruct spinand"..., 8192) = 8192
18:12:02.974906 write(1, "\7\22\244\234\314\27M\311Qj7,\351\30\301\n\355\354\331)\350\335\273@\10#\317F\320\32\177\33"..., 8192) = 8192
18:12:02.974963 read(0, "e);\n\nint ubi_register_volume_not"..., 8192) = 8192
18:12:02.975000 write(1, ",\373?\200?\335;\215\216\36\1M\357\212?KU\227\234g\21\27\303\213\200\32\204\203\354x\230\374"..., 8192) = 8192
18:12:02.975038 write(1, "z\"I\323\311\334\21\330\365\20z\207\254YN}3D\273t\2135D\227=\253\327\360V\300<\211"..., 8192) = 8192
18:12:02.975076 write(1, "E\365\273\256\366\236\f\2605K?mc\244\227\322/9\356\346\343\344\311bD\1\31]{~V\36"..., 8192) = 8192
18:12:02.975109 write(1, "\242\214.T\366\367\203\307\10j\4\35J,7\177*\v\206>\213\362 \4\23%\256:\32Z|\306"..., 8192) = 8192
18:12:02.975148 write(1, "fT\213\320;\373:\22ip\357\35\363\242L\375\37=\304\35\347\367Rhg\342\r\244\232=\221\323"..., 8192) = 8192
18:12:02.975187 write(1, "\r6I8Wo1\305A\34~t\355\323\36\0F\345q=\243\257*\260g \353@WL\n\364"..., 8192) = 8192
18:12:02.975226 write(1, "\221(r\213]\276\222\223\277\354\315\223\203\334\25\351G\207\374\362\324\37\313W`J\254\20\22\270h\223"..., 8192) = 8192
18:12:02.982172 read(0, "t_mutex_base_init(&(mutex)->rtmu"..., 8192) = 8192
18:12:02.986976 read(0, "MV64340_PCI_0_IO_BASE_ADDR      "..., 8192) = 8192
18:12:02.992830 read(0, "          0x1418\n#define MV64340"..., 8192) = 8192
18:12:02.999459 read(0, "OM_BASE_ADDR_REMAP              "..., 8192) = 8192
18:12:03.005388 read(0, "I_MESSAGE_ADDR                  "..., 8192) = 8192
18:12:03.010943 read(0, "                            0xf2"..., 8192) = 8192
18:12:03.015432 read(0, "  0x8d0\n\n \n\n#define MV64340_DMA_"..., 8192) = 8192
18:12:03.020806 read(0, "./include/linux/mxm-wmi.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:03.026079 read(0, "\n}\n#define nd_driver_register(dr"..., 8192) = 8192
18:12:03.030546 read(0, "(fmt, ...)\t\t\t\t\\\n\tnet_ratelimited"..., 8192) = 8192
18:12:03.036208 read(0, "./include/linux/net/intel/iidc.h"..., 8192) = 8192
18:12:03.041595 read(0, "_F(HW_HSR_TAG_RM)\n#define NETIF_"..., 8192) = 8192
18:12:03.047250 read(0, "(HH_DATA_MOD - 1)) + HH_DATA_MOD"..., 8192) = 8192
18:12:03.052704 read(0, ") (sizeof(struct xps_map) + ((_n"..., 8192) = 8192
18:12:03.059728 read(0, "*type_data);\n#if IS_ENABLED(CONF"..., 8192) = 8192
18:12:03.065348 read(0, "har\t\tname_assign_type;\n\n\tint\t\t\tg"..., 8192) = 8192
18:12:03.070882 read(0, "_pick_tx(struct net_device *dev,"..., 8192) = 8192
18:12:03.076498 read(0, "FILTER_PUSH_INFO,\n\tNETDEV_SVLAN_"..., 8192) = 8192
18:12:03.081987 read(0, "GRO_CB(skb)->csum_valid)\n\t\tNAPI_"..., 8192) = 8192
18:12:03.088043 read(0, "e_queue(struct netdev_queue *txq"..., 8192) = 8192
18:12:03.093003 read(0, "ruct net_device *dev, unsigned i"..., 8192) = 8192
18:12:03.100239 read(0, "t_device *dev)\n{\n\tif (test_and_c"..., 8192) = 8192
18:12:03.105070 read(0, "tdev_hw_addr_list *to_list,\n\t\t  "..., 8192) = 8192
18:12:03.110695 read(0, "truct net_device *upper_dev,\n\t\t\t"..., 8192) = 8192
18:12:03.115481 read(0, "vice *dev)\n{\n\treturn dev->flags "..., 8192) = 8192
18:12:03.120341 read(0, "\t\tnetif_ ## level(priv, type, ne"..., 8192) = 8192
18:12:03.125598 read(0, "kfn(net, sk, skb);\n\treturn ret;\n"..., 8192) = 8192
18:12:03.130129 read(0, "O = 3,\n\tIPSET_EXT_SKBINFO = (1 <"..., 8192) = 8192
18:12:03.136286 read(0, "GC_TIME) : 1)\n\n\n#define IPSET_EL"..., 8192) = 8192
18:12:03.141388 read(0, "fix)[1];\n\tip->ip6[2] &= ip_set_n"..., 8192) = 8192
18:12:03.145432 read(0, " *taddr, int count);\nextern int "..., 8192) = 8192
18:12:03.149062 read(0, "ChannelParameters {\t\n\tenum {\n\t\te"..., 8192) = 8192
18:12:03.152565 read(0, "fier = (1 << 30),\n\t\teAlerting_UU"..., 8192) = 8192
18:12:03.156503 read(0, "age;\n\ntypedef struct MultimediaS"..., 8192) = 8192
18:12:03.160232 read(0, "firm_irrFrequency = (1 << 31),\n\t"..., 8192) = 8192
18:12:03.164642 read(0, "PORT\t1723\n\n#define PPTP_PACKET_C"..., 8192) = 8192
18:12:03.169046 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.174213 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.177333 read(0, "kdep_nfnl_is_held(__u8 subsys_id"..., 8192) = 8192
18:12:03.181783 read(0, "t n);\n\nint xt_register_match(str"..., 8192) = 8192
18:12:03.187578 read(0, "       \\\n\t.next_offset\t= (__size"..., 8192) = 8192
18:12:03.192865 read(0, ") & \\\n\t\t     ~(__alignof__(struc"..., 8192) = 8192
18:12:03.197130 read(0, "kb,\n\t\t\t\t const struct nf_hook_st"..., 8192) = 8192
18:12:03.201498 read(0, "net, const char *name);\nvoid ip6"..., 8192) = 8192
18:12:03.207493 read(0, "xt_ack {\n\tconst char *_msg;\n\tcon"..., 8192) = 8192
18:12:03.212940 read(0, "rqs_disabled();\n}\n\n#else\nstatic "..., 8192) = 8192
18:12:03.216654 read(0, "S4ERR_FILE_OPEN = 10046,\n\tNFS4ER"..., 8192) = 8192
18:12:03.224243 read(0, "PROC4_CLNT_GET_LEASE_TIME,\n\tNFSP"..., 8192) = 8192
18:12:03.228186 read(0, "ead\tcopies;\n\tstruct list_head\tsr"..., 8192) = 8192
18:12:03.233866 read(0, "rn int  nfs_root_data(char **roo"..., 8192) = 8192
18:12:03.239736 read(0, "ine NFS_SP4_MACH_CRED_COMMIT   6"..., 8192) = 8192
18:12:03.245334 read(0, ");\n\tvoid (*rw_free_header)(struc"..., 8192) = 8192
18:12:03.250258 write(1, "\255\373\1\241\4\201\0\370$\276p\345QA`\177?\322\27\275\203\270u^\237\270\347p\4(z:"..., 8192) = 8192
18:12:03.250349 read(0, "pec64\tmtime;\n\tstruct timespec64\t"..., 8192) = 8192
18:12:03.250389 write(1, "\222\376d\226\325\2\0\363e\344\216\366uf\3421\242X<W\262U\267\305\2728YRbD\234\350"..., 8192) = 8192
18:12:03.250428 write(1, "\224\344\263I\353)z3\177\236rX\364~&\245yIp\f\202\362OG\263PH\27\335Fx\272"..., 8192) = 8192
18:12:03.250464 write(1, "U\fxdy\312\260(\241F%\202\360\321\377\214\202\335h\275\204\r\205@)n\37001\222C\262"..., 8192) = 8192
18:12:03.250501 write(1, "\373G\310\321\336=>\212\v\250!w-,\213\314\6\273|+$\323\303AW\321\251\250a\334$\211"..., 8192) = 8192
18:12:03.250537 write(1, "\301\221\277f\312\362\02153#\301\232\230#\257\250\220,\244sZi\365\323\375'\211\35\27\30\344\27"..., 8192) = 8192
18:12:03.250577 write(1, "\257\357L\221Y\354\322\322\200]\275\222\311\372\353\231\247\33B'\311\311.\244\351\356\5\305\362\313\330\277"..., 8192) = 8192
18:12:03.256363 read(0, "uct nfs42_clone_res {\n\tstruct nf"..., 8192) = 8192
18:12:03.261554 read(0, "truct nfs_fh *\t\tfh;\n\tint\t\t\tmask;"..., 8192) = 8192
18:12:03.266096 read(0, ";\n};\n\nstruct nfs4_fsid_present_r"..., 8192) = 8192
18:12:03.271326 read(0, " *lseg;\n\tstruct nfs_client\t*ds_c"..., 8192) = 8192
18:12:03.277655 read(0, "./include/linux/nitro_enclaves.h"..., 8192) = 8192
18:12:03.281607 read(0, ")\tMODULE_ALIAS(\"nls_\" __stringif"..., 8192) = 8192
18:12:03.286422 read(0, "attrs(unsigned int nid,\n\t\t\t\t    "..., 8192) = 8192
18:12:03.292790 read(0, "ft(&(dst), &(src), (n), MAX_NUMN"..., 8192) = 8192
18:12:03.297658 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.302265 read(0, "./include/linux/nsc_gpio.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:03.306716 read(0, "tb);\n\tint (*spad_count)(struct n"..., 8192) = 8192
18:12:03.312738 read(0, "}\n\n\nstatic inline int ntb_peer_d"..., 8192) = 8192
18:12:03.317394 read(0, "port_qp *qp);\nint ntb_transport_"..., 8192) = 8192
18:12:03.323069 read(0, "./include/linux/nvme-fc-driver.h"..., 8192) = 8192
18:12:03.327138 read(0, "et_cat_admin(__u8 rsv_cat)\n{\n\tre"..., 8192) = 8192
18:12:03.332517 read(0, "vme_rdma_cm_status status)\n{\n\tsw"..., 8192) = 8192
18:12:03.336127 read(0, "T,\n\tNVME_CC_AMS_WRRU\t= 1 << NVME"..., 8192) = 8192
18:12:03.341414 read(0, "e64\tchgcnt;\n\t__le16\tngrps;\n\t__le"..., 8192) = 8192
18:12:03.347030 read(0, "x80,\n\tnvme_admin_security_send\t="..., 8192) = 8192
18:12:03.352133 read(0, "\n\t__u32\t\t\trsvd12[6];\n};\n\nstruct "..., 8192) = 8192
18:12:03.357442 read(0, "\t\t    u64 *val);\n\n\nstruct nvmem_"..., 8192) = 8192
18:12:03.362388 read(0, "./include/linux/nvram.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:03.367450 read(0, "eg, sp_offset, type, end)\t\\\n\t\"\\n"..., 8192) = 8192
18:12:03.374034 read(0, "y(\n\tstruct device_node *from, co"..., 8192) = 8192
18:12:03.379055 read(0, "node_by_phandle(phandle handle)\n"..., 8192) = 8192
18:12:03.382862 read(0, "e_node *np)\n{\n\treturn PHYS_ADDR_"..., 8192) = 8192
18:12:03.388062 read(0, "hangeset *ocs);\nextern int of_ch"..., 8192) = 8192
18:12:03.393107 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.397403 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.402136 read(0, "\t\t\tconst struct device_node *nod"..., 8192) = 8192
18:12:03.407015 read(0, "\nint __devm_of_mdiobus_register("..., 8192) = 8192
18:12:03.412068 read(0, "./include/linux/of_platform.h\0\0\0"..., 8192) = 8192
18:12:03.416634 read(0, "ID_generationalQualifier,\t\n\n\t\n\tO"..., 8192) = 8192
18:12:03.421911 read(0, "RESERVED\t\tBIT(0xf)\n\n\n#define DMA"..., 8192) = 8192
18:12:03.429110 read(0, "./include/linux/omap-iommu.h\0\0\0\0"..., 8192) = 8192
18:12:03.433341 read(0, "./include/linux/oom.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:03.438490 read(0, "rflow(addend1, addend2, &bytes))"..., 8192) = 8192
18:12:03.444167 read(0, "./include/linux/page-flags.h\0\0\0\0"..., 8192) = 8192
18:12:03.448572 read(0, "ays_inline int PageSwapCache(str"..., 8192) = 8192
18:12:03.453497 read(0, "./include/linux/page-isolation.h"..., 8192) = 8192
18:12:03.458570 read(0, "ge_young(struct page *page)\n{\n\ts"..., 8192) = 8192
18:12:03.463644 read(0, "mic_sub_and_test(nr, &page->_ref"..., 8192) = 8192
18:12:03.467750 read(0, "pping,\n\t\tgfp_t gfp_mask)\n{\n\tretu"..., 8192) = 8192
18:12:03.473894 read(0, "struct mm_struct *mm,\n\t\t\t\tunsign"..., 8192) = 8192
18:12:03.480867 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.486014 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.491318 read(0, "ice *);\n\tstruct device_driver dr"..., 8192) = 8192
18:12:03.496540 read(0, "__ void parport_pc_write_data(st"..., 8192) = 8192
18:12:03.501977 read(0, "} while (0)\n\n#define part_stat_d"..., 8192) = 8192
18:12:03.506491 read(0, "cpi_pci_root_info *info);\n\tvoid "..., 8192) = 8192
18:12:03.511721 read(0, "sync_sg_for_cpu(struct pci_dev *"..., 8192) = 8192
18:12:03.516024 read(0, "age_size;\n};\n\n\nstruct pci_epc_me"..., 8192) = 8192
18:12:03.521515 read(0, "epf_vf);\nvoid pci_epf_remove_vep"..., 8192) = 8192
18:12:03.526290 read(0, "r_t __force) 4)\n#define PCI_UNKN"..., 8192) = 8192
18:12:03.527160 write(1, "\361?\36\246\243!\377e^\207\247j\6\226\333=m\v\305\37V\375\361\4%\227\235\274\220,\213J"..., 8192) = 8192
18:12:03.527222 read(0, "in_nr;\n\tstruct list_head windows"..., 8192) = 8192
18:12:03.527261 write(1, "\200\357\373yb\235F\230q\242\323:\6\1\30\5\211,\226;v\302\33\350\312\204\251\340Qf\25\22"..., 8192) = 8192
18:12:03.527310 write(1, "\2426\274\240\2\250(\215rU\0\21C \f\300Q,\267_\10\232&\214\32 \360\243\r\213\220\31"..., 8192) = 8192
18:12:03.527347 write(1, "\36i\207\234\233\264\234\t\257>\222\270]\206\366\203\0\240}:WS\245\243q\"%HI5c,"..., 8192) = 8192
18:12:03.527384 write(1, "4r){%\225m2\276Z\265\251\7\245\332\323\370\23\212\23\r\10\256\276*\337\372\214\224\240\226\233"..., 8192) = 8192
18:12:03.527421 write(1, "6Uh\306!@\245\0\336\350\206Z`\217\243\330c\224D\213\346\7\3Hv\301\322\"\337}\320\376"..., 8192) = 8192
18:12:03.527457 write(1, "\330\326\3P\336\371\362/K\306\337\363U\316\34\326\332\231\262\274#}\315E\245Q\376\240\2568\25\371"..., 8192) = 8192
18:12:03.527496 write(1, "\26\254M\334\270,b\375`v\223\356UUB\244.\345\n\315;1+\3\342\352\207\361I\345\250\351"..., 8192) = 8192
18:12:03.539149 read(0, " \n#define PCI_IRQ_MSI\t\t(1 << 1) "..., 8192) = 8192
18:12:03.545572 read(0, " pci_user_write_config_word(stru"..., 8192) = 8192
18:12:03.551619 read(0, "\n\t\t\tvoid *alignf_data);\n\n\nint pc"..., 8192) = 8192
18:12:03.556925 read(0, "else\nstatic inline int acpi_pci_"..., 8192) = 8192
18:12:03.562763 read(0, "ECTION(sec, name, vendor, device"..., 8192) = 8192
18:12:03.566629 read(0, "ct pci_slot *pci_slot);\nvoid pci"..., 8192) = 8192
18:12:03.573120 read(0, "se\nstatic inline int acpi_get_hp"..., 8192) = 8192
18:12:03.577804 read(0, "define PCI_DEVICE_ID_LSI_FC939X\t"..., 8192) = 8192
18:12:03.581843 read(0, "CI_DEVICE_ID_NS_87410\t\t0xd001\n\n#"..., 8192) = 8192
18:12:03.586095 read(0, "ID_MATROX_MGA_IMP\t0x0d10\n#define"..., 8192) = 8192
18:12:03.590269 read(0, "#define PCI_DEVICE_ID_TI_1031\t\t0"..., 8192) = 8192
18:12:03.594271 read(0, "ID_BROOKTREE\t\t0x109e\n#define PCI"..., 8192) = 8192
18:12:03.598926 read(0, "GEFORCE2\t\t0x01a0\n#define PCI_DEV"..., 8192) = 8192
18:12:03.602954 read(0, "A_82C686\t0x0686\n#define PCI_DEVI"..., 8192) = 8192
18:12:03.607294 read(0, "3\n#define PCI_DEVICE_ID_ZEITNET_"..., 8192) = 8192
18:12:03.611820 read(0, "_20x_850\t0x2042\n#define PCI_DEVI"..., 8192) = 8192
18:12:03.616195 read(0, "R_ID_ICE\t\t0x1412\n#define PCI_DEV"..., 8192) = 8192
18:12:03.620398 read(0, "NDOR_ID_ADDIDATA                "..., 8192) = 8192
18:12:03.624898 read(0, "VENDOR_ID_KORENIX\t\t0x1982\n#defin"..., 8192) = 8192
18:12:03.629412 read(0, "fine PCI_DEVICE_ID_INTEL_82801DB"..., 8192) = 8192
18:12:03.633619 read(0, "VICE_ID_INTEL_ICH10_5\t0x3a60\n#de"..., 8192) = 8192
18:12:03.637718 read(0, "./include/linux/pcs/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:03.641996 read(0, "M_POSIX_CUI\t\t 7\n#define IMAGE_SU"..., 8192) = 8192
18:12:03.647696 read(0, "_IA64_SREL32,\n\tIMAGE_REL_IA64_UR"..., 8192) = 8192
18:12:03.652167 read(0, "1: pdcrb_ret__ = stem##1(pcp1, p"..., 8192) = 8192
18:12:03.657112 read(0, "percpu(ref, &percpu_count)) {\n\t\t"..., 8192) = 8192
18:12:03.661976 read(0, "NFIG_NEED_PER_CPU_EMBED_FIRST_CH"..., 8192) = 8192
18:12:03.667918 read(0, "MPMU_ATTR_GROUP_CAPS,\n\tARMPMU_NR"..., 8192) = 8192
18:12:03.672935 read(0, "\tvoid (*pmu_disable)\t\t(struct pm"..., 8192) = 8192
18:12:03.682016 read(0, "ut_handle *handle,\n\t\t\t\t   struct"..., 8192) = 8192
18:12:03.686899 read(0, "ut(prev, next);\n}\n\nextern void p"..., 8192) = 8192
18:12:03.691466 read(0, " }\nstatic inline const struct pe"..., 8192) = 8192
18:12:03.697810 read(0, "./include/linux/pfn.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:03.701867 read(0, "*ptep,\n\t\t\t\t pte_t entry, int dir"..., 8192) = 8192
18:12:03.706447 read(0, "fine pud_access_permitted(pud, w"..., 8192) = 8192
18:12:03.711814 read(0, "     unsigned long pfn, unsigned"..., 8192) = 8192
18:12:03.716636 read(0, "D PTRS_PER_P4D\n#endif\n\n#endif \n\0"..., 8192) = 8192
18:12:03.720818 read(0, "ff;\n\n\nstruct mdio_bus_stats {\n\tu"..., 8192) = 8192
18:12:03.726635 read(0, "int phy_read(struct phy_device *"..., 8192) = 8192
18:12:03.732304 read(0, "uspend(struct phy_device *phydev"..., 8192) = 8192
18:12:03.737645 read(0, "ned long *partner_adv,\n\t\t       "..., 8192) = 8192
18:12:03.742700 read(0, "./include/linux/phy/phy-dp.h\0\0\0\0"..., 8192) = 8192
18:12:03.746850 read(0, "d);\nint phy_configure(struct phy"..., 8192) = 8192
18:12:03.751562 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.755973 read(0, "ct phylink_link_state {\n\t__ETHTO"..., 8192) = 8192
18:12:03.761919 read(0, ";\nstatic inline bool pid_has_tas"..., 8192) = 8192
18:12:03.766244 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.770498 read(0, "_CONFIGS_PIN(dev, state, pinctrl"..., 8192) = 8192
18:12:03.775398 read(0, "./include/linux/pinctrl/pinctrl-"..., 8192) = 8192
18:12:03.779337 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.784942 read(0, "\n{\n\tstruct list_head\tlist;\n\n\tspi"..., 8192) = 8192
18:12:03.789825 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.793933 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.798350 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.801940 read(0, "./include/linux/platform_data/as"..., 8192) = 8192
18:12:03.802894 write(1, "+\265J%\330G2c\225TR\255\261{\275\366\264\222\232O\334m\257\377S\265,7\313{\367\222"..., 8192) = 8192
18:12:03.803041 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.803090 write(1, "\253\305\250\252P.re\261\222J@D_9\350\7\360K\304\336\325\367\257\215\20\215\243\327\362\256\371"..., 8192) = 8192
18:12:03.803130 write(1, "\337\255$\322\233\315{\254B\277\271\257^\300\374d\311\\\t\330\260\224\\\212\332e*}\244\235\34F"..., 8192) = 8192
18:12:03.803169 write(1, "h\325\375\337\220v2t\213\372\33\316g\n\362\37Y\245\354\240|@\254\251a\324|\211H\f\236'"..., 8192) = 8192
18:12:03.803212 write(1, "\20I\350\253?z3\306\21\360~\330\"\365\213\213\207\10K\330\333o\352\244(v\356\324\v\315I\276"..., 8192) = 8192
18:12:03.803247 write(1, "\204S5i\343\n\367\254?\2564\221q\t\3642A{\243QI\212\376\252\337\2507K\222\357\267v"..., 8192) = 8192
18:12:03.803286 write(1, "0\220\326^#\367\370\265\2736z\301\267\375\275\236\346\262\246\221\271\305\236\206\315D\224\3247\262T\303"..., 8192) = 8192
18:12:03.808981 read(0, "\n\n#ifndef _LINUX_BRCMFMAC_PLATFO"..., 8192) = 8192
18:12:03.812634 read(0, "./include/linux/platform_data/cr"..., 8192) = 8192
18:12:03.817546 read(0, "MUX = 28,\n\n\t\n\tEC_HOST_EVENT_MODE"..., 8192) = 8192
18:12:03.823373 read(0, "params;\n} __ec_align4;\n\n\n#define"..., 8192) = 8192
18:12:03.828207 read(0, "GHTBAR_CMD_SET_BRIGHTNESS = 4,\n\t"..., 8192) = 8192
18:12:03.832897 read(0, "\n\t\t\tstruct ec_response_motion_se"..., 8192) = 8192
18:12:03.838425 read(0, "MKBP_HAS_MORE_EVENTS_SHIFT 7\n\n\n#"..., 8192) = 8192
18:12:03.844644 read(0, " ec_params_i2c_passthru_msg {\n\tu"..., 8192) = 8192
18:12:03.851635 read(0, "ddr_param;\n\t\tstruct ec_param_ec_"..., 8192) = 8192
18:12:03.857110 read(0, "r_info {\n\tuint8_t port;\n} __ec_a"..., 8192) = 8192
18:12:03.861972 read(0, "uint32_t error;\t\t\t\n\tuint8_t stat"..., 8192) = 8192
18:12:03.867976 read(0, "me_sizes[];\n} __ec_align4;\n\n\n#de"..., 8192) = 8192
18:12:03.872397 read(0, "tion_sense *resp;\n\tstruct mutex "..., 8192) = 8192
18:12:03.877146 read(0, "./include/linux/platform_data/dm"..., 8192) = 8192
18:12:03.881783 read(0, "c_pool_virt;\n\tstruct dma_device "..., 8192) = 8192
18:12:03.885910 read(0, "chan *chan, void *data);\n\n\n\nstat"..., 8192) = 8192
18:12:03.890502 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.894763 read(0, "./include/linux/platform_data/g7"..., 8192) = 8192
18:12:03.898093 read(0, "MAP24XX_GPIO_DEBOUNCE_EN\t0x0050\n"..., 8192) = 8192
18:12:03.903087 read(0, "./include/linux/platform_data/gs"..., 8192) = 8192
18:12:03.907278 read(0, "./include/linux/platform_data/i2"..., 8192) = 8192
18:12:03.910616 read(0, "ruct platform_device *dev);\nexte"..., 8192) = 8192
18:12:03.913639 read(0, "./include/linux/platform_data/is"..., 8192) = 8192
18:12:03.917134 read(0, "e EP93XX_MATRIX_ROWS\t\t(8)\n#defin"..., 8192) = 8192
18:12:03.921555 read(0, "ABLE = 0,\n\tLM3554_PIN_NTC_ENABLE"..., 8192) = 8192
18:12:03.925144 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.929280 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.932371 read(0, "./include/linux/platform_data/mc"..., 8192) = 8192
18:12:03.935824 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.939486 read(0, "eatures;\n\tu32 version;\n\tchar ide"..., 8192) = 8192
18:12:03.943524 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.947508 read(0, "ct davinci_aemif_timing\t*timing;"..., 8192) = 8192
18:12:03.951256 read(0, "*regbase);\n\tvoid\t(*phy_deinit)(v"..., 8192) = 8192
18:12:03.955041 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.958525 read(0, ";\n\tunsigned long *ro_sram_data;\n"..., 8192) = 8192
18:12:03.962228 read(0, "./include/linux/platform_data/s3"..., 8192) = 8192
18:12:03.965327 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.968937 read(0, " DRM_FORMAT_ARGB1555 }, \\\n\t{ \"r8"..., 8192) = 8192
18:12:03.972274 read(0, "./include/linux/platform_data/ss"..., 8192) = 8192
18:12:03.975185 read(0, "8 clkact_shift;\n\ts8 sidle_shift;"..., 8192) = 8192
18:12:03.979513 read(0, "fine TSL2772_50_mA              "..., 8192) = 8192
18:12:03.983055 read(0, "./include/linux/platform_data/us"..., 8192) = 8192
18:12:03.986677 read(0, "./include/linux/platform_data/us"..., 8192) = 8192
18:12:03.990133 read(0, "./include/linux/platform_data/vi"..., 8192) = 8192
18:12:03.995501 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:03.999259 read(0, "S_WMI_METHODID_HKEY\t\t0x59454B48 "..., 8192) = 8192
18:12:04.003290 read(0, "DFX_CLUSTER2\tBIT(28)\n#define\tPMC"..., 8192) = 8192
18:12:04.007486 read(0, "affd,\n\t\t\t\t\t   unsigned int minve"..., 8192) = 8192
18:12:04.013396 read(0, "./include/linux/pldmfw.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.018341 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.023367 read(0, "letion;\n\tstruct wakeup_source\t*w"..., 8192) = 8192
18:12:04.028925 read(0, "./include/linux/pm_domain.h\0\0\0\0\0"..., 8192) = 8192
18:12:04.035003 read(0, "de *np);\nint of_genpd_parse_idle"..., 8192) = 8192
18:12:04.041408 read(0, "opp);\nint dev_pm_opp_xlate_perfo"..., 8192) = 8192
18:12:04.044544 read(0, "noclk(struct device *dev, int in"..., 8192) = 8192
18:12:04.049465 read(0, "_UNDEFINED; }\nstatic inline enum"..., 8192) = 8192
18:12:04.054097 read(0, "ded_time(struct device *dev);\n\n#"..., 8192) = 8192
18:12:04.059115 read(0, "vent_sleep_time;\n\tunsigned long\t"..., 8192) = 8192
18:12:04.063853 read(0, "./include/linux/pnfs_osd_xdr.h\0\0"..., 8192) = 8192
18:12:04.069328 read(0, "int pnp_irq_valid(struct pnp_dev"..., 8192) = 8192
18:12:04.073931 read(0, "p_request_card_device(struct pnp"..., 8192) = 8192
18:12:04.079116 write(1, "p\277\234\325\203>\261\233\336>\335\234\260\235{;\244\3321@5O\234tC\332\216\271.\234\t\10"..., 8192) = 8192
18:12:04.079192 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.079231 write(1, "S\241\330zt\24O*\vn\16C\20n\300i\236\226\302\246\270\245\274k\303+\35*\221\34\272v"..., 8192) = 8192
18:12:04.079270 write(1, ">\356\363\230@\20\227\374\342\10\315lv\201\374s\"\325\224\217\303.\v\220\36R\315\200\252[H\207"..., 8192) = 8192
18:12:04.079310 write(1, "(\202b\221\376\211\315\f\334\300Q\334/7\2W\27\347O_\252\353d\361\244\233U\312\306\231\332\37"..., 8192) = 8192
18:12:04.079345 write(1, "\3\215\32\267\270:'\16\251\215\\\241\373\301z\\\237\237\322VHdV\201L\252\227h\245\227\315'"..., 8192) = 8192
18:12:04.079384 write(1, "\236\225\2032\224\331;k.\361\255\374\227pZ\266\"\317\326X\241m\353\277V\357'\370\262\316`V"..., 8192) = 8192
18:12:04.079422 write(1, "\23\355+\34\1\332\24Y\307k\337Kh\33M\0014\301\262\271\314H9\260\246bS?\253\275\321\224"..., 8192) = 8192
18:12:04.079461 write(1, "\2048\275\236\311\200p\261s\215\360\253\356\10\264Ho\2\211D\344\36f\372\245L\25\313 \30\356\247"..., 8192) = 8192
18:12:04.085785 read(0, "#define FOREACH_ACL_ENTRY(pa, ac"..., 8192) = 8192
18:12:04.091437 read(0, "./include/linux/power/bq24735-ch"..., 8192) = 8192
18:12:04.095354 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.099909 read(0, "./include/linux/power/smartrefle"..., 8192) = 8192
18:12:04.105064 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.109671 read(0, "Y_OCV_TEMP_MAX];\n\tint temp_ambie"..., 8192) = 8192
18:12:04.114825 read(0, "get_enable) (struct powercap_zon"..., 8192) = 8192
18:12:04.120218 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.124301 read(0, "T_SHIFT)\n#define SOFTIRQ_MASK\t(_"..., 8192) = 8192
18:12:04.129996 read(0, "./include/linux/printk.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.134893 read(0, "ined(CONFIG_DYNAMIC_DEBUG) || \\\n"..., 8192) = 8192
18:12:04.139335 read(0, "struct *);\n\tunsigned long (*proc"..., 8192) = 8192
18:12:04.145001 read(0, " *(*get_parent)(struct ns_common"..., 8192) = 8192
18:12:04.149426 read(0, "user_namespace *to, kprojid_t pr"..., 8192) = 8192
18:12:04.154219 read(0, "de_property_read_u8_array(fwnode"..., 8192) = 8192
18:12:04.158782 read(0, "ftware_node *\nto_software_node(c"..., 8192) = 8192
18:12:04.164211 read(0, "./include/linux/psi_types.h\0\0\0\0\0"..., 8192) = 8192
18:12:04.168610 read(0, "2;\n\tu64 guest_address;\t\t\t\n\tu32 g"..., 8192) = 8192
18:12:04.172615 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.177200 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.181820 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.186311 read(0, "nline int ptr_ring_consume_batch"..., 8192) = 8192
18:12:04.191032 read(0, "ask_struct *task, unsigned int m"..., 8192) = 8192
18:12:04.196590 read(0, "rn state.duty_cycle;\n}\n\nstatic i"..., 8192) = 8192
18:12:04.201678 read(0, "p_sysfs_unexport(struct pwm_chip"..., 8192) = 8192
18:12:04.205986 read(0, "\t\tGENMASK(15, 0)\t\n#define SFIFOT"..., 8192) = 8192
18:12:04.210784 read(0, "K\t\tGENMASK(15, 0)\n\n#define GENI_"..., 8192) = 8192
18:12:04.216239 read(0, "./include/linux/qed/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.222594 read(0, "G_FLG_SHIFT_CF19)\n#define DQ_XCM"..., 8192) = 8192
18:12:04.227877 read(0, "ART_XSDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_"..., 8192) = 8192
18:12:04.230515 read(0, " DB_L2_DPM_DATA_TGFS_SRC_EN_SHIF"..., 8192) = 8192
18:12:04.236015 read(0, "CMD_PORT_SHIFT\t\t2\n#define PXP_PR"..., 8192) = 8192
18:12:04.241300 read(0, "x1\n#define TDIF_TASK_CONTEXT_FOR"..., 8192) = 8192
18:12:04.245820 read(0, "_DATA_2ND_BD_RESERVED0_SHIFT\t\t\t1"..., 8192) = 8192
18:12:04.252344 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:12:04.258493 read(0, "TSTORM_FCOE_TASK_AG_CTX_RULE0EN_"..., 8192) = 8192
18:12:04.262738 read(0, "HIFT\t\t6\n#define E4_USTORM_FCOE_T"..., 8192) = 8192
18:12:04.267889 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:12:04.271340 read(0, "SI_CMD_HDR_DATA_SEG_LEN_MASK\t\t0x"..., 8192) = 8192
18:12:04.275833 read(0, "ref_cmd_sn;\n\t__le32 exp_data_sn;"..., 8192) = 8192
18:12:04.280292 read(0, "CTX_R2T2RECV_SHIFT\t2\n#define E4_"..., 8192) = 8192
18:12:04.284512 read(0, "LICITED_WITH_SENSE,\n\tISCSI_CQE_T"..., 8192) = 8192
18:12:04.290093 read(0, "lags;\n\tu8 total_ahs_length;\n\tu8 "..., 8192) = 8192
18:12:04.294712 read(0, "T_COUNTERS_EN_SHIFT 0\n#define NV"..., 8192) = 8192
18:12:04.298532 read(0, "STATE_SET_DIF_OFFSET_SHIFT 2\n#de"..., 8192) = 8192
18:12:04.303138 read(0, "./include/linux/qed/qed_chain.h\0"..., 8192) = 8192
18:12:04.307793 read(0, "->pbl.c.u32.prod_page_idx;\n\t\t\tqe"..., 8192) = 8192
18:12:04.312901 read(0, " update_geneve_port;\n};\n\nstruct "..., 8192) = 8192
18:12:04.318009 read(0, "mon_ops *common;\n\n\tint (*fill_de"..., 8192) = 8192
18:12:04.322367 read(0, "time plogi_acc_tstamp[5];\n\tu8 tx"..., 8192) = 8192
18:12:04.327527 read(0, "\tspeed;\t   \n\tu8\t\t\t\t\tduplex;\t   \n"..., 8192) = 8192
18:12:04.335044 read(0, "on {\n\tu64\tno_buff_discards;\n\tu64"..., 8192) = 8192
18:12:04.339173 read(0, "2T      BIT(2)\n#define QED_ISCSI"..., 8192) = 8192
18:12:04.343698 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:12:04.345930 write(1, "\363\225\17\356\r3\261\314g\306i\336\271t\364\2778\370[\355y\6\2\322\f\217epM\235\252_"..., 8192) = 8192
18:12:04.345993 read(0, ";\n\n\t\n\n#define QED_RDMA_DEV_CAP_R"..., 8192) = 8192
18:12:04.346029 write(1, "\32C\233\227}\312\266\323\371\337\336\317\264\270\217\246\234\227\315#D\237\347\25\222O\347\247\362\367k{"..., 8192) = 8192
18:12:04.346067 write(1, "UI\210\310\371\f?\275\363\241%\365\351\21\n1\242\357m)\250\305X\342\237l\323\326\30\204\214\r"..., 8192) = 8192
18:12:04.346109 write(1, "\345(\353\265uB\203\32\24`+\v\217\33|S\341\324\330\230tR\324\246\24S\322\0165P0\243"..., 8192) = 8192
18:12:04.346142 write(1, "w\32C\347P\260H\21\247X\333\377}\341\225\236\3555:\274\211$\205\270N\\\366m\21c\2038"..., 8192) = 8192
18:12:04.346181 write(1, "w4\t;q\307,8\362'\341lg\337\t\227\212\253[\223d\376\343\373\371\224\35?\30 \350:"..., 8192) = 8192
18:12:04.346219 write(1, "m\236/\345{\35\202\357\205\322\36yy\232\37\0b\357l\6\217R\224\305\247\327\200\362yz\362\226"..., 8192) = 8192
18:12:04.355590 read(0, " flow_label;\n\tu8 hop_limit_ttl;\n"..., 8192) = 8192
18:12:04.361856 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:12:04.364420 read(0, "16 bdq_xon_threshold[BDQ_NUM_IDS"..., 8192) = 8192
18:12:04.369019 read(0, "./include/linux/qnx6_fs.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.373268 read(0, "s {\n\tint (*check_quota_file)(str"..., 8192) = 8192
18:12:04.380487 read(0, "ong priv);\nstruct dquot *dquot_a"..., 8192) = 8192
18:12:04.384613 read(0, "./include/linux/radix-tree.h\0\0\0\0"..., 8192) = 8192
18:12:04.389777 read(0, "./include/linux/raid/detect.h\0\0\0"..., 8192) = 8192
18:12:04.394762 read(0, " *,\n\t\t     unsigned long *, unsi"..., 8192) = 8192
18:12:04.399568 read(0, "_early\nstatic inline bool __init"..., 8192) = 8192
18:12:04.404479 read(0, "TELIMIT(condition, state)\t\t\t\\\n\tW"..., 8192) = 8192
18:12:04.408797 read(0, "&tree->rb_node;\n\tstruct rb_node "..., 8192) = 8192
18:12:04.413904 read(0, "oot);\n\n\t\tif (child2) {\n\t\t\trb_set"..., 8192) = 8192
18:12:04.418678 read(0, "    DIV_ROUND_UP(NR_CPUS, RCU_FA"..., 8192) = 8192
18:12:04.422762 read(0, "r, type, member) \\\n({ \\\n\tstruct "..., 8192) = 8192
18:12:04.427828 read(0, "ev = &n->next;\n\tn->pprev = &h->f"..., 8192) = 8192
18:12:04.431059 read(0, "void) { }\nstatic inline void exi"..., 8192) = 8192
18:12:04.436775 read(0, ", rhf)));\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\t\t\\\n} w"..., 8192) = 8192
18:12:04.441694 read(0, "tic inline void rcu_cpu_starting"..., 8192) = 8192
18:12:04.446693 read(0, "tern int unregister_restart_hand"..., 8192) = 8192
18:12:04.451233 read(0, "_device;\nstruct regmap;\nstruct r"..., 8192) = 8192
18:12:04.457542 read(0, "  const struct regmap_bus *bus,\n"..., 8192) = 8192
18:12:04.460327 read(0, "nt regmap_multi_reg_write(struct"..., 8192) = 8192
18:12:04.465871 read(0, "t_reg_base;\n\tunsigned int irq_re"..., 8192) = 8192
18:12:04.469911 read(0, "gmap API is disabled\");\n}\n\nstati"..., 8192) = 8192
18:12:04.473877 read(0, "gulators;\n};\n#endif\n\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.478216 read(0, "ct regulator *regulator);\n\nint r"..., 8192) = 8192
18:12:04.482581 read(0, "l\nregulator_is_equal(struct regu"..., 8192) = 8192
18:12:04.486694 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.491098 read(0, "ice *rdev_get_dev(struct regulat"..., 8192) = 8192
18:12:04.496613 read(0, ";\n\tstruct lp3971_regulator_subde"..., 8192) = 8192
18:12:04.499980 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.503992 read(0, "lator_init_data *reg_init_data;\n"..., 8192) = 8192
18:12:04.507831 read(0, "./include/linux/regulator/mt6380"..., 8192) = 8192
18:12:04.510778 read(0, "efine BUCK2_RAMP_3P125MV\t\t0x3\n#d"..., 8192) = 8192
18:12:04.515301 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.519247 read(0, "c, u32 rsc_type, void *rsc,\n\t\t\t "..., 8192) = 8192
18:12:04.525544 read(0, "ister_ssr_notifier(const char *n"..., 8192) = 8192
18:12:04.529739 read(0, "num_entries)\n{\n}\n#endif\n\n#endif\n"..., 8192) = 8192
18:12:04.533528 read(0, "v, const char *id)\n{\n\treturn __r"..., 8192) = 8192
18:12:04.536378 read(0, "cm_do_op(void __iomem *master, u"..., 8192) = 8192
18:12:04.539856 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.544650 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.549838 read(0, "\n\t     pos = rht_dereference_buc"..., 8192) = 8192
18:12:04.553933 read(0, "d *obj,\n\tconst struct rhashtable"..., 8192) = 8192
18:12:04.558120 read(0, "ffer);\n\n#ifdef CONFIG_RING_BUFFE"..., 8192) = 8192
18:12:04.564109 read(0, "K_625 = 5  \n};\n\nenum rio_link_wi"..., 8192) = 8192
18:12:04.569265 read(0, ", offset, data);\n};\n\n\nstatic inl"..., 8192) = 8192
18:12:04.573862 read(0, "ORY\t\t\t0x40000000\t\n#define  RIO_P"..., 8192) = 8192
18:12:04.579058 read(0, "_ACK_CSR(d, n)\t\t\\\n\t\t(d->phys_efp"..., 8192) = 8192
18:12:04.583121 read(0, " (*invalid_vma)(struct vm_area_s"..., 8192) = 8192
18:12:04.589136 read(0, "fine RNDIS_STATUS_WAN_FRAGMENT\t\t"..., 8192) = 8192
18:12:04.594452 read(0, "UFFER\t\t0x00020105\n\n\n#define RNDI"..., 8192) = 8192
18:12:04.600202 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.603325 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.607857 read(0, "ol *rs, uint8_t *data, int len, "..., 8192) = 8192
18:12:04.612807 read(0, "ster(struct rtc_device *rtc,\n\t\t\t"..., 8192) = 8192
18:12:04.617040 read(0, "e RTC_BANK1_WRITE_CTR\t0x5e\t\n#end"..., 8192) = 8192
18:12:04.621621 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.622687 write(1, "\20\255U\314\311\302\330\335%\332\265\201\"\356\361\264,[\261\230t]\370q\335\221\26\260D\270\350\306"..., 8192) = 8192
18:12:04.622749 read(0, "<< 28)\n#define   XD_INT_EN\t\t\t(1 "..., 8192) = 8192
18:12:04.622783 write(1, "\200\243\266\270\26\347\v/\351\305\301m\fs+\372l\215\261\326\227ry\351 \361\331w\321\303\273\353"..., 8192) = 8192
18:12:04.622820 write(1, "\340\277\255\305\2\272\303;\302N&\2020P\267\256\303\0261O}\6g\206\277\23\336\372 e\207h"..., 8192) = 8192
18:12:04.622860 write(1, "Nnj\361\323\21\0\364\210\234\245Lv\34\24\343R\336U\10\2469\n\237\204\177 \352I\32WA"..., 8192) = 8192
18:12:04.622892 write(1, "\2\343\255\2102\330Y\262')\274\374\241\20\216j\227\225X\376p\17V\365\206\273Y\323\312\233\371H"..., 8192) = 8192
18:12:04.622928 write(1, "p^\6\330cs\363\364\223L\255jg\372\347\t\350b\\\377\2\374`Y\374\274\240_\234>;F"..., 8192) = 8192
18:12:04.622965 write(1, "\210\330\206i \365\371\351ln\nQ!\315\332\378\206\351Kf/[\352\33?Q}K\23\f\327"..., 8192) = 8192
18:12:04.623001 write(1, "\331z\333\371bQ\357\251X9\3j\261S\232\t\260\2557+\36\206\312\277\206\16\356\205{\246\261{"..., 8192) = 8192
18:12:04.632178 read(0, ")\n#define   SAMPLE_FIX_CLK\t\t(0x0"..., 8192) = 8192
18:12:04.638858 read(0, "W_DONE\t\t\t0x00\n#define L1SUB_CONF"..., 8192) = 8192
18:12:04.644202 read(0, " SD_OCP_GLITCH_3M\t\t0x08\n#define "..., 8192) = 8192
18:12:04.648511 read(0, "e EXTRA_CAPS_MMC_HS200\t\t(1 << 4)"..., 8192) = 8192
18:12:04.655464 read(0, "AGE_MS_STATUS\t\t0x08\n#define STAG"..., 8192) = 8192
18:12:04.661029 read(0, "2\n#define\tSD_RSP_TYPE_R0\t\t\t0x04\n"..., 8192) = 8192
18:12:04.665495 read(0, "_unlock(&(rwlock)->raw_lock); __"..., 8192) = 8192
18:12:04.669848 read(0, " do_raw_write_lock,\n\t\t\t     do_r"..., 8192) = 8192
18:12:04.673637 read(0, "K_UNLOCKED(name)\n\n#endif \n\n#endi"..., 8192) = 8192
18:12:04.678124 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.685233 read(0, "| SG_END)))\n\n\nstatic inline void"..., 8192) = 8192
18:12:04.690052 read(0, "./include/linux/scc.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.696546 read(0, "\\\n\t\tcurrent->saved_state = TASK_"..., 8192) = 8192
18:12:04.701010 read(0, "nsigned\t\t\tin_user_fault:1;\n#endi"..., 8192) = 8192
18:12:04.708370 read(0, "r_timer;\n#endif\n#ifdef CONFIG_VM"..., 8192) = 8192
18:12:04.714463 read(0, " node);\nextern void release_user"..., 8192) = 8192
18:12:04.719393 read(0, "t_mask {\n\tRSEQ_EVENT_PREEMPT\t= ("..., 8192) = 8192
18:12:04.723946 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.728540 read(0, "./include/linux/sched/debug.h\0\0\0"..., 8192) = 8192
18:12:04.733293 read(0, "./include/linux/sched/jobctl.h\0\0"..., 8192) = 8192
18:12:04.737371 read(0, "tic inline unsigned int memalloc"..., 8192) = 8192
18:12:04.742776 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.746608 read(0, "d)\n{\n\tstruct task_struct *task ="..., 8192) = 8192
18:12:04.753171 read(0, "_node)\n\n#define for_each_thread("..., 8192) = 8192
18:12:04.758185 read(0, "_t *lenp, loff_t *ppos);\n\n#if de"..., 8192) = 8192
18:12:04.763327 read(0, "./include/linux/sched/topology.h"..., 8192) = 8192
18:12:04.768734 read(0, "_SYSCALL) || \\\n\tdefined(CONFIG_N"..., 8192) = 8192
18:12:04.772178 read(0, "ool poll);\n\tint (*freq_get)(cons"..., 8192) = 8192
18:12:04.777926 read(0, "_info *version;\n\n\tconst void __m"..., 8192) = 8192
18:12:04.783680 read(0, "oc(int node);\nvoid scs_free(void"..., 8192) = 8192
18:12:04.789295 read(0, " {\n\t__be16 cause;\n\t__be16 length"..., 8192) = 8192
18:12:04.793521 read(0, "./include/linux/sdb.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.799457 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.804793 read(0, "nt);\nint security_capget(struct "..., 8192) = 8192
18:12:04.809951 read(0, "blob *blob);\nvoid security_task_"..., 8192) = 8192
18:12:04.815464 read(0, "}\n\nstatic inline int security_mo"..., 8192) = 8192
18:12:04.820603 read(0, "\n}\n\nstatic inline void security_"..., 8192) = 8192
18:12:04.825955 read(0, ");\nint security_tun_dev_attach_q"..., 8192) = 8192
18:12:04.830907 read(0, " *old_name);\nint security_path_l"..., 8192) = 8192
18:12:04.836266 read(0, "R:\n\tcase IOC_OPAL_GENERIC_TABLE_"..., 8192) = 8192
18:12:04.840415 read(0, "./include/linux/sem.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.844472 read(0, "\t\t*bufp = m->buf + m->count;\n\tel"..., 8192) = 8192
18:12:04.850375 read(0, "./include/linux/seqlock.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.856157 read(0, "\\\n\t\t\t\t\t\t\t\t\t\\\n\tif (seqprop_preemp"..., 8192) = 8192
18:12:04.860460 read(0, "./include/linux/serdev.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.865727 read(0, "ort *port,\n\t\t\t\t\t   struct device"..., 8192) = 8192
18:12:04.870807 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.876401 read(0, "serial_out)(struct uart_port *, "..., 8192) = 8192
18:12:04.881391 read(0, "uart_set_options(struct uart_por"..., 8192) = 8192
18:12:04.887704 read(0, "C2410_UCON_CLKMASK\t(1 << 10)\n#de"..., 8192) = 8192
18:12:04.892134 read(0, " plat_sci_port_ops\t*ops;\n};\n\n#en"..., 8192) = 8192
18:12:04.897143 read(0, "\n\tu8 fc_ll_l:1;\n\tu8 fc_ll_m:1;\n\t"..., 8192) = 8192
18:12:04.899344 write(1, "I7\260v\361\377\376\7k\1\233L\0\201\224\31\274\354\226\31F`\270\360Hh>\324\267\234\323K"..., 8192) = 8192
18:12:04.899410 read(0, " 0x06,\n\tSFP_SFF8472_COMPLIANCE_R"..., 8192) = 8192
18:12:04.899448 write(1, "<W\253\221\303nBb\300\367<\374\267\0210\360l\20\204\310Qg\310\34B6\6\201@\255\324\271"..., 8192) = 8192
18:12:04.899487 write(1, "\305JG\"\f)\325\345\30\373'\306\205Z\373\342\316Y\351\0RG\263\251\270\32\365V\22\207\233o"..., 8192) = 8192
18:12:04.899523 write(1, "j\212\346U\31?D\206\236[W\275a\366\320\372N\260\24[?Ed\214\352\16\177}\21\237\360\30"..., 8192) = 8192
18:12:04.899559 write(1, "\31\275\36oB\2\275\245\267\r\34}\31e\241\2676g\334\31\36&\234\200K\2565\275\0074\22\376"..., 8192) = 8192
18:12:04.899595 write(1, "\240\205\361\24\222Qo<#\260dA^\340\177\2526%\260\200r\24\25p\277L\350\323\23\215\r`"..., 8192) = 8192
18:12:04.899631 write(1, "\2255\17\t\215\4k\274\253\261\373\247z\377(_\321%\366V\311\3639\254[}\222\250,\245H\243"..., 8192) = 8192
18:12:04.907320 read(0, "_init_clocks(void);\n\nstruct clk_"..., 8192) = 8192
18:12:04.913019 read(0, "\n\nstruct intc_prio_reg {\n\tunsign"..., 8192) = 8192
18:12:04.918143 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.923535 read(0, "./include/linux/signal.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.928729 read(0, "IGSEGV)   | \\\n\trt_sigmask(SIGBUS"..., 8192) = 8192
18:12:04.934193 read(0, "./include/linux/siphash.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:04.938691 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:04.943150 read(0, "tatic inline unsigned int skb_fr"..., 8192) = 8192
18:12:04.950230 read(0, " dst_entry *dst)\n{\n\tWARN_ON(!rcu"..., 8192) = 8192
18:12:04.955902 read(0, "ssector,\n\t\t\t   void *target_cont"..., 8192) = 8192
18:12:04.963692 read(0, "\n\tif (skb == (struct sk_buff *)l"..., 8192) = 8192
18:12:04.967872 read(0, "skb_pull(struct sk_buff *skb, un"..., 8192) = 8192
18:12:04.972737 read(0, "n < skb->len) ? __pskb_trim(skb,"..., 8192) = 8192
18:12:04.978580 read(0, "f (__skb_pad(skb, len, free_on_e"..., 8192) = 8192
18:12:04.983820 read(0, "int skb_shift(struct sk_buff *tg"..., 8192) = 8192
18:12:04.989881 read(0, "*skb)\n{\n\tif (skb->ip_summed == C"..., 8192) = 8192
18:12:04.995164 read(0, "c inline int secpath_exists(cons"..., 8192) = 8192
18:12:05.000669 read(0, "\t*skb_verdict;\n};\n\nenum sk_psock"..., 8192) = 8192
18:12:05.006288 read(0, "sk_psock_init_strp(struct sock *"..., 8192) = 8192
18:12:05.011393 read(0, "_(unsigned long long)\n#endif\n\n\n#"..., 8192) = 8192
18:12:05.017391 read(0, "_node(bytes, flags, node);\n}\n\nst"..., 8192) = 8192
18:12:05.022180 read(0, "lim_stream_free(struct slim_stre"..., 8192) = 8192
18:12:05.027710 read(0, "SM501_GATE_MEMORY\t\t(1)\n#define S"..., 8192) = 8192
18:12:05.032501 read(0, "TINATION_DIMENSION\t(0xEC)\n#defin"..., 8192) = 8192
18:12:05.037136 read(0, "nc,\n\t\t\t   void *info, bool wait,"..., 8192) = 8192
18:12:05.042144 read(0, "USH_PULL\t\t1\n\n\n#define SMSC911X_U"..., 8192) = 8192
18:12:05.045679 read(0, "./include/linux/soc/cirrus/ep93x"..., 8192) = 8192
18:12:05.049444 read(0, "./include/linux/soc/ixp4xx/npe.h"..., 8192) = 8192
18:12:05.054418 read(0, "./include/linux/soc/mediatek/inf"..., 8192) = 8192
18:12:05.058381 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.062730 read(0, "./include/linux/soc/mmp/cputype."..., 8192) = 8192
18:12:05.066151 read(0, "./include/linux/soc/qcom/irq.h\0\0"..., 8192) = 8192
18:12:05.071234 read(0, "./include/linux/soc/qcom/qcom_ao"..., 8192) = 8192
18:12:05.075593 read(0, "e QCOM_SMD_RPM_SMPB\t0x62706d73\n#"..., 8192) = 8192
18:12:05.079898 read(0, "./include/linux/soc/samsung/exyn"..., 8192) = 8192
18:12:05.084819 read(0, ")\n\n#define EXYNOS_ARM_COMMON_CON"..., 8192) = 8192
18:12:05.089863 read(0, "REBLK_DURATION\t\t0x363C\n#define X"..., 8192) = 8192
18:12:05.094560 read(0, "5420_DIS_IRQ_KFC_CORE1_CENTRAL_S"..., 8192) = 8192
18:12:05.100281 read(0, "\t\t\t void (*conv)(struct s3c_adc_"..., 8192) = 8192
18:12:05.103221 read(0, "cktime);\n\n#endif\n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.107360 read(0, "./include/linux/soc/ti/knav_dma."..., 8192) = 8192
18:12:05.111704 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.116277 read(0, "      BIT(9)\n#define TI_SCI_MSG_"..., 8192) = 8192
18:12:05.122100 read(0, "iag_register(const struct sock_d"..., 8192) = 8192
18:12:05.125408 read(0, "ne MSG_DONTROUTE\t4\n#define MSG_T"..., 8192) = 8192
18:12:05.130199 read(0, "./include/linux/sonet.h\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.134097 read(0, "./include/linux/soundwire/\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.138721 read(0, " (*probe)(struct sdw_slave *sdw,"..., 8192) = 8192
18:12:05.142592 read(0, "YNC\t\tBIT(16)\n#define SDW_SHIM_SY"..., 8192) = 8192
18:12:05.146109 read(0, "T_SDCA_12\t\tBIT(4)\n#define SDW_SC"..., 8192) = 8192
18:12:05.151369 read(0, "./include/linux/spi/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.154463 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.157173 read(0, "tern struct mmc_spi_platform_dat"..., 8192) = 8192
18:12:05.159843 write(1, "\350\257\225tdT\21\342G\254\221D\272\231^62\336Yr\263\2710\333P\251\203O\371\35\204\266"..., 8192) = 8192
18:12:05.159903 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.159942 write(1, ")\357\326\346KU\215h\343\203\326C\254\373\6\35\241\212\220=\23\306\324\\\16\374\264\205%N\317\232"..., 8192) = 8192
18:12:05.159983 write(1, "j\303\17F\237\256\330\215\263\r\216`\327\215\224\1\334\t\267=\10\332\272\206!\245\v\242R\320*="..., 8192) = 8192
18:12:05.160038 write(1, "V&\316d\317\tD\376j<\237\231\25\275\251\315\252\n3\"\354\33\203q\347lI\251\26T\365\4"..., 8192) = 8192
18:12:05.160079 write(1, "*\200\264\370\262IrBlr\376R\333\373J\225\260\3\254\305y\210d\374\257n+\367q\361\5\310"..., 8192) = 8192
18:12:05.160118 write(1, "\341H\242@p\23X\313\302^\331\306\5#\200\351\234\333\3009mi\377\2757A\6^KE\277\240"..., 8192) = 8192
18:12:05.160158 write(1, "|q\23O\366t\260\227(_\251\324\336\222\311?\23K\34\370\23[\254nY9\313\371\225\204&\263"..., 8192) = 8192
18:12:05.160197 write(1, "\n+\330]\220\312\356J\340\214\322\234\260\251.E \10\22s\260{>\\\366fE\251\351\321\27\201"..., 8192) = 8192
18:12:05.164281 read(0, "\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.cmd = __cmd,\t\t\t"..., 8192) = 8192
18:12:05.168743 read(0, "spi)\n{\n\treturn spi->controller_s"..., 8192) = 8192
18:12:05.174126 read(0, "\n\tstruct list_head transfer_list"..., 8192) = 8192
18:12:05.178556 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.181743 read(0, "EBUG_SPINLOCK\n  extern void __ra"..., 8192) = 8192
18:12:05.185681 read(0, "./include/linux/spinlock_api_smp"..., 8192) = 8192
18:12:05.189728 read(0, "_LOCK(lock); 1; })\n#define _raw_"..., 8192) = 8192
18:12:05.193317 read(0, "#ifndef __LINUX_SPINLOCK_TYPES_R"..., 8192) = 8192
18:12:05.197292 read(0, "./include/linux/spmi.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.202308 read(0, " inline void srcu_init(void) { }"..., 8192) = 8192
18:12:05.205915 read(0, "./include/linux/ssb/ssb.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.209819 read(0, "\t0x0450\n#define SSB_BOARD_BCM943"..., 8192) = 8192
18:12:05.215988 read(0, "ne   SSB_PLLTYPE_1\t\t\t0x00010000\t"..., 8192) = 8192
18:12:05.220123 read(0, "T\t\t0x00000030 \n#define  SSB_CHIP"..., 8192) = 8192
18:12:05.225146 read(0, "PS_T6(sb)\t(2 * (sb))\n\n\n#define\tS"..., 8192) = 8192
18:12:05.228072 read(0, "AIT\t0x0018\n#define SSB_EXTIF_PCM"..., 8192) = 8192
18:12:05.232226 read(0, "truct pci_dev *pdev)\n{\n\tstruct s"..., 8192) = 8192
18:12:05.236080 read(0, ";\n}\n\nstatic inline\nint ssb_pcico"..., 8192) = 8192
18:12:05.240374 read(0, "M_REVISION_CRC_SHIFT\t8\n\n\n#define"..., 8192) = 8192
18:12:05.244343 read(0, "M8_BFL2LO\t\t0x0088\t\n#define SSB_S"..., 8192) = 8192
18:12:05.248819 read(0, "};\n\n\n#define SSB_ADM_TYPE\t\t\t0x00"..., 8192) = 8192
18:12:05.251717 read(0, "tern void save_stack_trace(struc"..., 8192) = 8192
18:12:05.255908 read(0, "me, _func)\t\t\t\t\\\n\tDECLARE_STATIC_"..., 8192) = 8192
18:12:05.259765 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.263669 read(0, "int interface;\n\tphy_interface_t "..., 8192) = 8192
18:12:05.268149 read(0, "./include/linux/string.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.272501 read(0, "./include/linux/string_helpers.h"..., 8192) = 8192
18:12:05.277264 read(0, "21_TEST\t\t\t0x1f\n#define MII_BCM52"..., 8192) = 8192
18:12:05.282115 read(0, " struct cred *rpc_machine_cred(v"..., 8192) = 8192
18:12:05.286217 read(0, "./include/linux/sunrpc/cache.h\0\0"..., 8192) = 8192
18:12:05.290924 read(0, "nt\t\tcl_softrtry : 1,\n\t\t\t\tcl_soft"..., 8192) = 8192
18:12:05.296890 read(0, ".)\tdo {} while (0)\n# define dfpr"..., 8192) = 8192
18:12:05.300789 read(0, "./include/linux/sunrpc/gss_err.h"..., 8192) = 8192
18:12:05.304795 read(0, "07\n#define CKSUMTYPE_RSA_MD5_DES"..., 8192) = 8192
18:12:05.309420 read(0, "./include/linux/sunrpc/msg_prot."..., 8192) = 8192
18:12:05.314009 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.318237 read(0, "\n\n#define RPC_PRIORITY_LOW\t(-1)\n"..., 8192) = 8192
18:12:05.323441 read(0, " svc_pool *, int);\n\n\t\n\tstruct mo"..., 8192) = 8192
18:12:05.328257 read(0, "serv *, struct rpc_rqst *,\n\t\t\tst"..., 8192) = 8192
18:12:05.334461 read(0, "_rdma_bc_class;\n#endif\n\n\nextern "..., 8192) = 8192
18:12:05.336959 read(0, "const struct sockaddr *sa,\n\t\t\t\t "..., 8192) = 8192
18:12:05.342525 read(0, "\nstatic inline u32 svc_sock_recl"..., 8192) = 8192
18:12:05.345582 read(0, "gment(const struct xdr_buf *, st"..., 8192) = 8192
18:12:05.350746 read(0, "line ssize_t\nxdr_stream_decode_u"..., 8192) = 8192
18:12:05.354548 read(0, ")\n\nstruct xprt_create {\n\tint\t\t\ti"..., 8192) = 8192
18:12:05.359833 read(0, "ter *xpi,\n\t\tstruct rpc_xprt_swit"..., 8192) = 8192
18:12:05.363271 read(0, "rsb(rdev, config)\t\t\t\\\n\t__regmap_"..., 8192) = 8192
18:12:05.367441 read(0, "er(struct ssam_controller *ctrl,"..., 8192) = 8192
18:12:05.371819 read(0, "./include/linux/surface_aggregat"..., 8192) = 8192
18:12:05.376132 read(0, "KIP = 0x0e,\n\tSSAM_SSH_TC_EXT = 0"..., 8192) = 8192
18:12:05.380054 read(0, "em(suspend_state_t state);\n\nexte"..., 8192) = 8192
18:12:05.385373 read(0, "ield green;\n\tstruct fb_bitfield "..., 8192) = 8192
18:12:05.390186 read(0, " struct swait_queue *wait, int s"..., 8192) = 8192
18:12:05.393246 write(1, "e\321x\215R/:E\326\376\1\301\5\325\312\316\307\354\233\371\305\254o\n\324\362:\33\10G\206\257"..., 8192) = 8192
18:12:05.393319 read(0, " SWAP_RA_ORDER_CEILING\t5\n#else\n\n"..., 8192) = 8192
18:12:05.393367 write(1, "?D\246\202y\263X\320=\244\5\n-f\4\333y\355\225\306\31i\1:\304H\0\371\\\345-y"..., 8192) = 8192
18:12:05.393583 write(1, "us\235\177\250_\305|\211\371\321\350\273\351:\213~\354\341z\211`\205\353\25>\0265\27E\376\266"..., 8192) = 8192
18:12:05.393630 write(1, "3\305d\313\0{\351\311\f\245\246\367\230lJS\10L\341G\273]:\37\354\6\31`\6\310\232l"..., 8192) = 8192
18:12:05.393674 write(1, "\240\301\273\242\214r)\264N\337\267}F\343C>\215\10\35\303\306(\t3x\257Bn3.v\323"..., 8192) = 8192
18:12:05.393717 write(1, "\27\365M\260\244\20\27\26@oII:i\21\346\336y\350\350#\361\n.\264\320q\351[\365\5\311"..., 8192) = 8192
18:12:05.393760 write(1, "\0\331\211\233|\255\356\377ULR\225*\7:\37\\\261\322\244\317\6*#$\10){\352\206\342N"..., 8192) = 8192
18:12:05.401672 read(0, "che_info(void)\n{\n}\n\n\n#define fre"..., 8192) = 8192
18:12:05.406162 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.410075 read(0, "e *page)\n{\n\tBUG_ON(!PageLocked(p"..., 8192) = 8192
18:12:05.414339 read(0, "_mrpc_comp_async_hdr;\n\tu32 twi_m"..., 8192) = 8192
18:12:05.420912 read(0, "rt_cfg;\n\tstruct part_cfg_regs __"..., 8192) = 8192
18:12:05.424267 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.428584 read(0, "t;\n}\n\n#else\n#define SYSCALL_META"..., 8192) = 8192
18:12:05.433022 read(0, " *put_old);\n\n\n\n\nasmlinkage long "..., 8192) = 8192
18:12:05.438466 read(0, "hich_clock,\n\t\t\t\t struct sigevent"..., 8192) = 8192
18:12:05.442261 read(0, "*sops,\n\t\t\t\tunsigned nsops,\n\t\t\t\tc"..., 8192) = 8192
18:12:05.446795 read(0, "ned int flags);\nasmlinkage long "..., 8192) = 8192
18:12:05.451158 read(0, "mlinkage long sys_chown16(const "..., 8192) = 8192
18:12:05.455692 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.460422 read(0, " platform_device *sysfb_create_s"..., 8192) = 8192
18:12:05.464682 read(0, "heck sysfs_update_groups(struct "..., 8192) = 8192
18:12:05.469228 read(0, " kernfs_node *kn)\n{\n\tkernfs_get("..., 8192) = 8192
18:12:05.472973 read(0, "./include/linux/t10-pi.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.476976 read(0, "oid taskstats_init_early(void);\n"..., 8192) = 8192
18:12:05.481725 read(0, "t tcp_hdrlen(const struct sk_buf"..., 8192) = 8192
18:12:05.485647 read(0, "_sock_set_keepcnt(struct sock *s"..., 8192) = 8192
18:12:05.490603 read(0, "./include/linux/textsearch.h\0\0\0\0"..., 8192) = 8192
18:12:05.495107 read(0, "\n\tint (*get_max_state) (struct t"..., 8192) = 8192
18:12:05.499650 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.503985 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.508945 read(0, "ne struct tb_xdomain *tb_service"..., 8192) = 8192
18:12:05.513404 read(0, "./include/linux/ti_wilink_st.h\0\0"..., 8192) = 8192
18:12:05.517519 read(0, "broadcast_oneshot_control(enum t"..., 8192) = 8192
18:12:05.521893 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.526079 read(0, "t tm_mday;\n\t\n\tint tm_mon;\n\t\n\tlon"..., 8192) = 8192
18:12:05.529619 read(0, "struct time_namespace *old_ns);\n"..., 8192) = 8192
18:12:05.533399 read(0, " ktime_t ktime_get_with_offset(e"..., 8192) = 8192
18:12:05.537241 read(0, "ruct timer_list *timer) { }\n#end"..., 8192) = 8192
18:12:05.541234 read(0, "5) \n\n\nextern unsigned long tick_"..., 8192) = 8192
18:12:05.544716 read(0, "E_PARM_DESC(name, msg);\n\n#define"..., 8192) = 8192
18:12:05.549370 read(0, " \n\n\tstruct tpm_space work_space;"..., 8192) = 8192
18:12:05.554469 read(0, "M_ORD_SEAL                    23"..., 8192) = 8192
18:12:05.559140 read(0, "ce_array *tr, unsigned long ip,\n"..., 8192) = 8192
18:12:05.564809 read(0, "\tvoid\t\t\t*perf_probe;\n#endif\n\tint"..., 8192) = 8192
18:12:05.570356 read(0, "ILE_FL_SOFT_MODE\t\t= (1 << EVENT_"..., 8192) = 8192
18:12:05.573880 read(0, "g1, u64 arg2,\n\t\t     u64 arg3, u"..., 8192) = 8192
18:12:05.579034 read(0, " void trace_seq_putmem_hex(struc"..., 8192) = 8192
18:12:05.583372 read(0, "PRIO\t10\n\nextern struct srcu_stru"..., 8192) = 8192
18:12:05.587989 read(0, "fine EXPORT_TRACEPOINT_SYMBOL(na"..., 8192) = 8192
18:12:05.592166 read(0, " xacct_add_tsk(struct taskstats "..., 8192) = 8192
18:12:05.595965 read(0, "ct task_struct *p);\nextern struc"..., 8192) = 8192
18:12:05.602392 read(0, "er *driver, struct tty_struct *t"..., 8192) = 8192
18:12:05.607299 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.611587 read(0, "ort *port, bool val)\n{\n\tassign_b"..., 8192) = 8192
18:12:05.616246 read(0, "\n}\n\nstatic inline void u64_stats"..., 8192) = 8192
18:12:05.620524 read(0, "y())\n\t\treturn n;\n\tinstrument_cop"..., 8192) = 8192
18:12:05.625479 read(0, "\tstruct platform_device\t*ucb1400"..., 8192) = 8192
18:12:05.629372 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.631009 write(1, "\264*\220e\202\240\231tN\201\323FyT\355q\257{\242;l\243{ `\232!\205\241\256\312n"..., 8192) = 8192
18:12:05.631089 read(0, "\t\treturn 0;\n\telse\n\t\treturn _copy"..., 8192) = 8192
18:12:05.631124 write(1, "\204\341\t\277\23\213\320\304Q\274\264\373-Thu\207\177T\270\211.\10(\365b\307\341\226\207\17\252"..., 8192) = 8192
18:12:05.631161 write(1, "\r9\271&{\2739K\323\20\375\274c'O;$\212\311\344Xs=\32\270|g\217\256H\223S"..., 8192) = 8192
18:12:05.631193 write(1, "\271\256h\21\236\237\227\377\347X\277S{wK'\207\314b\2\264R*L'\372\"D\352C\300\216"..., 8192) = 8192
18:12:05.631228 write(1, "j\267\17\246\210|\252\235\321\330j\375\314?I\322\265\300&9\333\263\254\327P\332\371\315\r7\17\323"..., 8192) = 8192
18:12:05.631266 write(1, "\322x+I\371\6\331\323\357;C\260\202\245a\370\267\205s\177L@\212T\236\267\265\206\246\37\266\267"..., 8192) = 8192
18:12:05.631304 write(1, "\326\337\353SR\275\322\313\231\301 \37370\177j[(\315\206\240\303\350\33\375\316s\327MB\267\234"..., 8192) = 8192
18:12:05.631340 write(1, "\342\vS\300m\246u\206;\272\21g\222\355\311\260\".\4\302\22\211\311/a?\345\2\n\26\211\357"..., 8192) = 8192
18:12:05.639431 read(0, "./include/linux/ulpi/driver.h\0\0\0"..., 8192) = 8192
18:12:05.644440 read(0, "ss_info *info, struct cred *new)"..., 8192) = 8192
18:12:05.648659 read(0, "./include/linux/uprobes.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.653382 read(0, "/pm_runtime.h>\t\n\nstruct usb_devi"..., 8192) = 8192
18:12:05.657545 read(0, "usb3_lpm_parameters u2_params;\n\t"..., 8192) = 8192
18:12:05.662994 read(0, "oduct = (prod), \\\n\t.bInterfaceCl"..., 8192) = 8192
18:12:05.669632 read(0, "urb *urb)\n{\n\treturn (urb->transf"..., 8192) = 8192
18:12:05.674005 read(0, "ine UAC_CLOCK_SOURCE_TYPE_EXT\t0x"..., 8192) = 8192
18:12:05.679731 read(0, "R\t\t0x07\n#define UAC2_EN_PARAM1\t\t"..., 8192) = 8192
18:12:05.682185 read(0, " UAC3_CHANNEL_VENDOR_DEFINED\t0xF"..., 8192) = 8192
18:12:05.686551 read(0, "./include/linux/usb/ccid.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.690353 read(0, "_ncm_rx_verify_nth32(struct cdc_"..., 8192) = 8192
18:12:05.694927 read(0, "on *f,\n\t\t\t\tstruct usb_ep *_ep, u"..., 8192) = 8192
18:12:05.700785 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.705822 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.711561 read(0, "nt\t(*vbus_draw) (struct usb_gadg"..., 8192) = 8192
18:12:05.714856 read(0, ",\n\t\tstruct usb_descriptor_header"..., 8192) = 8192
18:12:05.720360 read(0, "s & (1U << HCD_FLAG_RH_RUNNING))"..., 8192) = 8192
18:12:05.724978 read(0, "usb_hcd *hcd, int port)\n{\n\tretur"..., 8192) = 8192
18:12:05.730494 read(0, "./include/linux/usb/iowarrior.h\0"..., 8192) = 8192
18:12:05.734653 read(0, "6)\n#define INT_CR_INT\t\t\t(1 << 7)"..., 8192) = 8192
18:12:05.738490 read(0, "                          3\n#def"..., 8192) = 8192
18:12:05.743400 read(0, "fine     PCI_TARGET_ABORT_RECEIV"..., 8192) = 8192
18:12:05.748929 read(0, "     18\n#define     DMA_VALID_BI"..., 8192) = 8192
18:12:05.755048 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.760137 read(0, "./include/linux/usb/pd.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.764892 read(0, "O_MAX_VOLT(max_mv) |\t\\\n\tPDO_PPS_"..., 8192) = 8192
18:12:05.770137 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.774233 read(0, ", lat, term, vbm, sbu, sbut, cur"..., 8192) = 8192
18:12:05.780162 read(0, "urn ERR_PTR(-ENXIO);\n}\n\nstatic i"..., 8192) = 8192
18:12:05.783282 read(0, " BEMPENB\t\t0x3A\n#define SOFCFG\t\t0"..., 8192) = 8192
18:12:05.788516 read(0, "./include/linux/usb/renesas_usbh"..., 8192) = 8192
18:12:05.793246 read(0, "_switch *sw);\n\nstruct usb_role_s"..., 8192) = 8192
18:12:05.798822 read(0, "int usb_serial_register_drivers("..., 8192) = 8192
18:12:05.802794 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.808185 read(0, " typec_cc_polarity polarity);\n\ti"..., 8192) = 8192
18:12:05.812812 read(0, ");\n\tint (*dr_set)(struct typec_p"..., 8192) = 8192
18:12:05.817549 read(0, "_PIN_ASSIGN_D,\n\tDP_PIN_ASSIGN_E,"..., 8192) = 8192
18:12:05.821995 read(0, " = 0x08,\n\tTMF_I_T_NEXUS_RESET   "..., 8192) = 8192
18:12:05.826810 read(0, "                28\n#define     P"..., 8192) = 8192
18:12:05.832307 read(0, "d(struct usb_interface *, pm_mes"..., 8192) = 8192
18:12:05.837855 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.842072 read(0, "c_rlimit_put_ucounts(struct ucou"..., 8192) = 8192
18:12:05.847658 read(0, "\n\nstatic inline bool userfaultfd"..., 8192) = 8192
18:12:05.851816 read(0, "tatic inline bool guid_is_null(c"..., 8192) = 8192
18:12:05.856062 read(0, "v);\n\n#define module_vdpa_driver("..., 8192) = 8192
18:12:05.861715 read(0, "nt_t refcount;\n\tunsigned int ope"..., 8192) = 8192
18:12:05.867875 read(0, "roducer;\n};\n\nstruct vfio_pci_cor"..., 8192) = 8192
18:12:05.873014 read(0, "./include/linux/vga_switcheroo.h"..., 8192) = 8192
18:12:05.877186 read(0, "unsigned int limit;\n\tunsigned in"..., 8192) = 8192
18:12:05.882319 read(0, "./include/linux/via_i2c.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.888262 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.888403 write(1, "\215\255_\343\235\231\212\214o\263TV}\367\365\346\f\177-\374\336\376\0\325\3h\33N^m\265p"..., 8192) = 8192
18:12:05.888459 read(0, "irtio_device *vdev, u32 val)\n{\n\t"..., 8192) = 8192
18:12:05.888491 write(1, "==\v9/\312\244\217%Y\27\227$^]\220\350w\t\3Q\241\320\31 \233n\357p\201\10\363"..., 8192) = 8192
18:12:05.888522 write(1, "5K\217\356KH/7\376\3335\222qt\271\357n\364\230xq\35\221\242\200\357\177\215\\E\336\270"..., 8192) = 8192
18:12:05.888559 write(1, "k\200^/\356\323\323\23h\237\"\263eW%\24hp~h\262kG\3205\373\334\271\276t\237\4"..., 8192) = 8192
18:12:05.888595 write(1, "\331B\"\357\314\21\326Z~\233\343\327\0O\25T\311\262w\211\222N\255\211\370\211\360\246\216\261\332l"..., 8192) = 8192
18:12:05.888631 write(1, "A\314\274z\330^\205\225\327j\203\263\33\200L\32$\261\227\30L\234\t\35.\270\373\323\337\2702\353"..., 8192) = 8192
18:12:05.888661 write(1, "4i\214\207^\261\2253\353\2\3275#\325\221\254\220\270\3619\372\203\324t\370{\214mH\260\222\16"..., 8192) = 8192
18:12:05.895735 read(0, "./include/linux/virtio_dma_buf.h"..., 8192) = 8192
18:12:05.901341 read(0, "_device_id id;\n};\n\n\nstatic inlin"..., 8192) = 8192
18:12:05.904822 read(0, " *data);\nint virtio_transport_no"..., 8192) = 8192
18:12:05.909401 read(0, "v_external\n};\n\nstruct vlynq_devi"..., 8192) = 8192
18:12:05.914593 read(0, "(struct mm_struct *mm,\n\t\t\t\t\t\t  u"..., 8192) = 8192
18:12:05.920125 read(0, "./include/linux/vme.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:05.926208 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.930939 read(0, "f (vmstat_item_in_bytes(item)) {"..., 8192) = 8192
18:12:05.936617 read(0, "air);\ns64 vmci_qpair_produce_buf"..., 8192) = 8192
18:12:05.941864 read(0, " VMCI_VERSION_SHIFT_WIDTH 16\n#de"..., 8192) = 8192
18:12:05.946944 read(0, "ee_space = vmci_q_header_free_sp"..., 8192) = 8192
18:12:05.952244 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.956766 read(0, "ve_to_console(unsigned int vt, i"..., 8192) = 8192
18:12:05.962829 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.967392 read(0, " *wq_head, struct wait_queue_ent"..., 8192) = 8192
18:12:05.973437 read(0, "\t\\\n\t__ret;\t\t\t\t\t\t\t\t\t\\\n})\n\n\n#defin"..., 8192) = 8192
18:12:05.977268 read(0, "nt sync, void *key);\n\n#define DE"..., 8192) = 8192
18:12:05.981190 read(0, "// SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.988300 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:05.991922 read(0, "0100\t\n#define WM97XX_CM_RATE_375"..., 8192) = 8192
18:12:05.996808 read(0, "./include/linux/workqueue.h\0\0\0\0\0"..., 8192) = 8192
18:12:06.001645 read(0, "BOUND | __WQ_ORDERED |\t\t\\\n\t\t\t__W"..., 8192) = 8192
18:12:06.007979 read(0, "line void wait_on_inode(struct i"..., 8192) = 8192
18:12:06.013458 read(0, "_lock = NULL;\n#endif\n#ifdef CONF"..., 8192) = 8192
18:12:06.018830 read(0, "= XARRAY_INIT(name, flags)\n\n\n#de"..., 8192) = 8192
18:12:06.023604 read(0, "D_UP(XA_CHUNK_SIZE, BITS_PER_LON"..., 8192) = 8192
18:12:06.028406 read(0, "hift ||\n\t\t\txas->xa_offset != (xa"..., 8192) = 8192
18:12:06.032826 read(0, "_t v2;\n\tuint32_t v3;\n\tuint32_t v"..., 8192) = 8192
18:12:06.038073 read(0, "USH      0\n#define Z_PARTIAL_FLU"..., 8192) = 8192
18:12:06.042043 read(0, "./include/linux/zsmalloc.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.046712 read(0, "DERSIZE_MIN  6\n#define ZSTD_fram"..., 8192) = 8192
18:12:06.050935 read(0, "ine FP_PACK_DP(val,X)\t\t\\\n  do {\t"..., 8192) = 8192
18:12:06.054500 read(0, "nl, _y);\t\t\t\t\t\\\n    R##_f = _q | "..., 8192) = 8192
18:12:06.059080 read(0, "doit(_FP_FRAC_WORD_4(_z,1), _FP_"..., 8192) = 8192
18:12:06.063325 read(0, "E _x[4], _y[2], _z[4];\t\t\t\t\t\\\n   "..., 8192) = 8192
18:12:06.067219 read(0, "P_UNPACK_RAW_4(fs, X, val)\t\t\t\t\\\n"..., 8192) = 8192
18:12:06.070331 read(0, "FRAC_GT_4(_m, X))\t\t\t\t\t    \\\n    "..., 8192) = 8192
18:12:06.074078 read(0, "\n\n#ifndef __MATH_EMU_OP_8_H__\n#d"..., 8192) = 8192
18:12:06.077147 read(0, "ff = -diff;\t\t\t\t\t\t\t     \\\n\t  if ("..., 8192) = 8192
18:12:06.081706 read(0, "\\\n    FP_SET_EXCEPTION(FP_EX_INV"..., 8192) = 8192
18:12:06.086074 read(0, "\t  _FP_FRAC_SLL_##wc(X, (_FP_WFR"..., 8192) = 8192
18:12:06.089859 read(0, "\n\n#ifndef    __MATH_EMU_SINGLE_H"..., 8192) = 8192
18:12:06.094417 read(0, "./include/media/cec-notifier.h\0\0"..., 8192) = 8192
18:12:06.097768 read(0, "es;\n\tu8 available_log_addrs;\n\n\tu"..., 8192) = 8192
18:12:06.103569 read(0, "_3,\n\tCCDC_GAMMA_BITS_11_2,\n\tCCDC"..., 8192) = 8192
18:12:06.108228 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.111972 read(0, "s *dv_timings);\n\n\t\n\tint (*enum_d"..., 8192) = 8192
18:12:06.116996 read(0, "t osd_state *sd, int filter);\n\ti"..., 8192) = 8192
18:12:06.121466 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.125615 read(0, "truct dmx_demux *demux, const ch"..., 8192) = 8192
18:12:06.130676 read(0, "t cx2341x_handler {\n\tu32 capabil"..., 8192) = 8192
18:12:06.136525 read(0, "define CX25840_VCONFIG_ANCDATA_S"..., 8192) = 8192
18:12:06.140371 read(0, "P_DSP_IN_I2S3\t\t7  \n#define MSP_D"..., 8192) = 8192
18:12:06.142625 write(1, "\327\351H@g\225<\31\320m\237\252\365\254\202\311\226v\354\311\331;t!\214X\260\321\331\355\271\205"..., 8192) = 8192
18:12:06.142708 read(0, "oid *mem, struct saa7146_pgtable"..., 8192) = 8192
18:12:06.142743 write(1, "\315s\215\374\17\274\2663\206f\315Qp$2\336 \201W\373\35mM\341\242\365\367\214C4\332\37"..., 8192) = 8192
18:12:06.142779 write(1, "\2\244\304c\0017\370\312\0065\273\377p\243t\220\344\3137\355\222\0\17u\377\260\343\10\267{2:"..., 8192) = 8192
18:12:06.142819 write(1, "V3-'\304\v\333\20(}fb\32\366\21\266U\333\327n\203\205\311\n\374\207^\302\2049\1a"..., 8192) = 8192
18:12:06.142851 write(1, "\374\10\364\377.alT\304\10\325\240\233\355\321\225\4\322\340\23\226\267\37Z\177\352\27\311\252s\214\t"..., 8192) = 8192
18:12:06.142888 write(1, "\315sZ\200\223Lpt$\306.:\311^{)\300\37]\353\"\305fw\7\236[\225 \35\367\177"..., 8192) = 8192
18:12:06.142925 write(1, "\237n}-\31\37*\202L\310h\\.g\224\331\3+\204\375f\177\200\203|\177w\211\375\332,\212"..., 8192) = 8192
18:12:06.142961 write(1, "u\210\262&_\276\2576\177]M\332\244\f\246\31jz;.\360;\17\316\336|\201'K\235\6e"..., 8192) = 8192
18:12:06.151943 read(0, ", flags);\n\tsaa7146_write(x, IER,"..., 8192) = 8192
18:12:06.156644 read(0, "./include/media/drv-intf/si476x."..., 8192) = 8192
18:12:06.161275 read(0, "UNK_COLD\t\t0x010c\n#define USB_PID"..., 8192) = 8192
18:12:06.166153 read(0, "PID_NOXON_DAB_STICK\t\t\t\t0x00b3\n#d"..., 8192) = 8192
18:12:06.170060 read(0, ", int ecount);\n\n\tint (*slot_rese"..., 8192) = 8192
18:12:06.175172 read(0, "te_min;\n\tu32\tsymbol_rate_max;\n\tu"..., 8192) = 8192
18:12:06.180984 read(0, "\n\n#ifndef _DVB_RINGBUFFER_H_\n#de"..., 8192) = 8192
18:12:06.184728 read(0, ";\n\t\n\tint (*kernel_ioctl)(struct "..., 8192) = 8192
18:12:06.190633 read(0, "ps;\n\t__u8\tchroma_format_idc;\n\t__"..., 8192) = 8192
18:12:06.195150 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.198956 read(0, "./include/media/i2c/adv7604.h\0\0\0"..., 8192) = 8192
18:12:06.202747 read(0, "./include/media/i2c/ak881x.h\0\0\0\0"..., 8192) = 8192
18:12:06.206283 read(0, "32 max_flash_brt[LM3560_LED_MAX]"..., 8192) = 8192
18:12:06.210675 read(0, "./include/media/i2c/mt9t001.h\0\0\0"..., 8192) = 8192
18:12:06.212937 read(0, "./include/media/i2c/ov772x.h\0\0\0\0"..., 8192) = 8192
18:12:06.215812 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.219408 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.223163 read(0, "./include/media/i2c/upd64083.h\0\0"..., 8192) = 8192
18:12:06.226492 read(0, "ER\n\n\n#define MEDIA_DEV_NOTIFY_PR"..., 8192) = 8192
18:12:06.232319 read(0, "t media_gobj graph_obj;\t\n\tconst "..., 8192) = 8192
18:12:06.238307 read(0, "q->state == MEDIA_REQUEST_STATE_"..., 8192) = 8192
18:12:06.241753 read(0, "ce(struct device *dev, enum rc_d"..., 8192) = 8192
18:12:06.247556 read(0, "(vendor) << 16) | ((sys) << 8) |"..., 8192) = 8192
18:12:06.252444 read(0, "rong-kii-pro\"\n#define RC_MAP_WET"..., 8192) = 8192
18:12:06.257119 read(0, "nsigned p, u8 *vbuf);\nvoid tpg_f"..., 8192) = 8192
18:12:06.262983 read(0, " tpg_init_mv_count(struct tpg_da"..., 8192) = 8192
18:12:06.266895 read(0, "./include/media/tveeprom.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.272034 read(0, "r *client_type,\n\t\tu8 addr, const"..., 8192) = 8192
18:12:06.277450 read(0, "264_decode_params;\n\tstruct v4l2_"..., 8192) = 8192
18:12:06.283636 read(0, "rl);\n\n\treturn rval;\n}\n\n\n#define "..., 8192) = 8192
18:12:06.288003 read(0, "./include/media/v4l2-device.h\0\0\0"..., 8192) = 8192
18:12:06.293115 read(0, "32 polarities, bool interlaced, "..., 8192) = 8192
18:12:06.297555 read(0, " fwnode_handle *fwn,\n\tstruct led"..., 8192) = 8192
18:12:06.302469 read(0, "./include/media/v4l2-ioctl.h\0\0\0\0"..., 8192) = 8192
18:12:06.306161 read(0, "\t\t\t      const struct v4l2_audio"..., 8192) = 8192
18:12:06.311165 read(0, ";\n\tstruct v4l2_jpeg_frame_compon"..., 8192) = 8192
18:12:06.315502 read(0, "_enc;\n\tpix_mp_fmt->quantization "..., 8192) = 8192
18:12:06.320314 read(0, " *\nv4l2_m2m_last_dst_buf(struct "..., 8192) = 8192
18:12:06.324604 read(0, "./include/media/v4l2-subdev.h\0\0\0"..., 8192) = 8192
18:12:06.330262 read(0, "t (*init_cfg)(struct v4l2_subdev"..., 8192) = 8192
18:12:06.335636 read(0, "truct videobuf_buffer {\n\tunsigne"..., 8192) = 8192
18:12:06.341462 read(0, "ock_t *irqlock,\n\t\t\t enum v4l2_bu"..., 8192) = 8192
18:12:06.346700 read(0, "_in_dqbuf:1;\n\tunsigned int\t\t\tis_"..., 8192) = 8192
18:12:06.350779 read(0, "_frontend\tfe_mem;\n\tstruct dvb_ne"..., 8192) = 8192
18:12:06.355816 read(0, "f(struct device *dev, unsigned i"..., 8192) = 8192
18:12:06.360210 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.365101 read(0, ";\n\tu64 lpc_mem_size;\n\tu64 specia"..., 8192) = 8192
18:12:06.370149 read(0, "2154_cb *)skb->cb;\n}\n\nstatic inl"..., 8192) = 8192
18:12:06.375524 read(0, "\n#define P9_STATS_MTIME\t\t0x00000"..., 8192) = 8192
18:12:06.381841 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.386682 read(0, "ps,\n\t\t       struct netlink_ext_"..., 8192) = 8192
18:12:06.391450 read(0, "\t\t\t\t u32 addr_flags, bool sllao,"..., 8192) = 8192
18:12:06.397532 read(0, "addr->s6_addr32[2] ^ htonl(0x000"..., 8192) = 8192
18:12:06.401316 write(1, "fo\314\267\330\355CL\5\377\1\7\255wz()j\4\f\363k\261A6\305\307 \205U\35p"..., 8192) = 8192
18:12:06.401476 read(0, "msg(struct sock *sk, struct msgh"..., 8192) = 8192
18:12:06.401534 write(1, "\250\fj\243\222\301\177[\301P\267*\t\264&\206@\v\314V\215\2\302\225\216\310xT\333\232F("..., 8192) = 8192
18:12:06.401579 write(1, "\240\23H\202\337!\301\352\315\3219\314@\372\346fQ\375\272\242\216\375\265U\275.=%8\375W\203"..., 8192) = 8192
18:12:06.401628 write(1, "\30\375\202w\315K:{\346\226l\375!\375\351\25D\327\10\231@\7\266oy#\217V\210\301\27Y"..., 8192) = 8192
18:12:06.401668 write(1, "&\4\355w\210v\303\227\363\fY\245\341\373\337\31\237\260\344\"\271\34\331\260\241\323\341\366w3}\262"..., 8192) = 8192
18:12:06.401708 write(1, "\234d]A\226\4wb0\260\312\307'v\212\275\"\207V\n\3304;7\360\244\355\220.\230\217\373"..., 8192) = 8192
18:12:06.401742 write(1, "\354\343\355\20}\36;\334\342\260\325e\\\201\201K\362\266-\362\267\3\207\250\30\336\312\303\7[9\27"..., 8192) = 8192
18:12:06.409240 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.413192 read(0, "FF,\t\n\tAX25_VALUES_CONMODE,\t\n\tAX2"..., 8192) = 8192
18:12:06.419205 read(0, "_free(void);\n\n\nint ax25_std_fram"..., 8192) = 8192
18:12:06.423732 read(0, "0\n#define BT_PHY_LE_CODED_RX\t0x0"..., 8192) = 8192
18:12:06.429394 read(0, "FIG_BT_BREDR)\nint sco_init(void)"..., 8192) = 8192
18:12:06.435959 read(0, "HERAL\t\t0x20\n\n\n#define HCI_CM_ACT"..., 8192) = 8192
18:12:06.441076 read(0, ";\n\tstruct ext_flow_spec  rx_flow"..., 8192) = 8192
18:12:06.446645 read(0, "s;\n\t__le16  handle;\n} __packed;\n"..., 8192) = 8192
18:12:06.451081 read(0, "en {\n\t__u8\tstatus;\n\t__le16\thandl"..., 8192) = 8192
18:12:06.457232 read(0, "_pkts_info handles[];\n} __packed"..., 8192) = 8192
18:12:06.460656 read(0, "eout;\n\t__u8      clk_accurancy;\n"..., 8192) = 8192
18:12:06.466967 read(0, "ine HCI_DEFAULT_RPA_TIMEOUT\t\t(15"..., 8192) = 8192
18:12:06.473222 read(0, "out;\n\t__u16\t\tconn_timeout;\n\t__u1"..., 8192) = 8192
18:12:06.477230 read(0, "hci_conn *hci_conn_hash_lookup_b"..., 8192) = 8192
18:12:06.482393 read(0, "pe);\n\nvoid hci_uuids_clear(struc"..., 8192) = 8192
18:12:06.487995 read(0, "_cb *cb;\n\n\tmutex_lock(&hci_cb_li"..., 8192) = 8192
18:12:06.493124 read(0, "addr_type, u8 status);\nint mgmt_"..., 8192) = 8192
18:12:06.497680 read(0, "fo_req {\n\tbdaddr_t bdaddr;\n\t__u8"..., 8192) = 8192
18:12:06.503124 read(0, "packed;\n\nstruct l2cap_conf_rsp {"..., 8192) = 8192
18:12:06.507953 read(0, "\tCONF_INPUT_DONE,\n\tCONF_OUTPUT_D"..., 8192) = 8192
18:12:06.513988 read(0, "__u8\t\ttype;\n} __packed;\n#define "..., 8192) = 8192
18:12:06.520052 read(0, " MGMT_OP_SET_STATIC_ADDRESS\t0x00"..., 8192) = 8192
18:12:06.525648 read(0, "O\t0x0049\n#define MGMT_READ_EXP_F"..., 8192) = 8192
18:12:06.529648 read(0, "e16\teir_len;\n\t__u8\teir[];\n} __pa"..., 8192) = 8192
18:12:06.534289 read(0, "COMM_LM_TRUSTED\t0x0008\n#define R"..., 8192) = 8192
18:12:06.542169 read(0, "saction_id;\t\t\n\tstruct lacpdu lac"..., 8192) = 8192
18:12:06.546182 read(0, "nst struct bond_opt_value *bond_"..., 8192) = 8192
18:12:06.553369 read(0, " == BOND_MODE_8023AD || bond_is_"..., 8192) = 8192
18:12:06.558046 read(0, "ink_ext_ack *extack);\nint bond_r"..., 8192) = 8192
18:12:06.562770 read(0, "(napi_id >= MIN_NAPI_ID)\n\t\tnapi_"..., 8192) = 8192
18:12:06.567874 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.572815 read(0, "pkt *pkt, const u8 data);\n\n\nint "..., 8192) = 8192
18:12:06.576684 read(0, "har *extra);\nint cfg80211_wext_g"..., 8192) = 8192
18:12:06.580939 read(0, "rtscts;\n\tenum nl80211_tid_config"..., 8192) = 8192
18:12:06.587428 read(0, "};\n\n\nenum rate_info_bw {\n\tRATE_I"..., 8192) = 8192
18:12:06.592662 read(0, "ruct cfg80211_bss {\n\tstruct ieee"..., 8192) = 8192
18:12:06.598178 read(0, " nl80211_peer_measurement_ftm_fa"..., 8192) = 8192
18:12:06.603960 read(0, "t net_device *netdev,\n\t\t\t     st"..., 8192) = 8192
18:12:06.609431 read(0, " BIT(7),\n\tWIPHY_WOWLAN_NET_DETEC"..., 8192) = 8192
18:12:06.615068 read(0, "\n\tstruct list_head pmsr_list;\n\ts"..., 8192) = 8192
18:12:06.621597 read(0, "ool cfg80211_is_element_inherite"..., 8192) = 8192
18:12:06.626529 read(0, " = status;\n\tparams.bssid = bssid"..., 8192) = 8192
18:12:06.633681 read(0, "uct wiphy *wiphy,\n\t\t\tenum nl8021"..., 8192) = 8192
18:12:06.637684 read(0, "2154_llsec_device *dev);\n\tint\t(*"..., 8192) = 8192
18:12:06.642859 read(0, "m, __wsum csum2, int offset)\n{\n\t"..., 8192) = 8192
18:12:06.648490 read(0, "\n{\n\treturn;\n}\n\nstatic inline int"..., 8192) = 8192
18:12:06.648673 write(1, "zsc\333\220\1't\202>\"3\252K\23\221k\316\vG\225\241\316@P\323\231]\326\32*]"..., 8192) = 8192
18:12:06.648760 read(0, "\tif (codel_time_before(vars->lde"..., 8192) = 8192
18:12:06.648809 write(1, "f\327\214\342Z\nr\35k\363\220n\342s\340*\307\377+\21\27\20\352\272\23\220\337J}\254,\200"..., 8192) = 8192
18:12:06.648848 write(1, "\206\201\315\233\3025D\306\6\250(\24t\211\26\354\2107\246\212\7\16\226C\323\2120\317\17&vM"..., 8192) = 8192
18:12:06.648883 write(1, "\17\373\341R\276!Y\3749J\275\355S\313\315\207\212\"?an\204$>\334\16(HYQ\224\310"..., 8192) = 8192
18:12:06.648946 write(1, "\350,~\332\237\351\227\360\351\2633\212\274JQ\345\257s\320\250\246\221\314\205\201\256\30\31\224\21Z\10"..., 8192) = 8192
18:12:06.648982 write(1, "\367\202?|>a\370\2\10\345\342\226{+\216\357\304E-\217\245\262\2115@\274\220\215\253\22M\0"..., 8192) = 8192
18:12:06.649020 write(1, "\316z\317e\366\302h\325bN&-\377\311g\326\204bZgC\252\246\372\21l(\367\266\240?\305"..., 8192) = 8192
18:12:06.649063 write(1, "\7\246\375\203\311Q\342\24#\243<\355\242%\362\230\352\372G\334\331:\314{\236\37\267By\363?`"..., 8192) = 8192
18:12:06.659374 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.663607 read(0, "ELOAD_LIMIT_MAX * __DEVLINK_RELO"..., 8192) = 8192
18:12:06.670698 read(0, "gnore_ari\"\n#define DEVLINK_PARAM"..., 8192) = 8192
18:12:06.676554 read(0, "_PPPOE_PPP_PARSING,\n\tDEVLINK_TRA"..., 8192) = 8192
18:12:06.679978 read(0, "EVLINK_TRAP_GROUP_GENERIC_NAME_L"..., 8192) = 8192
18:12:06.683886 read(0, "t_ack *extack);\n\t\n\tint (*port_ne"..., 8192) = 8192
18:12:06.691429 read(0, "param_value_changed(struct devli"..., 8192) = 8192
18:12:06.695256 read(0, "         numdat;\n        __u16  "..., 8192) = 8192
18:12:06.700607 read(0, "./include/net/dn_fib.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.706374 read(0, "ine NSP_REASON_LL 32\t\n#define NS"..., 8192) = 8192
18:12:06.711226 read(0, "ROTO_LAN9303_VALUE,\n\tDSA_TAG_PRO"..., 8192) = 8192
18:12:06.718766 read(0, "\n\treturn dsa_towards_port(ds, cp"..., 8192) = 8192
18:12:06.723527 read(0, "ruct dsa_switch *ds, int port,\n\t"..., 8192) = 8192
18:12:06.728271 read(0, "wner);\nvoid dsa_tag_drivers_unre"..., 8192) = 8192
18:12:06.733879 read(0, "nst struct dst_entry *dst, int m"..., 8192) = 8192
18:12:06.740598 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.745751 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.750507 read(0, "./include/net/esp.h\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.755540 read(0, "truct notifier_block *nb,\n\t\t\t  v"..., 8192) = 8192
18:12:06.760558 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.765641 read(0, "EN];\n\tunsigned char tha[ETH_ALEN"..., 8192) = 8192
18:12:06.770795 read(0, ";\nvoid flow_rule_match_enc_ports"..., 8192) = 8192
18:12:06.775430 read(0, "er_type\tbinder_type;\n\tvoid\t\t\t\t*d"..., 8192) = 8192
18:12:06.781286 read(0, "default_flow) {\n\t\tlist_del_init("..., 8192) = 8192
18:12:06.786452 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.791148 read(0, "ruct genl_info {\n\tu32\t\t\tsnd_seq;"..., 8192) = 8192
18:12:06.797501 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.802086 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.806370 read(0, "0211_RADIOTAP_F_TX_FAIL = 0x0001"..., 8192) = 8192
18:12:06.811840 read(0, "\t= 0x2000,\n\tIEEE80211_RADIOTAP_H"..., 8192) = 8192
18:12:06.815800 read(0, "__IEEE802154_LLSEC_DEVKEY_MAX,\n}"..., 8192) = 8192
18:12:06.821100 read(0, "ed char scope = broadcast[5] & 0"..., 8192) = 8192
18:12:06.826133 read(0, "*sk = skb_steal_sock(skb, refcou"..., 8192) = 8192
18:12:06.831786 read(0, "efine ICSK_TIME_LOSS_PROBE\t5\t\n#d"..., 8192) = 8192
18:12:06.837484 read(0, "P_ECN_clear(struct iphdr *iph)\n{"..., 8192) = 8192
18:12:06.842358 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.849052 read(0, "16 dport,\n\t\t\t\t\t     const int sd"..., 8192) = 8192
18:12:06.853745 read(0, "e_store(struct sock *sk, int new"..., 8192) = 8192
18:12:06.858760 read(0, "rn 1;\n\t}\n\n\treturn 0;\n}\n\n\nvoid in"..., 8192) = 8192
18:12:06.863257 read(0, " struct flowi4 *fl4,\n\t\t\t      st"..., 8192) = 8192
18:12:06.868595 read(0, "truct dst_metrics *)DST_METRICS_"..., 8192) = 8192
18:12:06.874344 read(0, "urn ~csum_unfold(csum_ipv6_magic"..., 8192) = 8192
18:12:06.879537 read(0, "\tif (from)\n\t\tfib6_get_cookie_saf"..., 8192) = 8192
18:12:06.884920 read(0, "ff *skb,\n\t\t\t\t\t\t struct flowi6 *f"..., 8192) = 8192
18:12:06.890159 read(0, ", struct rt6_info, dst);\n\n\tretur"..., 8192) = 8192
18:12:06.895163 read(0, "./include/net/ip_fib.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.901439 read(0, "otifier_block *nb,\n\t\t\t\t  struct "..., 8192) = 8192
18:12:06.906148 read(0, "./include/net/ip_tunnels.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.911794 read(0, "int ip_tunnel_encap_del_ops(cons"..., 8192) = 8192
18:12:06.912025 write(1, ";\305z\216\201\327\260>}0\342\360\202\374\34u\215\27\363x|\305'6l5/jO5(\312"..., 8192) = 8192
18:12:06.912092 read(0, "\t\tiphdr->protocol\t= iph->protoco"..., 8192) = 8192
18:12:06.912133 write(1, "a#I\3012\264-Y-\302\35E\6\r\6f\225L\361\0\21\337\36\17\0L\265\2324\253\346&"..., 8192) = 8192
18:12:06.912171 write(1, "\211YhjS\255\215`7O\337\321\225X\313c$\322\250\277V\351\344\304Y\355\271\177'k\221\221"..., 8192) = 8192
18:12:06.912212 write(1, "o0%\2211\210\305,\260\10\21\357?w.\270\367\25(\\\346\346\353M\223\300~:\216\315\317@"..., 8192) = 8192
18:12:06.912250 write(1, "\266\376\330\330\202\220\356 \307X\255\330\177g\203\6Y)\273A\327\220\233\205\362\267hx\203\327)\253"..., 8192) = 8192
18:12:06.912285 write(1, "\3538\237\337z\215OF\205\363?3\302kc\21\311\206Ps\322\257\361.\366\27\251^\311%\367\237"..., 8192) = 8192
18:12:06.912324 write(1, "\3656T\242\351\363\231{,\250\253I\203%+8 \2531DM:\236\253\230\217^S\10f\224\370"..., 8192) = 8192
18:12:06.921641 read(0, "struct ip_vs_proto_data\t*next;\n\t"..., 8192) = 8192
18:12:06.927884 read(0, "spinlock_t\t\tdest_trash_lock;\n\tst"..., 8192) = 8192
18:12:06.933773 read(0, "_u32 fwmark);\nvoid ip_vs_conn_ex"..., 8192) = 8192
18:12:06.938578 read(0, "  unsigned int hooknum, struct i"..., 8192) = 8192
18:12:06.943699 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:06.948304 read(0, ")\n{\n\t*ipc6 = (struct ipcm6_cooki"..., 8192) = 8192
18:12:06.953929 read(0, "AVE_EFFICIENT_UNALIGNED_ACCESS) "..., 8192) = 8192
18:12:06.958934 read(0, "      struct inet6_cork *v6_cork"..., 8192) = 8192
18:12:06.964232 read(0, "./include/net/ipv6_frag.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:06.969280 read(0, "./include/net/iucv/af_iucv.h\0\0\0\0"..., 8192) = 8192
18:12:06.974395 read(0, "truct iucv_message *msg,\n\t\tu32 s"..., 8192) = 8192
18:12:06.979794 read(0, "ait;\n\tu32 rx_disabled : 1;\n};\n\ns"..., 8192) = 8192
18:12:06.985027 read(0, "t struct net_device *dev)\n{\n\tret"..., 8192) = 8192
18:12:06.991785 read(0, "void *priv);\n\n\t\n\tint (*encrypt_m"..., 8192) = 8192
18:12:06.995211 read(0, "LLC_CONN_AC_RESEND_I_XXX_Xb_SET_"..., 8192) = 8192
18:12:06.999723 read(0, "./include/net/llc_c_ev.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.003767 read(0, "k *sk, struct sk_buff *skb);\nint"..., 8192) = 8192
18:12:07.006484 read(0, "#ifndef LLC_IF_H\n#define LLC_IF_"..., 8192) = 8192
18:12:07.012236 read(0, "de_dsap(struct sk_buff *skb, u8 "..., 8192) = 8192
18:12:07.015456 read(0, "./include/net/llc_s_st.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.018966 read(0, "nk_ext_ack *extack)\n{\n\tNL_SET_ER"..., 8192) = 8192
18:12:07.024339 read(0, "_CTRL_PROBE\t= BIT(12),\n\tIEEE8021"..., 8192) = 8192
18:12:07.030719 read(0, "11_conf_changed {\n\tIEEE80211_CON"..., 8192) = 8192
18:12:07.036044 read(0, "w,\n\t\t\t\t     enum ieee80211_hw_fl"..., 8192) = 8192
18:12:07.042364 read(0, "y)(struct ieee80211_hw *hw, int "..., 8192) = 8192
18:12:07.047055 read(0, "_hw *hw);\nconst char *\n__ieee802"..., 8192) = 8192
18:12:07.052117 read(0, "ake_queues(struct ieee80211_hw *"..., 8192) = 8192
18:12:07.057641 read(0, "bool\nconf_is_ht20(struct ieee802"..., 8192) = 8192
18:12:07.063637 read(0, "le16 fc,\n\t\t\t\t\t\t    const struct "..., 8192) = 8192
18:12:07.068372 read(0, "do_add_rxsa)(struct macsec_conte"..., 8192) = 8192
18:12:07.074112 read(0, "./include/net/mld.h\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.078208 read(0, "    unsigned int *size, unsigned"..., 8192) = 8192
18:12:07.083568 read(0, "ue, u8 len, u8 type);\n\n#endif \n\0"..., 8192) = 8192
18:12:07.087872 read(0, "e(dev, icmp6_type, NULL,\n\t\t\t\t\t\t "..., 8192) = 8192
18:12:07.093900 read(0, "TA_MAX (NEIGH_VAR_LOCKTIME + 1)\n"..., 8192) = 8192
18:12:07.100865 read(0, " neigh_table *tbl, struct net *n"..., 8192) = 8192
18:12:07.105926 read(0, "4_6lowpan.h>\n#include <net/netns"..., 8192) = 8192
18:12:07.111356 read(0, "et)\n{\n\trt_genid_bump_ipv4(net);\n"..., 8192) = 8192
18:12:07.116151 read(0, "./include/net/netfilter/ipv4/nf_"..., 8192) = 8192
18:12:07.120356 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:07.124444 read(0, "expires(ct) < NF_CT_DAY / 2)\n\t\tW"..., 8192) = 8192
18:12:07.130741 read(0, "./include/net/netfilter/nf_connt"..., 8192) = 8192
18:12:07.135653 read(0, "d (*expectfn)(struct nf_conn *ne"..., 8192) = 8192
18:12:07.139824 read(0, "\n\t\t       u16 default_port, u16 "..., 8192) = 8192
18:12:07.146443 read(0, "ort_nla_policy[];\n\n#ifdef CONFIG"..., 8192) = 8192
18:12:07.150066 read(0, "uct nf_conn *ct)\n{\n#if IS_ENABLE"..., 8192) = 8192
18:12:07.154007 read(0, "t nf_conntrack_tuple *t)\n{\n\tswit"..., 8192) = 8192
18:12:07.158820 read(0, "\tint\t\t\t\t(*action)(struct net *ne"..., 8192) = 8192
18:12:07.164125 read(0, "./include/net/netfilter/nf_log.h"..., 8192) = 8192
18:12:07.168757 read(0, "k_buff *skb,\n\t\t\t\t\t    struct nf_"..., 8192) = 8192
18:12:07.173302 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:07.178115 read(0, "st u32 *sreg)\n{\n\treturn get_unal"..., 8192) = 8192
18:12:07.183663 read(0, "ase);\nint nf_tables_bind_set(con"..., 8192) = 8192
18:12:07.187104 write(1, "\363<Z\10\24\210\351b\370,~1&\5\341fK\223v}%\367W-\237eH\313b\241^\344"..., 8192) = 8192
18:12:07.187179 read(0, "in *chain);\nint nft_setelem_vali"..., 8192) = 8192
18:12:07.187212 write(1, "9\334\17R\205,\214\317\267O\240\373\234\224\231\300E2\266U\34j\356\303b2\344\307\330c\224\2"..., 8192) = 8192
18:12:07.187248 write(1, "$\321]\270\234Am\261+\301\346\1gh\306\7\362F\225\37\f\n\320\205,\326\231\10\320\30\356?"..., 8192) = 8192
18:12:07.187290 write(1, "@\17j\220k<k\344\337\265\304u1\262~\236PR@\215\177\317\321\366'#\324\301B\25i\343"..., 8192) = 8192
18:12:07.187342 write(1, "\261\311\303\342\1\2145\220\344\372zt[(V\204\217\4\34q/\362\365\251#'V4YpI\304"..., 8192) = 8192
18:12:07.187380 write(1, "\337\254\230Kx\34\33\310Kl7\30K\4AF\203\200\221\f\225\200\363W\177d\276?\330W\20 "..., 8192) = 8192
18:12:07.187416 write(1, "\246\272\253\364\344\245\246\367\35\203\342\321\211S\f\354>\276\32\215]\30\33\20J\345[\263[\3365Q"..., 8192) = 8192
18:12:07.187453 write(1, "Z\3639\360\21eX\33\20\332\256-Q\302\25\203\"GJVa\2\222Dve2\227\26~a\353"..., 8192) = 8192
18:12:07.195209 read(0, " nft_set *set,\n\t\t\t\t\t      struct"..., 8192) = 8192
18:12:07.200885 read(0, "g;\n\tu8\t\t\tlen;\n\tbool\t\t\tinv;\n};\n\ns"..., 8192) = 8192
18:12:07.205124 read(0, " ntohs(ip6h->payload_len);\n\tif ("..., 8192) = 8192
18:12:07.210277 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:07.214228 read(0, "L\"\n#define NETLBL_NLTYPE_CALIPSO"..., 8192) = 8192
18:12:07.220396 read(0, "16 family,\n\t\t\t\t\t      struct lsm"..., 8192) = 8192
18:12:07.224556 read(0, "_ENSURE_INT_OR_BINARY_TYPE(tp),\t"..., 8192) = 8192
18:12:07.230761 read(0, "e int nlmsg_report(const struct "..., 8192) = 8192
18:12:07.235186 read(0, "\n\n\nstatic inline __be32 nla_get_"..., 8192) = 8192
18:12:07.241352 read(0, "st_sff;\n\tstruct proc_dir_entry *"..., 8192) = 8192
18:12:07.245520 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:07.251714 read(0, "ire_fldissect;\n#ifdef CONFIG_IPV"..., 8192) = 8192
18:12:07.255566 read(0, "./include/net/netns/nftables.h\0\0"..., 8192) = 8192
18:12:07.259512 read(0, "ts4;\n\tu8\t\t\tlbits6;\n\tu8\t\t\trbits6;"..., 8192) = 8192
18:12:07.264235 read(0, "_clear(void);\nint nr_loopback_qu"..., 8192) = 8192
18:12:07.269516 read(0, "t nh_group *nh_grp;\n\n\t\tnh_grp = "..., 8192) = 8192
18:12:07.274772 read(0, "DAA_NFCID1_SIZE 3\n\nstruct digita"..., 8192) = 8192
18:12:07.280171 read(0, "_dev *hdev, int err);\n\nint nfc_h"..., 8192) = 8192
18:12:07.286480 read(0, "OLOGY_F\t\t\t\t\t0x02\n#define NCI_NFC"..., 8192) = 8192
18:12:07.293858 read(0, "pcode_pack(NCI_GID_RF_MGMT, 0x03"..., 8192) = 8192
18:12:07.297027 read(0, "AX_PIPES];\n\tu8 gate2pipe[NCI_HCI"..., 8192) = 8192
18:12:07.302989 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:07.309011 read(0, "154_CMD_SET_CCA_MODE,\n\tNL802154_"..., 8192) = 8192
18:12:07.315771 read(0, "#ifndef __NET_NSH_H\n#define __NE"..., 8192) = 8192
18:12:07.318873 read(0, "n ret;\n}\n\nstatic inline void pag"..., 8192) = 8192
18:12:07.325939 read(0, "ne struct phonethdr *pn_hdr(stru"..., 8192) = 8192
18:12:07.329344 read(0, "t ping_iter_state {\n\tstruct seq_"..., 8192) = 8192
18:12:07.336236 read(0, "ts_has_actions(struct tcf_exts *"..., 8192) = 8192
18:12:07.343166 read(0, "ck,\n\t\t\t       \"Driver supports o"..., 8192) = 8192
18:12:07.348154 read(0, "_NS2TICKS(ktime_get_ns());\n}\n\nst"..., 8192) = 8192
18:12:07.353462 read(0, "inet6_del_protocol(const struct "..., 8192) = 8192
18:12:07.357512 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:07.362657 read(0, "_eirp;\n};\n\n\nstruct ieee80211_wmm"..., 8192) = 8192
18:12:07.368679 read(0, "ROSE_CALL_ACCEPTED\t\t0x0F\n#define"..., 8192) = 8192
18:12:07.374875 read(0, "ached;\n\tstruct uncached_list\t*rt"..., 8192) = 8192
18:12:07.380709 read(0, "ine struct neighbour *ip_neigh_f"..., 8192) = 8192
18:12:07.384631 read(0, "net, const char *ifname,\n\t\t\t\t   "..., 8192) = 8192
18:12:07.389878 read(0, "_ext_ack *);\n\tint\t\t\t(*delete)(st"..., 8192) = 8192
18:12:07.395615 read(0, "xtern struct Qdisc_ops pfifo_fas"..., 8192) = 8192
18:12:07.401609 read(0, "\n\tqstats->overlimits++;\n}\n\nstati"..., 8192) = 8192
18:12:07.406398 read(0, "mini_Qdisc_pair *miniqp,\n\t\t\t\tstr"..., 8192) = 8192
18:12:07.412061 read(0, "ulate_hmac(const struct sctp_ass"..., 8192) = 8192
18:12:07.417050 read(0, "./include/net/sctp/constants.h\0\0"..., 8192) = 8192
18:12:07.424095 read(0, "./include/net/sctp/sctp.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.429424 read(0, " SCTP_DBG_OBJCNT_ENTRY(name) \\\n{"..., 8192) = 8192
18:12:07.433769 read(0, "ct sctp_transport *t)\n{\n\tif (t->"..., 8192) = 8192
18:12:07.440407 read(0, "*msg, size_t msg_len);\nstruct sc"..., 8192) = 8192
18:12:07.444118 read(0, "truct sctp_ulpq *ulpq,\n\t\t\t      "..., 8192) = 8192
18:12:07.448515 read(0, "ruct sctp_paramhdr p;\n\tstruct sc"..., 8192) = 8192
18:12:07.456378 read(0, "rt);\nvoid sctp_packet_config(str"..., 8192) = 8192
18:12:07.461630 read(0, "asocs;\n\n\t\n\t__u8 secret_key[SCTP_"..., 8192) = 8192
18:12:07.463083 write(1, "\257\335\252\324\344\360\267\352I\275\371\305MGA\217\226\242\26\271G\323\312%\20\200\320\16\237\203\377\240"..., 8192) = 8192
18:12:07.463164 read(0, "CTP_ASSOC_EYECATCHER = 0xa550c12"..., 8192) = 8192
18:12:07.463200 write(1, "n\272]4\375\362\222\5\344\272\3\256;-d\331\247@qZ\357\33\257#g\363F&\221\33,\322"..., 8192) = 8192
18:12:07.463243 write(1, "\205\355w\235?\217\233\0221\340Q\300\337C\r\323\16\211\320\26\352n!\322\361\367{\250$\23~B"..., 8192) = 8192
18:12:07.463279 write(1, "-\216\177\34\252\366\250O\215n\261\10\223\246\277\306\35\205\353\340_\337\3528O\204\243\327\342O{u"..., 8192) = 8192
18:12:07.463314 write(1, "\0\2\364U<\341\337\t\352\273\262\"\202GF\1s!Dj\204Ud7\33\307\316[X\343\214\222"..., 8192) = 8192
18:12:07.463348 write(1, "\242\6)7\17\201\16\355\374FkR\177g\301\274\3216\21\376x\35\4ZW\251\337\216\344\264\334\336"..., 8192) = 8192
18:12:07.463383 write(1, "&\347H\300\203\336Or\31CP\t\4\224NZ=\3630\326\321^\210\204\364\330\257G\6\f\17c"..., 8192) = 8192
18:12:07.472782 read(0, " *asoc,\n\tstruct sctp_chunk *chun"..., 8192) = 8192
18:12:07.477723 read(0, "extern int seg6_iptunnel_init(vo"..., 8192) = 8192
18:12:07.482175 read(0, "./include/net/smc.h\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.487774 read(0, "./include/net/sock.h\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.493749 read(0, "#endif\n\tstruct rcu_head\t\tsk_rcu;"..., 8192) = 8192
18:12:07.499187 read(0, "SE(memalloc_socks_key);\nstatic i"..., 8192) = 8192
18:12:07.505847 read(0, "BUG \"%s socket %p released, %d a"..., 8192) = 8192
18:12:07.512943 read(0, "h_lock_sock_nested(__sk) \\\n\t\t\t\ts"..., 8192) = 8192
18:12:07.518058 read(0, "ce(sk->sk_dst_cache);\n\tif (dst &"..., 8192) = 8192
18:12:07.523620 read(0, "}\n\nstatic inline gfp_t gfp_memcg"..., 8192) = 8192
18:12:07.529877 read(0, "\nvoid sock_enable_timestamps(str"..., 8192) = 8192
18:12:07.534910 read(0, "unrecov_intr);\n#undef SAVE_PSOCK"..., 8192) = 8192
18:12:07.541204 read(0, "t net_device *dev,\n\t\t\t\t struct n"..., 8192) = 8192
18:12:07.544690 read(0, "./include/net/tc_act/tc_connmark"..., 8192) = 8192
18:12:07.548078 read(0, "./include/net/tc_act/tc_gact.h\0\0"..., 8192) = 8192
18:12:07.552469 read(0, "./include/net/tc_act/tc_ipt.h\0\0\0"..., 8192) = 8192
18:12:07.556012 read(0, "\n\treturn nkeys;\n}\n\nstatic inline"..., 8192) = 8192
18:12:07.559999 read(0, "->mark;\n\trcu_read_unlock();\n\n\tre"..., 8192) = 8192
18:12:07.563483 read(0, " <net/request_sock.h>\n#include <"..., 8192) = 8192
18:12:07.568409 read(0, "t);\nint tcp_getsockopt(struct so"..., 8192) = 8192
18:12:07.575190 read(0, "cutoff)\n\t\treturn max_t(int, cuto"..., 8192) = 8192
18:12:07.581484 read(0, "stion_control(struct sock *sk);\n"..., 8192) = 8192
18:12:07.586746 read(0, "e_window(tp) <= inet_csk(sk)->ic"..., 8192) = 8192
18:12:07.592633 read(0, "skb)\t\t\\\n\tskb->_skb_refdst = _sav"..., 8192) = 8192
18:12:07.599190 read(0, " *skb = tcp_rtx_queue_head(sk);\n"..., 8192) = 8192
18:12:07.605160 read(0, "./include/net/timewait_sock.h\0\0\0"..., 8192) = 8192
18:12:07.612228 read(0, "VICE_RESYNC_NH_START_IVAL\t\t2\n#de"..., 8192) = 8192
18:12:07.617701 read(0, "direction)\n{\n\tif (direction == T"..., 8192) = 8192
18:12:07.622218 read(0, "./include/net/tso.h\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.626931 read(0, "l_port_range(net, &min, &max);\n\t"..., 8192) = 8192
18:12:07.632342 read(0, "./include/net/udp_tunnel.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.637443 read(0, "(struct net_device *dev, unsigne"..., 8192) = 8192
18:12:07.642569 read(0, "cnt;\n\tu32\t\t  flags;\n};\n\nunion vx"..., 8192) = 8192
18:12:07.647795 read(0, "./include/net/wext.h\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.654699 read(0, "igned short);\nvoid x25_link_devi"..., 8192) = 8192
18:12:07.658258 read(0, "ze) < sizeof(*xdp_frame)))\n\t\tret"..., 8192) = 8192
18:12:07.663617 read(0, "ct device *dev, unsigned long at"..., 8192) = 8192
18:12:07.667949 read(0, "xfrm_type\t*type;\n\tstruct xfrm_mo"..., 8192) = 8192
18:12:07.673949 read(0, "\tstruct xfrm_tunnel_skb_cb heade"..., 8192) = 8192
18:12:07.679564 read(0, "RT_ESP_AUTH_FAILED\t8\n#define CRY"..., 8192) = 8192
18:12:07.685359 read(0, "se AF_INET6:\n\t\treturn __xfrm6_st"..., 8192) = 8192
18:12:07.690919 read(0, "oid xfrm4_local_error(struct sk_"..., 8192) = 8192
18:12:07.695188 read(0, "c_path *sp = skb_sec_path(skb);\n"..., 8192) = 8192
18:12:07.700556 read(0, ";\nbool xp_can_alloc(struct xsk_b"..., 8192) = 8192
18:12:07.704927 read(0, "x03\n#define CISREG_IADDR0\t\t0x04\t"..., 8192) = 8192
18:12:07.710854 read(0, " CISTPL_LAN_MEDIA_STP\t\t0x02\n#def"..., 8192) = 8192
18:12:07.714487 read(0, " { (v1), NULL, NULL, (v4) }, \\\n\t"..., 8192) = 8192
18:12:07.717900 read(0, "./include/pcmcia/ds.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.721915 read(0, "ia_socket *s);\n\tint (*get_status"..., 8192) = 8192
18:12:07.728151 read(0, ",\n\t\t  __entry->affinity, __entry"..., 8192) = 8192
18:12:07.729007 write(1, "j\233\203)\226i\356\211w[6WUh\25\200\242\200%\344\1Q\22N\324)b \t<&\345"..., 8192) = 8192
18:12:07.729147 read(0, "->sib_addr32[0] = w1;\n\taddr->sib"..., 8192) = 8192
18:12:07.729195 write(1, "ccw\253\316\303(\330\274G+')\322\36\262\26>\371\311=e\2455\304C\242\6\356U-\314"..., 8192) = 8192
18:12:07.729237 write(1, "=\v\3\315\351Z\351\n\334\355\237\352.\343\244^\357\241e\311\315\\\203\204\214I'x\352\235I\3"..., 8192) = 8192
18:12:07.729277 write(1, "?\263\341u\243\247\2728'\"Kc\26\206\274n_\5\310\274a\334\366T1oa\330\25}\3\367"..., 8192) = 8192
18:12:07.729312 write(1, "\303\313F0\314\316\325\310;\257\250X\4\371e\224V5\301\2126\343\353O\206!\343\343\7q/*"..., 8192) = 8192
18:12:07.729348 write(1, "Y,\327\270Z\374\222nt\362G70\362v\237\342i\324\4\227\"2\251y]\16\240\246\253\255\225"..., 8192) = 8192
18:12:07.729385 write(1, "\vbV}@\205\\T\351\205\0010\331/\224\201\201\230\2\227F\276\223\2071\335:\2\3019\26\f"..., 8192) = 8192
18:12:07.729419 write(1, "\300kt\310Xg\334\n-\332\344\2B\274vlv\376\242\301[\35\22\\\216t\0011&]\232\216"..., 8192) = 8192
18:12:07.737967 read(0, "_dev,\n\t\t\t\t\t\tconst union ib_gid *"..., 8192) = 8192
18:12:07.742951 read(0, "D\t\tcpu_to_be16(0x0013)\n#define C"..., 8192) = 8192
18:12:07.748126 read(0, "ruct ib_header *hdr)\n{\n\treturn ("..., 8192) = 8192
18:12:07.754111 read(0, "} __packed;\n\nstruct ib_vendor_ma"..., 8192) = 8192
18:12:07.759470 read(0, "./include/rdma/ib_marshall.h\0\0\0\0"..., 8192) = 8192
18:12:07.765052 read(0, "t\t\t\timmediate_present;\n\t__be32\t\t"..., 8192) = 8192
18:12:07.769434 read(0, " IB_SA_PATH_REC_RAW_TRAFFIC\t\t\tIB"..., 8192) = 8192
18:12:07.774241 read(0, "AULT_SERVICE_LEASE \t0xFFFFFFFF\n\n"..., 8192) = 8192
18:12:07.778981 read(0, "ations;\n\t__be16 pkey_violations;"..., 8192) = 8192
18:12:07.783090 read(0, "(struct ib_umem *umem,\n\t\t\t\t\t\t   "..., 8192) = 8192
18:12:07.788445 read(0, "ted(ibdev_alert, ibdev, fmt, ##_"..., 8192) = 8192
18:12:07.796173 read(0, "return OPA_MTU_10240;\n\telse if ("..., 8192) = 8192
18:12:07.801800 read(0, "\n\tIB_WC_MW_BIND_ERR,\n\tIB_WC_BAD_"..., 8192) = 8192
18:12:07.806086 read(0, "VED10,\n};\n\nenum ib_send_flags {\n"..., 8192) = 8192
18:12:07.810764 read(0, "         (*event_handler)(struct"..., 8192) = 8192
18:12:07.816356 read(0, " struct ib_device *hca,\n\t\t\t    u"..., 8192) = 8192
18:12:07.823982 read(0, "ib_gid *gid, u16 lid);\n\tint (*de"..., 8192) = 8192
18:12:07.831188 read(0, "    struct drv_struct, member)))"..., 8192) = 8192
18:12:07.835544 read(0, " inline bool rdma_cap_roce_gid_t"..., 8192) = 8192
18:12:07.841169 read(0, "s)\n{\n\treturn cq->device->ops.req"..., 8192) = 8192
18:12:07.845456 read(0, "opa.dlid = dlid;\n}\n\nstatic inlin"..., 8192) = 8192
18:12:07.852981 read(0, "}\n\n#define _IBA_SET(field_struct"..., 8192) = 8192
18:12:07.856636 read(0, "3)\n#define CM_REQ_PRIMARY_LOCAL_"..., 8192) = 8192
18:12:07.860939 read(0, "IELD8_LOC(struct cm_sidr_rep_msg"..., 8192) = 8192
18:12:07.865263 read(0, "./include/rdma/mr_pool.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.871550 read(0, " = 0x0F,\n\t\n\tOPA_PI_MASK_PORT_PHY"..., 8192) = 8192
18:12:07.875813 read(0, "__be64\ttid;\n\t__be16\tattr_id;\n\t__"..., 8192) = 8192
18:12:07.880822 read(0, "EJECTED,\n\tRDMA_CM_EVENT_ESTABLIS"..., 8192) = 8192
18:12:07.886496 read(0, "./include/rdma/rdma_netlink.h\0\0\0"..., 8192) = 8192
18:12:07.891518 read(0, "ms;\n\n\t\n\tconst struct rvt_operati"..., 8192) = 8192
18:12:07.896973 read(0, "./include/rdma/rdmavt_qp.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.902495 read(0, "rq);\n}\n\nstatic inline struct rvt"..., 8192) = 8192
18:12:07.909004 read(0, "./include/rdma/restrack.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:07.914220 read(0, "ved[2];\n\t__be32 verbs_qp;\n};\n\nst"..., 8192) = 8192
18:12:07.918900 read(0, "ze;\n\t\t\tu8 resp_size;\n\t\t} write;\n"..., 8192) = 8192
18:12:07.923253 read(0, "\\\n\t\t\tsizeof(u64)),              "..., 8192) = 8192
18:12:07.928825 read(0, "e int uverbs_copy_to(const struc"..., 8192) = 8192
18:12:07.933175 read(0, "BS_OBJECT_METHODS(    \\\n\t\t_objec"..., 8192) = 8192
18:12:07.937086 read(0, "      struct ib_uobject *obj_new"..., 8192) = 8192
18:12:07.942285 read(0, "#define SSB_ST_ACK          (1 <"..., 8192) = 8192
18:12:07.947016 read(0, "IFT\t4\n#define FIP_VER_ENCAPS(v) "..., 8192) = 8192
18:12:07.952184 read(0, "_port_name\t port;\n} __attribute_"..., 8192) = 8192
18:12:07.956630 read(0, "cf_state      state;\n\n\tu64      "..., 8192) = 8192
18:12:07.962898 read(0, "\t\t\tuint32_t\thost_no;\n\t\t\tuint32_t"..., 8192) = 8192
18:12:07.967954 read(0, "T_PARAM_INITIATOR_NAME,\n\tISCSI_H"..., 8192) = 8192
18:12:07.974757 read(0, "./include/scsi/iscsi_proto.h\0\0\0\0"..., 8192) = 8192
18:12:07.979413 read(0, "t8_t min_version;\t\n\tuint8_t hlen"..., 8192) = 8192
18:12:07.982575 write(1, "G\314a\237kv\212/\377~\rF\"\204-e%\367\230\304'\262\301\315<W;\364%$Z@"..., 8192) = 8192
18:12:07.982635 read(0, "disc_event {\n\tDISC_EV_NONE = 0,\n"..., 8192) = 8192
18:12:07.982672 write(1, "\371\336n\264\267\311\276t\223\306\327\357E5\270Vg\22\367\230\220]\310k\\\336\37\314\247\247\266\17"..., 8192) = 8192
18:12:07.982707 write(1, "\v\206@\1\357\2709\2\316uJ\17.R\377\333^=\6\341\rpgW\200Y\36w\256\261\217\303"..., 8192) = 8192
18:12:07.982745 write(1, "\233\354\213\16\346\335\325\244\5\201|\214\261\342\276z\3\3733\333\321\260\34#\346\361\243\254t\21\320E"..., 8192) = 8192
18:12:07.982779 write(1, "\341n\22\374\335\342\217\0\314PXx\215\3603\307\257`\274\221V\354zE\34\320R\322\253\203\337\335"..., 8192) = 8192
18:12:07.982813 write(1, "\v\223YR\351\315\314l\31(\316\373z=\r\260\220\324\214+\304\231w\247\350\305\301\"\313\232\247r"..., 8192) = 8192
18:12:07.982847 write(1, "\262\364\230\21\3306\"[\233\231\253\217\215\230\211\306\333$\315\6\314G\260B9\225J\244\365\304\273\31"..., 8192) = 8192
18:12:07.991688 read(0, "ort, u64 wwpn)\n{\n\tlport->wwpn = "..., 8192) = 8192
18:12:07.997413 read(0, "c_name;\n\tu32 fc_map;\n\tu16 vfid;\n"..., 8192) = 8192
18:12:08.002663 read(0, "n;\n\t\n\tint\t\t\tpersistent_port;\n\tch"..., 8192) = 8192
18:12:08.010917 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.014692 read(0, "[DISC_NUM_EVENTS];\n\tunsigned lon"..., 8192) = 8192
18:12:08.021442 read(0, "nd(struct Scsi_Host *, struct sc"..., 8192) = 8192
18:12:08.028891 read(0, ";\n\n\t\n\tu8 phy_id;\n\n\tu8 _un21_27[7"..., 8192) = 8192
18:12:08.033369 read(0, "is_sata(struct domain_device *de"..., 8192) = 8192
18:12:08.038022 read(0, "ED)\n\n\n#define SCMD_STATE_COMPLET"..., 8192) = 8192
18:12:08.044751 read(0, "dditional_length;\t\n};\n\nstatic in"..., 8192) = 8192
18:12:08.049206 read(0, "_no_atn:1;\n\tunsigned fix_capacit"..., 8192) = 8192
18:12:08.055284 read(0, "\n\tint retries, int *resid)\n{\n\tre"..., 8192) = 8192
18:12:08.060766 read(0, "R_MAX,\n};\n\ntypedef void (*activa"..., 8192) = 8192
18:12:08.065864 read(0, " *rq);\n\n\t\n\tint (* bios_param)(st"..., 8192) = 8192
18:12:08.072339 read(0, "t Scsi_Host *shost)\n{\n\treturn sh"..., 8192) = 8192
18:12:08.078012 read(0, " {\n\t__u8 opcode;        \n\t__u8 c"..., 8192) = 8192
18:12:08.081788 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.086493 read(0, "_unknown;\n\tu64 li_link_failure_c"..., 8192) = 8192
18:12:08.094230 read(0, "fc_host_attrs *)(x)->shost_data)"..., 8192) = 8192
18:12:08.098019 read(0, "*cls_conn,\n\t\t\t  uint64_t transpo"..., 8192) = 8192
18:12:08.103060 read(0, "sport;\n\tunsigned int target_id;\n"..., 8192) = 8192
18:12:08.108465 read(0, "16\t\t\tinitiator_response_timeout;"..., 8192) = 8192
18:12:08.114085 read(0, "arget *, int);\n\tvoid\t(*get_width"..., 8192) = 8192
18:12:08.119318 read(0, "nsigned char msg_status;\t\n\tunsig"..., 8192) = 8192
18:12:08.124441 read(0, "_res_cnt;\n\t__be32\tsense_data_len"..., 8192) = 8192
18:12:08.129357 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.134262 read(0, "\t\n#define\t\t\tAT91_DDRSDRC_MD_SDR\t"..., 8192) = 8192
18:12:08.138225 read(0, "ned block);\nextern void atmel_tc"..., 8192) = 8192
18:12:08.143666 read(0, "efine\tDDR3PHY_ACDLLCR\t\t\t\t(0x14)\t"..., 8192) = 8192
18:12:08.146481 read(0, "                        0x000380"..., 8192) = 8192
18:12:08.151904 read(0, "\n\n#ifndef __FSL_BMAN_H\n#define _"..., 8192) = 8192
18:12:08.156768 read(0, "ic inline void dpaa2_fd_set_ctrl"..., 8192) = 8192
18:12:08.161053 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:12:08.166271 read(0, "\tu8\tres6[0x2];\n\t__be16\tceexe2;\t\t"..., 8192) = 8192
18:12:08.169934 read(0, "\t\n\tQE_TSYNC_PIN,\t\t\n\tQE_CLK_DUMMY"..., 8192) = 8192
18:12:08.176347 read(0, "P_TX\t\t\t0x00000004\n#define QE_GRA"..., 8192) = 8192
18:12:08.181090 read(0, "define UCC_UART_UCCE_TX\t0x0002\n#"..., 8192) = 8192
18:12:08.184945 read(0, " int ucc_num, enum qe_clock cloc"..., 8192) = 8192
18:12:08.190461 read(0, "00000\t\n#define R_FR\t0x00100000\t\n"..., 8192) = 8192
18:12:08.193967 read(0, " inline u64 qm_sg_entry_get64(co"..., 8192) = 8192
18:12:08.199023 read(0, "e QM_INITFQ_WE_TDTHRESH\t\t0x0004\n"..., 8192) = 8192
18:12:08.205438 read(0, "ULZ\t\t0x6b\n#define MXC_CPU_IMX6SL"..., 8192) = 8192
18:12:08.208812 read(0, "./include/soc/mscc/\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.213317 read(0, "EEE_CFG,\n\tDEV_RX_PATH_DELAY,\n\tDE"..., 8192) = 8192
18:12:08.218566 read(0, "_write_ix(ocelot, target, val, r"..., 8192) = 8192
18:12:08.223396 read(0, "./include/soc/mscc/ocelot_ana.h\0"..., 8192) = 8192
18:12:08.228474 read(0, "ST_IDX_X(x)                (((x)"..., 8192) = 8192
18:12:08.233853 read(0, "LE                   BIT(20)\n#de"..., 8192) = 8192
18:12:08.240712 read(0, "x) << 16) & GENMASK(31, 16))\n#de"..., 8192) = 8192
18:12:08.240946 write(1, "\5\305*\367\323\266\315hu\300\36J\261\311&}\352\242\323 lw]\317&\250rF\341Y\301\352"..., 8192) = 8192
18:12:08.241017 read(0, "PUQ_MAC_COPY(x)                 "..., 8192) = 8192
18:12:08.241082 write(1, "\7\253O\312\232\304\237\321\333\241\334\2762\357\350\354\307\212laA\215\317\231LZ|\16\332\3\16\1"..., 8192) = 8192
18:12:08.241132 write(1, "\354M\224\371\272\314\n:\377\31\227\343\301ry\6iD\372<\0074\234\310\301\355\242\344\352\263hl"..., 8192) = 8192
18:12:08.241189 write(1, "q\325\222\3768\330TI\263\10\200\tj\301\267\274\273td\315)\353\231\242Bs\307\244\225\334\361\347"..., 8192) = 8192
18:12:08.241231 write(1, ",.[\212d\223\372\27\212G\265RQ\342\220\3351Nc\17z\0220\207\306\16N\1\345\320}\217"..., 8192) = 8192
18:12:08.241277 write(1, "dR\354\3729u\275\262\221U\362\"W4\323\343e,\371\37082e\364D\241\301k\230IrY"..., 8192) = 8192
18:12:08.241323 write(1, "\250\2\212du\207\f;\371\31\275\240!b\310i\217\\\312W\215\365\371\261\221\2456\336}\206\10D"..., 8192) = 8192
18:12:08.241368 write(1, "\16o\305;\323\223\227\265\266e\"\233\21Ni\22\263W\206\220\10\366\377#\3219\201\244\224\265\30\221"..., 8192) = 8192
18:12:08.250194 read(0, ")) >> 8)\n#define DEV_EEE_CFG_EEE"..., 8192) = 8192
18:12:08.256562 read(0, ")\n#define DEV_PCS_FX100_CFG_RXBI"..., 8192) = 8192
18:12:08.261847 read(0, "#define HSIO_PLL5G_CFG2_ENA_RCPL"..., 8192) = 8192
18:12:08.267192 read(0, "                 BIT(12)\n#define"..., 8192) = 8192
18:12:08.273599 read(0, "efine HSIO_S1G_PLL_CFG_PLL_FSM_E"..., 8192) = 8192
18:12:08.281139 read(0, "_DFT_CFG2_RX_STEP_FREQ_X(x)     "..., 8192) = 8192
18:12:08.285600 read(0, "(((x) << 17) & GENMASK(21, 17))\n"..., 8192) = 8192
18:12:08.300827 read(0, "            (((x) << 4) & GENMAS"..., 8192) = 8192
18:12:08.309520 read(0, "_VAR_X200PS_X(x)         (((x) &"..., 8192) = 8192
18:12:08.319934 read(0, "#define QSYS_MMGT_EQ_CTRL_FP_FRE"..., 8192) = 8192
18:12:08.331698 read(0, "          (((x) & GENMASK(15, 8)"..., 8192) = 8192
18:12:08.343869 read(0, "_ANA_M                          "..., 8192) = 8192
18:12:08.354495 read(0, "2_HK_MAC_ARP_SENDER_MATCH,\n\tVCAP"..., 8192) = 8192
18:12:08.365212 read(0, "\tbool vlan_pop_cnt_ena;\n\t\t\tint v"..., 8192) = 8192
18:12:08.373020 read(0, "ODEV; }\n\nstatic inline void rpmh"..., 8192) = 8192
18:12:08.379421 read(0, "./include/soc/tegra/\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.385574 read(0, "fine SERIALI2C_NO_RD_ACK     0x0"..., 8192) = 8192
18:12:08.392173 read(0, "struct emc_dvfs_latency {\n\t\n\tuin"..., 8192) = 8192
18:12:08.398985 read(0, "TIMEDOUT  23\n\n#define BPMP_ERANG"..., 8192) = 8192
18:12:08.405830 read(0, "./include/soc/tegra/flowctrl.h\0\0"..., 8192) = 8192
18:12:08.411694 read(0, "./include/soc/tegra/mc.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.417123 read(0, "./include/soc/tegra/pmc.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.422271 read(0, "\t  .data = (_data) }\n\nstruct ac9"..., 8192) = 8192
18:12:08.427291 read(0, "\n#define AC97_SLOT_HANDSET\t11\t\n#"..., 8192) = 8192
18:12:08.431586 read(0, "x7a\n\n\n#define AC97_YMF7X3_DIT_CT"..., 8192) = 8192
18:12:08.437259 read(0, " = data;\n}\n\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.442855 read(0, "\nextern void snd_ad1816a_resume("..., 8192) = 8192
18:12:08.447332 read(0, "13_PAR\t\t(1<<0)\n\n\n\n#define AK4113"..., 8192) = 8192
18:12:08.452583 read(0, "void * private_data;\n\tatomic_t w"..., 8192) = 8192
18:12:08.455659 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.459578 read(0, "T_LENGTH_VARIABLE)\n#define snd_s"..., 8192) = 8192
18:12:08.465009 read(0, "LOCK\t\t(3<<4)\t\n#define IEC958_AES"..., 8192) = 8192
18:12:08.467907 read(0, " snd_compr_runtime {\n\tsnd_pcm_st"..., 8192) = 8192
18:12:08.473174 read(0, "card *card, struct snd_ctl_elem_"..., 8192) = 8192
18:12:08.478673 read(0, "0; }\nstatic inline void snd_powe"..., 8192) = 8192
18:12:08.485044 read(0, "./include/sound/cs35l33.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.490302 read(0, "002C08\n#define CS35L41_GLOBAL_CL"..., 8192) = 8192
18:12:08.494679 read(0, "1\t0x025E201C\n#define CS35L41_DSP"..., 8192) = 8192
18:12:08.499272 read(0, "3_CFG0\t0x02BC5218\n#define CS35L4"..., 8192) = 8192
18:12:08.501962 read(0, "SK\t\t0x3F\n#define CS35L41_ASP_TX_"..., 8192) = 8192
18:12:08.507468 read(0, "S4231_AUTOCALIB\t0x08\t\n#define CS"..., 8192) = 8192
18:12:08.511389 read(0, "_TIME_MASK\t\t(7 << CS42L42_RS_FAL"..., 8192) = 8192
18:12:08.516459 read(0, "_MASK\t\t(7 << CS42L42_ASP_FSD_SHI"..., 8192) = 8192
18:12:08.521194 read(0, "42_PAGE_1B + 0x70)\n#define CS42L"..., 8192) = 8192
18:12:08.525839 read(0, "fine CS42L42_SRC_SDIN_FS_MASK\t(0"..., 8192) = 8192
18:12:08.529359 read(0, "|= IEC958_AES0_NONAUDIO;\n\t\tif (!"..., 8192) = 8192
18:12:08.533745 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.537311 read(0, "ACK_RATE_640US,\n};\n\nenum da7218_"..., 8192) = 8192
18:12:08.541565 read(0, "(1 << 0)\n\t#define DW_I2S_QUIRK_C"..., 8192) = 8192
18:12:08.546337 read(0, "NTERVALTIMER\t0x00000200\t\n#define"..., 8192) = 8192
18:12:08.551748 read(0, "ZEDSAMPLES\t0x00400000\t\n#define C"..., 8192) = 8192
18:12:08.558203 read(0, "\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\n\n#define SRCS_"..., 8192) = 8192
18:12:08.564003 read(0, "CE2_EMU32_4\t0x0003\t\n#define EMU_"..., 8192) = 8192
18:12:08.567664 read(0, "ruct snd_pcm_indirect pcm_rec;\n\t"..., 8192) = 8192
18:12:08.573234 read(0, "(inl(emu->port + WC) >> 6) & 0xf"..., 8192) = 8192
18:12:08.577980 read(0, "MD(7, (chan)))\n#define EMU8000_C"..., 8192) = 8192
18:12:08.581555 read(0, "efine EMU8000_00A0_WRITE(emu, ch"..., 8192) = 8192
18:12:08.584932 read(0, "RV_EMUX_UPDATE_Q\t\t(1<<6)\n\n\n#ifde"..., 8192) = 8192
18:12:08.590433 read(0, "ne SNDRV_GF1_GW_FIFO_PLAY_BASE_A"..., 8192) = 8192
18:12:08.595495 read(0, "ag:1,\t\t\n\t interwave:1,\t\t\t\n\t ess_"..., 8192) = 8192
18:12:08.600401 read(0, "./include/sound/hda_chmap.h\0\0\0\0\0"..., 8192) = 8192
18:12:08.601518 write(1, "\256\351\200\327P\257\362\367\1+1c\327\325C\345\303|\373\r\221\371\331\255\241\205\0221\25\351*Z"..., 8192) = 8192
18:12:08.601579 read(0, "signed int spdif_in_enable;\t\n\tco"..., 8192) = 8192
18:12:08.601635 write(1, "[\376\207\375\253\2147\5\230\326\0257\267\236{\227PQ\317\222\370\326*\5t\330a9Kq\177\10"..., 8192) = 8192
18:12:08.601673 write(1, ")\277\332\t\375\342\177\20?\344\267-\330Z\312r#\307CX\213\330\332\364\"\23\242\313\211\214\325\20"..., 8192) = 8192
18:12:08.601710 write(1, "\312|\337\207\341\335\26\344!\230\34g\372L[;H\335\\\365\356s%\356:w%\240\366Z$\225"..., 8192) = 8192
18:12:08.601742 write(1, "\255\220\251\346\263\2027}\325\266\345\201R\277-G\\\332\30\356\376g\322\311\352\300\246\352\252_%$"..., 8192) = 8192
18:12:08.601779 write(1, "\2655\37\37\206\365\212\201\344\360\32\237yV\f\264\322\220\332\r\365\2536EQ\272\305\263\\+3\337"..., 8192) = 8192
18:12:08.601817 write(1, "\335\203\343\336\213\275~\333\230\375\207sdG\360\226a)1%Fr?\345Xly`T'T\203"..., 8192) = 8192
18:12:08.613589 read(0, "wer_save(struct hda_bus *bus, in"..., 8192) = 8192
18:12:08.616969 read(0, "ne   AZX_GCTL_RESET\t(1 << 0)   \n"..., 8192) = 8192
18:12:08.623198 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.625909 read(0, "e AC_PAR_VENDOR_ID\t\t0x00\n#define"..., 8192) = 8192
18:12:08.630823 read(0, "_DEFCFG_DEVICE_SHIFT\t\t20\n#define"..., 8192) = 8192
18:12:08.637345 read(0, "unsigned int event);\n\n\t\n\tint (*p"..., 8192) = 8192
18:12:08.642339 read(0, "azx_dev, bool fresh_start);\nvoid"..., 8192) = 8192
18:12:08.647204 read(0, "power_up(struct hdac_ext_link *l"..., 8192) = 8192
18:12:08.652434 read(0, "nsigned short addr);\n};\n\nstruct "..., 8192) = 8192
18:12:08.659403 read(0, "d_info_entry *,\n\t\t\t\t\t\t    struct"..., 8192) = 8192
18:12:08.662701 read(0, "LT_MIC_ARRAY_4CH_1ST_GEOM = 0xc,"..., 8192) = 8192
18:12:08.667672 read(0, "./include/sound/max98088.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.670793 read(0, "E_TIMER\t\tSNDRV_MINOR_TIMER\n#defi"..., 8192) = 8192
18:12:08.675087 read(0, "./include/sound/omap-hdmi-audio."..., 8192) = 8192
18:12:08.679886 read(0, "int bank, int type,\n\t\t\tconst cha"..., 8192) = 8192
18:12:08.684738 read(0, "pcm_substream *substream);\n\tint "..., 8192) = 8192
18:12:08.688717 read(0, "uct snd_mask masks[SNDRV_PCM_HW_"..., 8192) = 8192
18:12:08.693911 read(0, "oid\nsnd_pcm_debug_name(struct sn"..., 8192) = 8192
18:12:08.698625 read(0, "igned int cond,\n\t\t\t\t snd_pcm_hw_"..., 8192) = 8192
18:12:08.702968 read(0, "nk_size(snd_pcm_get_dma_buf(subs"..., 8192) = 8192
18:12:08.708646 read(0, "\t\t\t\n\tunsigned int channels;\t\t\t\n\t"..., 8192) = 8192
18:12:08.712775 read(0, "ccess(const struct snd_pcm_hw_pa"..., 8192) = 8192
18:12:08.717009 read(0, "ct snd_rawmidi_ops *ops;\n};\n\nstr"..., 8192) = 8192
18:12:08.721726 read(0, "platform_data {\n\tbool in1_diff;\n"..., 8192) = 8192
18:12:08.724522 read(0, "./include/sound/sb.h\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.728507 read(0, " int device);\nconst struct snd_p"..., 8192) = 8192
18:12:08.733443 read(0, "rnel_client_ctl(int client, unsi"..., 8192) = 8192
18:12:08.738368 read(0, "t snd_midi_event *dev);\nvoid snd"..., 8192) = 8192
18:12:08.742366 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.746927 read(0, "ps(priv, i);\n\t\tstruct snd_soc_da"..., 8192) = 8192
18:12:08.752404 read(0, "ines[];\nextern struct snd_soc_ac"..., 8192) = 8192
18:12:08.757098 read(0, "    order <= SND_SOC_COMP_ORDER_"..., 8192) = 8192
18:12:08.761670 read(0, "nd_soc_component_init(struct snd"..., 8192) = 8192
18:12:08.767420 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.772534 read(0, "ruct snd_soc_dai *dai,\n\t\t\t\t   st"..., 8192) = 8192
18:12:08.776837 read(0, ".num_kcontrols = 0, .reg = SND_S"..., 8192) = 8192
18:12:08.780225 read(0, "wreg, wshift, winvert), }\n#defin"..., 8192) = 8192
18:12:08.783031 read(0, "dapm,\n\t\t\t\t struct snd_soc_dai *d"..., 8192) = 8192
18:12:08.788367 read(0, "efine snd_soc_dapm_widget_for_ea"..., 8192) = 8192
18:12:08.793225 read(0, "snd_soc_jack_gpio *gpios)\n{\n\tret"..., 8192) = 8192
18:12:08.798023 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:08.801622 read(0, ", xinvert) }\n#define SOC_SINGLE_"..., 8192) = 8192
18:12:08.804246 read(0, "_ENUM_DOUBLE_DECL(name, xreg, xs"..., 8192) = 8192
18:12:08.808794 read(0, "struct snd_ctl_elem_value *ucont"..., 8192) = 8192
18:12:08.813169 read(0, "rd, component)\t\t\t\\\n\tlist_for_eac"..., 8192) = 8192
18:12:08.818994 read(0, "tex_lock(struct snd_soc_dapm_con"..., 8192) = 8192
18:12:08.824232 read(0, "_dai_sai_params {\n\tstruct sof_ip"..., 8192) = 8192
18:12:08.828500 read(0, "/* SPDX-License-Identifier: ((GP"..., 8192) = 8192
18:12:08.834301 read(0, "IPC_EXT_USER_ABI_INFO\t= 4,\n};\n\n\n"..., 8192) = 8192
18:12:08.836995 read(0, "F_COMP_SELECTOR,\t\t\n\tSOF_COMP_DEM"..., 8192) = 8192
18:12:08.841865 read(0, "/* SPDX-License-Identifier: (GPL"..., 8192) = 8192
18:12:08.846443 read(0, "./include/sound/sta350.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.849837 read(0, "t)(struct snd_timer_instance *ti"..., 8192) = 8192
18:12:08.854615 read(0, "./include/sound/tlv320dac33-plat"..., 8192) = 8192
18:12:08.858220 read(0, "oid (*akm_write)(struct vx_core "..., 8192) = 8192
18:12:08.863886 read(0, "e IRQ_CONNECT_STREAM_END      0x"..., 8192) = 8192
18:12:08.870404 read(0, "d_scaling;\n    s8 fc2_bias;\n\n   "..., 8192) = 8192
18:12:08.871523 write(1, "\366C\336d\245gG\341\221O4_^\v\326\24\307\2767#!\271\235Y\211\336\4\33\32gw\255"..., 8192) = 8192
18:12:08.871597 read(0, "./include/sound/wm1250-ev1.h\0\0\0\0"..., 8192) = 8192
18:12:08.871635 write(1, "\347j\232K\271l\251OPB5m+\25\221I\336\230LWem\321\321\7#\202ri\340\267\314"..., 8192) = 8192
18:12:08.871671 write(1, ":MK\236\"\355\237\222\237a\26\270\273\1(\217mj\22\337\371 \225\255;\5\247\305\240\365\256j"..., 8192) = 8192
18:12:08.871707 write(1, "\262F?v(\247\252\207\362@\304\203\16}\317\255\347;>\302f\326\352m\207\n &\25\217\332\373"..., 8192) = 8192
18:12:08.871743 write(1, "\232\373M0\251\242\24sB\7A\232\255\312\265\211\303X>|Az\244\247_\206I\260\370xf\366"..., 8192) = 8192
18:12:08.871790 write(1, "Y//\234\317\372\17\244D\300\31\373\201H\0\255\302\262\354\210Yb\nA\210\33\365\347\304\316\216\367"..., 8192) = 8192
18:12:08.871835 write(1, "\373\36\2122+\253irS\373\230\33\365\226\276C\257\26\250\301\315\202}7m\33p\275\21]\355Q"..., 8192) = 8192
18:12:08.871873 write(1, "-\363\7eWF\346HMT\336\314yu\251\312\344RZ\33\303\330\230\35<(^\357\311\214T\7"..., 8192) = 8192
18:12:08.879673 read(0, "                   1  \n#define W"..., 8192) = 8192
18:12:08.886605 read(0, "8903_GP5_IP_CFG_WIDTH           "..., 8192) = 8192
18:12:08.890969 read(0, "./include/sound/wm8960.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.894234 read(0, "./include/sound/wss.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:08.898696 read(0, "./include/target/iscsi/iscsi_tar"..., 8192) = 8192
18:12:08.902945 read(0, "ffset;\n} ____cacheline_aligned;\n"..., 8192) = 8192
18:12:08.910627 read(0, "_USER_LEN\t\t\t\t256\n#define MAX_PAS"..., 8192) = 8192
18:12:08.915748 read(0, " iscsi_conn *);\n\tvoid (*iscsit_f"..., 8192) = 8192
18:12:08.921111 read(0, " enum dma_data_direction);\n\tsens"..., 8192) = 8192
18:12:08.925511 read(0, ",\n\tTCM_ALUA_TG_PT_STANDBY\t\t\t= R("..., 8192) = 8192
18:12:08.933696 read(0, "x;\n\tspinlock_t\t\tnacl_sess_lock;\n"..., 8192) = 8192
18:12:08.938182 read(0, "\ttpg_attrib_group;\n\tstruct confi"..., 8192) = 8192
18:12:08.943187 read(0, "(struct se_cmd *);\nvoid\ttranspor"..., 8192) = 8192
18:12:08.948468 read(0, "\n#undef TRACE_EVENT_FN\n#define T"..., 8192) = 8192
18:12:08.953131 read(0, "pdu->tag;\n\t\t    memcpy(__entry->"..., 8192) = 8192
18:12:08.957574 read(0, "\n\tafs_flock_op_lock,\n\tafs_flock_"..., 8192) = 8192
18:12:08.962537 read(0, "\tEM(afs_edit_dir_delete,\t\t\t\"dele"..., 8192) = 8192
18:12:08.966471 read(0, "  __field(enum afs_fs_operation,"..., 8192) = 8192
18:12:08.970274 read(0, "ntk(\"c=%08x %u->%u r=%d ab=%d\",\n"..., 8192) = 8192
18:12:08.974690 read(0, "\n\t\t    __entry->vid = volume->vi"..., 8192) = 8192
18:12:08.978484 read(0, "ard, val)\n\n);\n\nDECLARE_EVENT_CLA"..., 8192) = 8192
18:12:08.982777 read(0, " (unsigned long long)__entry->se"..., 8192) = 8192
18:12:08.986406 read(0, "_offset,\n\t\tend_inode, end_offset"..., 8192) = 8192
18:12:08.990231 read(0, "or,\n\t\t  __entry->nr_sector, __en"..., 8192) = 8192
18:12:08.993191 read(0, "ned char, addr, ETH_ALEN)\n\t\t__fi"..., 8192) = 8192
18:12:08.997723 read(0, "intk_btrfs(\"root=%llu(%s) gen=%l"..., 8192) = 8192
18:12:09.002458 read(0, "nt_item_inline, btrfs_get_extent"..., 8192) = 8192
18:12:09.005907 read(0, "ENT, \"ADD_DELAYED_EXTENT\" }, \t\\\n"..., 8192) = 8192
18:12:09.009597 read(0, "),\n\n\tTP_ARGS(fs_info, flags, byt"..., 8192) = 8192
18:12:09.013761 read(0, "d_free)\n);\n\n\nDECLARE_EVENT_CLASS"..., 8192) = 8192
18:12:09.017809 read(0, "ld(\tu64,\trefroot\t\t\t)\n\t\t__field(\t"..., 8192) = 8192
18:12:09.021777 read(0, "entry->flags\t\t\t=\tsinfo->flags;\n\t"..., 8192) = 8192
18:12:09.025503 read(0, "EM(fscache_obj_put_enq_dep,\t\t\"PU"..., 8192) = 8192
18:12:09.029368 read(0, " cgroup *cgrp, const char *path)"..., 8192) = 8192
18:12:09.032650 read(0, "lk_core *core, int phase),\n\n\tTP_"..., 8192) = 8192
18:12:09.035945 read(0, "y->zone_end = zone_end;\n\t\t__entr"..., 8192) = 8192
18:12:09.039728 read(0, "./include/trace/events/damon.h\0\0"..., 8192) = 8192
18:12:09.043463 read(0, "driver->name);\n\t\t__assign_str(re"..., 8192) = 8192
18:12:09.047683 read(0, "S(page, raw),\n\n\tTP_STRUCT__entry"..., 8192) = 8192
18:12:09.051349 read(0, "\" },\t\\\n\t{ EXT4_MB_HINT_TRY_GOAL,"..., 8192) = 8192
18:12:09.055818 read(0, "unsigned int len,\n\t\t unsigned in"..., 8192) = 8192
18:12:09.058962 read(0, "t\t\t\t)\n\n\t),\n\n\tTP_fast_assign(\n\t\t_"..., 8192) = 8192
18:12:09.062724 read(0, "dev\t= inode->i_sb->s_dev;\n\t\t__en"..., 8192) = 8192
18:12:09.066023 read(0, "_data_blocks %d\",\n\t\t  MAJOR(__en"..., 8192) = 8192
18:12:09.069116 read(0, " inode *inode, ext4_lblk_t lblk,"..., 8192) = 8192
18:12:09.072401 read(0, "no\t\t= inode->i_ino;\n\t\t__entry->f"..., 8192) = 8192
18:12:09.076307 read(0, "pblk\t\t)\n\t\t__field(\tchar,\t\tstatus"..., 8192) = 8192
18:12:09.079289 read(0, "__u32,\tios\t\t\t)\n\t),\n\n\tTP_fast_ass"..., 8192) = 8192
18:12:09.084233 read(0, "CE_DEFINE_ENUM(FG_GC);\nTRACE_DEF"..., 8192) = 8192
18:12:09.088141 read(0, "field(ino_t,\tino)\n\t\t__field(nid_"..., 8192) = 8192
18:12:09.091914 read(0, "_dents\t= dirty_dents;\n\t\t__entry-"..., 8192) = 8192
18:12:09.096021 read(0, "NT_CLASS(f2fs__bio,\n\n\tTP_PROTO(s"..., 8192) = 8192
18:12:09.099737 read(0, "ry->dev\t= dev->bd_dev;\n\t\t__entry"..., 8192) = 8192
18:12:09.103535 read(0, "unsigned long long *iostat),\n\n\tT"..., 8192) = 8192
18:12:09.107517 read(0, "./include/trace/events/fib.h\0\0\0\0"..., 8192) = 8192
18:12:09.111908 read(0, "ck_lock,\n\tTP_PROTO(struct inode "..., 8192) = 8192
18:12:09.115672 read(0, "eld(errseq_t, errseq)\n\t\t),\n\n\t\tTP"..., 8192) = 8192
18:12:09.120061 read(0, "\n\t\t__field(unsigned long, ino)\n\t"..., 8192) = 8192
18:12:09.123544 read(0, "\t\t= 0;\n\t\t\t   ),\n\n\t    TP_printk("..., 8192) = 8192
18:12:09.124598 write(1, "\27v\317\373\350 yF\1\235\344\300\230\20\35(@\365\221\204\320\313\300n\351\216\306\267_\352\f\31"..., 8192) = 8192
18:12:09.124673 read(0, ", pgoff_t store_limit),\n\n\t    TP"..., 8192) = 8192
18:12:09.124707 write(1, "\24\251>\233\353mJIe\250a\257\204\215!k\354F\357\6c\325\211P\260o\3211\330\355\177\251"..., 8192) = 8192
18:12:09.124744 write(1, "J\336\370\\&D\314n\317^\313\244T\322\217\276\320@b\360eE\251e'b\21H\360\277J\265"..., 8192) = 8192
18:12:09.124784 write(1, "`\263\233S\367\305\233d'X1\265\304\225\237\374\216\252o\10\370\235)\345f\332[\31\210V\333\265"..., 8192) = 8192
18:12:09.124819 write(1, "\3\236\36r\321Ufb\3\352l\252\276\36\264}C\263>\226f\302\232\340\34uN\332E\24094"..., 8192) = 8192
18:12:09.124855 write(1, "\260-+S@\251\327\27u\257\237i,\323lEcV\361\272\222\233,\7\232=!\253d\235g\20"..., 8192) = 8192
18:12:09.124891 write(1, "/rY\202\17/\271\0164\221\252v\30o\341\26&\244\263\220\253S\217\357|\243O\340/vG{"..., 8192) = 8192
18:12:09.131742 read(0, "\n#undef TRACE_SYSTEM\n#define TRA"..., 8192) = 8192
18:12:09.135582 read(0, "nding REL_ADR %03x\",\n\t\t__entry->"..., 8192) = 8192
18:12:09.138557 read(0, "thresh = thresh;\n\t),\n\n\tTP_printk"..., 8192) = 8192
18:12:09.144018 read(0, "r *s),\n\n\tTP_ARGS(index, attr_nam"..., 8192) = 8192
18:12:09.147485 read(0, "ruct ib_mad_hdr *)wr->send_buf.m"..., 8192) = 8192
18:12:09.151406 read(0, "ial_path %*ph return_path %*ph \""..., 8192) = 8192
18:12:09.155459 read(0, "./include/trace/events/intel-sst"..., 8192) = 8192
18:12:09.158730 read(0, "\t\tcq_entries\t)\n\t\t__field(  u32,\t"..., 8192) = 8192
18:12:09.163283 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.166820 read(0, "tr(device, dev_name(dev));\n\t),\n\n"..., 8192) = 8192
18:12:09.171000 read(0, "\tTP_fast_assign(\n\t\t__entry->onli"..., 8192) = 8192
18:12:09.174698 read(0, "al->j_fs_dev->bd_dev;\n\t\t__entry-"..., 8192) = 8192
18:12:09.178095 read(0, "written, __entry->dropped)\n);\n\nT"..., 8192) = 8192
18:12:09.182023 read(0, "ign_str(name, name);\n\t),\n\n\tTP_pr"..., 8192) = 8192
18:12:09.185923 read(0, "ast_assign(\n\t\t__entry->gsi\t\t= gs"..., 8192) = 8192
18:12:09.191222 read(0, ";\n\t\t__entry->end\t\t= end;\n\t),\n\n\tT"..., 8192) = 8192
18:12:09.195865 read(0, "code_name(ATA_CMD_SEC_DISABLE_PA"..., 8192) = 8192
18:12:09.200242 read(0, "h>\n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:09.204004 read(0, "_hotplug\")\t\t\\\n\tEM( MR_SYSCALL,\t\t"..., 8192) = 8192
18:12:09.208073 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.212264 read(0, "__entry->stop_resp[3] = mrq->sto"..., 8192) = 8192
18:12:09.214914 read(0, ", name},\n#else\n# define IF_HAVE_"..., 8192) = 8192
18:12:09.219706 read(0, "f (ssk && sk_fullsock(ssk)) {\n\t\t"..., 8192) = 8192
18:12:09.224629 read(0, "./include/trace/events/neigh.h\0\0"..., 8192) = 8192
18:12:09.229029 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.233058 read(0, "./include/trace/events/net_probe"..., 8192) = 8192
18:12:09.237050 read(0, "t *sreq,\n\t\t     int error, enum "..., 8192) = 8192
18:12:09.242928 read(0, "ntry->blkoff,\n\t\t      __entry->m"..., 8192) = 8192
18:12:09.245368 read(0, "task->comm, TASK_COMM_LEN);\n\t\t__"..., 8192) = 8192
18:12:09.248808 read(0, "fin_pfn)\n\t),\n\n\tTP_fast_assign(\n\t"..., 8192) = 8192
18:12:09.252649 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.256488 read(0, "=%lu to=%lu mperf=%llu aperf=%ll"..., 8192) = 8192
18:12:09.261328 read(0, "E_EVENT(dev_pm_qos_request, dev_"..., 8192) = 8192
18:12:09.265329 read(0, "tring(name, pdev->v4l2_dev.name)"..., 8192) = 8192
18:12:09.268506 read(0, "./include/trace/events/qla.h\0\0\0\0"..., 8192) = 8192
18:12:09.272369 read(0, "TP_ARGS(nbytes, IP),\n\n\tTP_STRUCT"..., 8192) = 8192
18:12:09.276414 read(0, "d long qsmask,\n\t\t u8 level, int "..., 8192) = 8192
18:12:09.280312 read(0, "./include/trace/events/rdma.h\0\0\0"..., 8192) = 8192
18:12:09.284935 read(0, "S(cq, nr_cqe, comp_vector, poll_"..., 8192) = 8192
18:12:09.288855 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.292978 read(0, "id)\n\t\t__field(u32, expected)\n\t\t_"..., 8192) = 8192
18:12:09.297812 read(0, "or_err)\n\t),\n\n\tTP_fast_assign(\n\t\t"..., 8192) = 8192
18:12:09.301643 read(0, "P_fast_assign(\n\t\t__entry->mr_id "..., 8192) = 8192
18:12:09.305320 read(0, "int, client_id)\n\t\t__field(int, n"..., 8192) = 8192
18:12:09.309174 read(0, "t *rqst\n\t),\n\n\tTP_ARGS(rqst),\n\n\tT"..., 8192) = 8192
18:12:09.312926 read(0, ">length = segment->rs_length;\n\t\t"..., 8192) = 8192
18:12:09.316503 read(0, "id)\n\t\t__field(int, sqecount)\n\t),"..., 8192) = 8192
18:12:09.320088 read(0, "./include/trace/events/rtc.h\0\0\0\0"..., 8192) = 8192
18:12:09.324558 read(0, "ck,\n\trxrpc_propose_ack_ping_for_"..., 8192) = 8192
18:12:09.329580 read(0, "BORTED,\t\t\"RemoteAbort\") \\\n\tEM(RX"..., 8192) = 8192
18:12:09.334027 read(0, "rror = call->error;\n\t\t    __entr"..., 8192) = 8192
18:12:09.338797 read(0, "\n\t    );\n\nTRACE_EVENT(rxrpc_recv"..., 8192) = 8192
18:12:09.342876 read(0, ", __entry->sum.nr_nacks,\n\t\t     "..., 8192) = 8192
18:12:09.347256 read(0, ", t->comm, TASK_COMM_LEN);\n\t\t__e"..., 8192) = 8192
18:12:09.352074 read(0, "ait,\n\t     TP_PROTO(struct task_"..., 8192) = 8192
18:12:09.356878 read(0, "OTO(int transfer_id, u8 msg_id, "..., 8192) = 8192
18:12:09.362579 read(0, "_array(cmnd), cmd->cmnd, cmd->cm"..., 8192) = 8192
18:12:09.364479 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.369256 read(0, "./include/trace/events/smbus.h\0\0"..., 8192) = 8192
18:12:09.373681 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.378630 read(0, "s_num)\n\n);\n\nDEFINE_EVENT(spi_con"..., 8192) = 8192
18:12:09.382043 read(0, ",\n\tTP_ARGS(opcode, sid, addr, re"..., 8192) = 8192
18:12:09.385555 read(0, "id,\n\t\t__entry->status)\n);\n#defin"..., 8192) = 8192
18:12:09.390304 read(0, "d(unsigned int, client_id)\n\t\t__f"..., 8192) = 8192
18:12:09.392733 write(1, "\0373\211\v8Y9u\230J\353\247Y\335d\211\"te\3244,\2304Te\"\301jG\3563"..., 8192) = 8192
18:12:09.392801 read(0, "DR]);\n\t\t\t__assign_str(dstport,\n\t"..., 8192) = 8192
18:12:09.392837 write(1, "\237\213\261\236R(\16\323q\373\343\234\325\230\326=\324[\354[\320_\253Um7\274\274\367m\t\207"..., 8192) = 8192
18:12:09.392872 write(1, "\317(\320\304\314\7+qH;N)O\335a0\314\363\325\27\222\261\303A\357\207*\346\322\221\310\257"..., 8192) = 8192
18:12:09.392907 write(1, "\366\233\341n\275\230\22f\3NQ\223Q\5\216pH\202\371\210c^\35\373Ot(\264\220\377uz"..., 8192) = 8192
18:12:09.392941 write(1, "/8\205\3639l\325\17\256\302Y\304y\25K\353\317_)\214\203L\306GL\6QQ\1m>\342"..., 8192) = 8192
18:12:09.392975 write(1, "\364\340y=\307\252\315\242vvs\320\37U\201A\206\271\353\356\3465\360\342=\f\343#\234\263L\353"..., 8192) = 8192
18:12:09.393010 write(1, "}i\35\255\307\337\312\373/\231`Z\227\230\373\247i\237\267\233\231e\0\227h)\305#\203j#V"..., 8192) = 8192
18:12:09.393044 write(1, "E\5\273f\272Yv\37ul2?\202\20O\3\267\33\366\24\230\345|Xo\234\237\213\27HU/"..., 8192) = 8192
18:12:09.398908 read(0, "tk_pid;\n\t\telse\n\t\t\t__entry->snd_t"..., 8192) = 8192
18:12:09.402634 read(0, "\t\t\t\t\t\\\n\tsvc_rqst_flag(DROPME)\t\t\t"..., 8192) = 8192
18:12:09.406883 read(0, "=%s len=%d flags=%s\", __get_str("..., 8192) = 8192
18:12:09.411343 read(0, "./include/trace/events/sunvnet.h"..., 8192) = 8192
18:12:09.415895 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.419242 read(0, "./include/trace/events/task.h\0\0\0"..., 8192) = 8192
18:12:09.423389 read(0, "data_len)\n\t\t__field(__u32, snd_n"..., 8192) = 8192
18:12:09.427370 read(0, "et)\n);\n\nTRACE_EVENT(thermal_zone"..., 8192) = 8192
18:12:09.431961 read(0, "./include/trace/events/thp.h\0\0\0\0"..., 8192) = 8192
18:12:09.437197 read(0, "e_t *now),\n\n\tTP_ARGS(hrtimer, no"..., 8192) = 8192
18:12:09.440879 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.444985 read(0, "lba;\n\t\t__entry->opcode = opcode;"..., 8192) = 8192
18:12:09.449049 read(0, "u, \"\n\t\t  \"userbits = { %u %u %u "..., 8192) = 8192
18:12:09.453072 read(0, ";\n\nTRACE_EVENT(mm_vmscan_wakeup_"..., 8192) = 8192
18:12:09.457440 read(0, "id, nr_taken, nr_active, nr_deac"..., 8192) = 8192
18:12:09.462238 read(0, "name(bdi),\n\t\t\tARRAY_SIZE(__entry"..., 8192) = 8192
18:12:09.466071 read(0, "OTO(struct inode *inode, int fla"..., 8192) = 8192
18:12:09.470970 read(0, "write\t= wbc->nr_to_write;\n\t\t__en"..., 8192) = 8192
18:12:09.476367 read(0, "_assign(\n\t\t__entry->usec_timeout"..., 8192) = 8192
18:12:09.479674 read(0, ", err, map_type, map_id, index)\n"..., 8192) = 8192
18:12:09.484289 read(0, "\n\t    TP_STRUCT__entry(\n\t\t    __"..., 8192) = 8192
18:12:09.489970 read(0, "ng, pfn)\n\t\t    __field(unsigned,"..., 8192) = 8192
18:12:09.493710 read(0, "ler_regs(__regs);\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t"..., 8192) = 8192
18:12:09.498609 read(0, "d, len) __dynamic_array(u8, fiel"..., 8192) = 8192
18:12:09.503388 read(0, " _item, _len) {\t\t\t\\\n\t.type = \"__"..., 8192) = 8192
18:12:09.507556 read(0, "t_rel_dynamic_array_len\n#undef _"..., 8192) = 8192
18:12:09.511044 read(0, "./include/uapi/asm-generic/errno"..., 8192) = 8192
18:12:09.514844 read(0, "SHIFT)\n\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:09.518302 read(0, "fine TIOCGDEV\t_IOR('T', 0x32, un"..., 8192) = 8192
18:12:09.521970 read(0, "d long\tmsg_cbytes;\t\n\tunsigned lo"..., 8192) = 8192
18:12:09.526625 read(0, "f \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:09.529394 read(0, "BUS_ADRERR\t2\t\n#define BUS_OBJERR"..., 8192) = 8192
18:12:09.534529 read(0, "define SO_DETACH_BPF\t\tSO_DETACH_"..., 8192) = 8192
18:12:09.539253 read(0, "./include/uapi/asm-generic/termb"..., 8192) = 8192
18:12:09.543677 read(0, "./include/uapi/asm-generic/unist"..., 8192) = 8192
18:12:09.548238 read(0, "if\n\n\n#if defined(__ARCH_WANT_TIM"..., 8192) = 8192
18:12:09.551863 read(0, "mpat_sys_sysinfo)\n\n\n#define __NR"..., 8192) = 8192
18:12:09.556772 read(0, "clock_adjtime64 405\n__SYSCALL(__"..., 8192) = 8192
18:12:09.561099 read(0, "NCES, union drm_amdgpu_wait_fenc"..., 8192) = 8192
18:12:09.566692 read(0, "_COMPUTE      1\n#define AMDGPU_H"..., 8192) = 8192
18:12:09.572449 read(0, ";\n\t__u32 gart_page_size;\n\t\n\t__u3"..., 8192) = 8192
18:12:09.577589 read(0, "\n\n\nstruct drm_lock {\n\tint contex"..., 8192) = 8192
18:12:09.585162 read(0, "(0x18, struct drm_buf_info)\n#def"..., 8192) = 8192
18:12:09.591359 read(0, " struct drm_set_version drm_set_"..., 8192) = 8192
18:12:09.593952 read(0, "_NVIDIA  0x03\n#define DRM_FORMAT"..., 8192) = 8192
18:12:09.598156 read(0, "D_RB_SHIFT 30\n#define AMD_FMT_MO"..., 8192) = 8192
18:12:09.602834 read(0, "OR_USB\t\t20\n\n\nstruct drm_mode_get"..., 8192) = 8192
18:12:09.609572 read(0, "a_frame_t;\ntypedef struct drm_sa"..., 8192) = 8192
18:12:09.613731 read(0, "./include/uapi/drm/exynos_drm.h\0"..., 8192) = 8192
18:12:09.619247 read(0, " 0x2\t\n#define I810_UPLOAD_CTX   "..., 8192) = 8192
18:12:09.623019 read(0, "MU_ENGINE(class, instance, I915_"..., 8192) = 8192
18:12:09.628280 read(0, "rite)\n#define DRM_IOCTL_I915_GEM"..., 8192) = 8192
18:12:09.631468 read(0, "\n\nstruct drm_i915_gem_pread {\n\t\n"..., 8192) = 8192
18:12:09.637071 read(0, ";\n#define I915_CONTEXT_PARAM_BAN"..., 8192) = 8192
18:12:09.643798 read(0, "lue; \n};\n\n\n#define LIMA_BO_FLAG_"..., 8192) = 8192
18:12:09.646624 read(0, "_IOW( DRM_COMMAND_BASE + DRM_MGA"..., 8192) = 8192
18:12:09.650686 write(1, "\335\362y3 \362\267\251\31\v\241\16\375\256\202\231T\247\215\245\220hq\355S\323h\17\215*\200\241"..., 8192) = 8192
18:12:09.650923 read(0, "ARAM_FAULTS   0\n\nstruct drm_msm_"..., 8192) = 8192
18:12:09.650999 write(1, "|\253\"\265\351&)&z1w\272\324\f\304\24\374\361\300(\252x\206\"w\30\0w\206;\36\24"..., 8192) = 8192
18:12:09.651058 write(1, "\277i\375\361I\242\212:\r\271fw\265\255M\201e\335\342 \363T\t#w\271\235\240\27\241\326~"..., 8192) = 8192
18:12:09.651097 write(1, "\374\207\317\243\273\212$\4\4\377T\214\26\350\231R\233;\370\351\17l\217\335\355u\317\371\262\365R\334"..., 8192) = 8192
18:12:09.651134 write(1, "A\336\317\262\235W\274e\334\276G\316\v?U( \253\f\330\206\24\370[o~\245\21v\271\363o"..., 8192) = 8192
18:12:09.651172 write(1, "V\331\212v\344GF\315\315\215\f,A\207\254\2759A\317c\300\330y\254\37;\33\4\372\310\315\212"..., 8192) = 8192
18:12:09.651209 write(1, "\317:f\362\312c\273\225\230!\272b<d\327H\376Vj\201\256\366\342\317\304s\26A\356/W\371"..., 8192) = 8192
18:12:09.659049 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.662116 read(0, "\n#ifndef QXL_DRM_H\n#define QXL_D"..., 8192) = 8192
18:12:09.667075 read(0, "area_priv_offset;\n\tint is_pci;\n\t"..., 8192) = 8192
18:12:09.671381 read(0, "   82\n#define RADEON_EMIT_PP_CUB"..., 8192) = 8192
18:12:09.676354 read(0, "L_RADEON_CP_START   DRM_IO(  DRM"..., 8192) = 8192
18:12:09.681163 read(0, "q_seq;\n} drm_radeon_irq_emit_t;\n"..., 8192) = 8192
18:12:09.685863 read(0, "SAVAGE_NR_TEX_HEAPS];\n\n\t\n\tint ct"..., 8192) = 8192
18:12:09.690412 read(0, "__u32 mode;\n\n\t\n\t__u32 value;\n\n\t\n"..., 8192) = 8192
18:12:09.695246 read(0, "ues)\n\n#define DRM_V3D_SUBMIT_CL_"..., 8192) = 8192
18:12:09.699867 read(0, "STROY, struct drm_vc4_perfmon_de"..., 8192) = 8192
18:12:09.704504 read(0, "#define DRM_VIA_FB_INIT\t        "..., 8192) = 8192
18:12:09.708624 read(0, "32 bo_handle;\n\t__u32 res_handle;"..., 8192) = 8192
18:12:09.714698 read(0, "truct drm_vmw_shader_arg {\n\t__u3"..., 8192) = 8192
18:12:09.718353 read(0, "./include/uapi/linux/acct.h\0\0\0\0\0"..., 8192) = 8192
18:12:09.723943 read(0, "t acrn_vcpu_regs)\n\n#define ACRN_"..., 8192) = 8192
18:12:09.728404 read(0, "n version;\t\n\t__u32 bridge_id;\t\n\t"..., 8192) = 8192
18:12:09.733498 read(0, "\t\tflags;\n\tbinder_uintptr_t\t\tbuff"..., 8192) = 8192
18:12:09.738970 read(0, "ine APM_CRITICAL_SUSPEND\t0x0008\n"..., 8192) = 8192
18:12:09.743080 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.746420 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.750894 read(0, "./include/uapi/linux/atmarp.h\0\0\0"..., 8192) = 8192
18:12:09.754739 read(0, " compat_atm_iobuf)\n#endif\n#defin"..., 8192) = 8192
18:12:09.758514 read(0, "snap_hdr {\n\t\n        __u8  dsap;"..., 8192) = 8192
18:12:09.763425 read(0, "#define AUDIT_DEL_RULE\t\t1012\t\n#d"..., 8192) = 8192
18:12:09.769021 read(0, "H_CONVENTION_MASK 0x30000000\n#de"..., 8192) = 8192
18:12:09.772760 read(0, "e AUFS_BRRATTR_WH\t\t\"wh\"\n#define "..., 8192) = 8192
18:12:09.777520 read(0, "s_dev_ioctl *in)\n{\n\tmemset(in, 0"..., 8192) = 8192
18:12:09.782168 read(0, "./include/uapi/linux/auto_fs4.h\0"..., 8192) = 8192
18:12:09.785970 read(0, "_DAT\t\t= 0x02,\n\tBATADV_TVLV_NC\t\t="..., 8192) = 8192
18:12:09.790705 read(0, "ET_DAT_CACHE,\n\n\t\n\tBATADV_CMD_GET"..., 8192) = 8192
18:12:09.796924 read(0, "\t1U\n#define BDEV_STATE_DIRTY\t\t2U"..., 8192) = 8192
18:12:09.800486 read(0, "./include/uapi/linux/blktrace_ap"..., 8192) = 8192
18:12:09.804755 read(0, "BPF_PROG_RUN = BPF_PROG_TEST_RUN"..., 8192) = 8192
18:12:09.810886 read(0, "_u32\t\tnew_prog_fd;\n\t\t__u32\t\tflag"..., 8192) = 8192
18:12:09.816735 read(0, "u8 tunnel_tos;\n\t__u8 tunnel_ttl;"..., 8192) = 8192
18:12:09.822302 read(0, "rc;\n\t\t__u32\t\tipv6_src[4];  \n\t};\n"..., 8192) = 8192
18:12:09.827209 read(0, "./include/uapi/linux/bsg.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:09.831814 read(0, "opies;\n\tstruct btrfs_qgroup_limi"..., 8192) = 8192
18:12:09.836070 read(0, ";\n\n\n#define BTRFS_SAME_DATA_DIFF"..., 8192) = 8192
18:12:09.841476 read(0, "_DEV_STATS _IOWR(BTRFS_IOCTL_MAG"..., 8192) = 8192
18:12:09.846091 read(0, " chunk_tree_uuid[BTRFS_UUID_SIZE"..., 8192) = 8192
18:12:09.851618 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.855486 read(0, " while (0)\n#define __le16_to_cpu"..., 8192) = 8192
18:12:09.859170 read(0, ",\t\n\tTX_EXPIRED,\t\n\tRX_STATUS,\t\n\tR"..., 8192) = 8192
18:12:09.863792 read(0, "SOTP_DEFAULT_RECV_STMIN\t0x00\n#de"..., 8192) = 8192
18:12:09.868679 read(0, "er_header_t;\n\ntypedef struct __u"..., 8192) = 8192
18:12:09.873441 read(0, "r_struct;\n\ntypedef struct _Reque"..., 8192) = 8192
18:12:09.878585 read(0, "ti \n{\n\t__u8\tcdti_trk0;\t\n\t__u8\tcd"..., 8192) = 8192
18:12:09.884641 read(0, " {\n\t__u8 type;\n\tunsigned agid\t\t:"..., 8192) = 8192
18:12:09.884841 write(1, "(\237smR\272J\3\227\"\n7\255\300\344!3!\202l\222K\327\225l\2149\24\363k\270\374"..., 8192) = 8192
18:12:09.885107 read(0, ";\n\tmsg->msg[2] = phys_addr >> 8;"..., 8192) = 8192
18:12:09.885217 write(1, "\t~U\17\300\232\253\fQ\\9\362#\271\16\256\310\177)\273\357\341\316\230\271\335}\202\"P\376\317"..., 8192) = 8192
18:12:09.885362 write(1, "\225\313\273e\251\341\4\303\26\362\25fr\343\260\353\17\2209\23\361)!\360}\312\313\302\266\324\372\r"..., 8192) = 8192
18:12:09.885518 write(1, "\245C\220\333^z?a[\221\245\r<;ip\33\25\264\377t\310\334\374eC\232\263\250\346\222\1"..., 8192) = 8192
18:12:09.885550 write(1, "\223hV\233pR\213\5\223\250f-\325\21\232h\241\0174\254L\241\25.H\331\365\350\215KV\257"..., 8192) = 8192
18:12:09.885585 write(1, "\326z\234\253(2E\241\3E^\307\275p\3\32G\3533a\r\370\332\326\314E\333\205a\332sv"..., 8192) = 8192
18:12:09.885619 write(1, "dAN\310\251\0\3710\271\304\240\306\273T6\221\272\266\325\300\236R4c\204\22\2406\5\23\333\347"..., 8192) = 8192
18:12:09.885661 write(1, "\10\206$\261\244[\r\16\rY\274\367<\376\334\306\3\353lL\25\225\243l;v\37W\252\272*\243"..., 8192) = 8192
18:12:09.894744 read(0, ") << 4) | (duration_min % 10);\n\t"..., 8192) = 8192
18:12:09.899723 read(0, "duration_min / 10) << 4) | (dura"..., 8192) = 8192
18:12:09.903134 read(0, "vice_info *tuner_dev_info)\n{\n\tif"..., 8192) = 8192
18:12:09.907991 read(0, "tifier.major & 0xff;\n\t\tmsg->msg["..., 8192) = 8192
18:12:09.912904 read(0, "sg[4] = video_latency;\n\tmsg->msg"..., 8192) = 8192
18:12:09.917669 read(0, ";\n}\n\n#endif\n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:09.922069 read(0, "msgs {\n\t__u32 lost_msgs;\n};\n\n\nst"..., 8192) = 8192
18:12:09.926899 read(0, "e CEC_OP_DECK_INFO_RECORD\t\t\t\t0x1"..., 8192) = 8192
18:12:09.931689 read(0, "MSG_ABORT\t\t\t\t\t0xff\n\n\n\n\n\n#define "..., 8192) = 8192
18:12:09.936398 read(0, "./include/uapi/linux/chio.h\0\0\0\0\0"..., 8192) = 8192
18:12:09.940661 read(0, "./include/uapi/linux/cm4000_cs.h"..., 8192) = 8192
18:12:09.944601 read(0, "ime;\t\n\tu_long\t\tva_gen;\t\t\n\tu_long"..., 8192) = 8192
18:12:09.949546 read(0, "out coda_mkdir;\n    struct coda_"..., 8192) = 8192
18:12:09.954103 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.957974 read(0, "en;\n\t__u64 stat_err_cnt;\n};\n\nstr"..., 8192) = 8192
18:12:09.962031 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.966340 read(0, "R_APP_MAX (__DCB_ATTR_CEE_PEER_A"..., 8192) = 8192
18:12:09.970835 read(0, "\t17\n#define DCCP_SOCKOPT_CCID_RX"..., 8192) = 8192
18:12:09.976408 read(0, "\n\tDEVLINK_ATTR_DPIPE_ENTRY,\t\t\n\tD"..., 8192) = 8192
18:12:09.981085 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:09.984806 read(0, "];\t\n\tchar uuid[DM_UUID_LEN];\t\n\tc"..., 8192) = 8192
18:12:09.989006 read(0, "n_data)\n\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:09.993636 read(0, "_DQ_RTBHARD)\n\n#define FS_DQ_BTIM"..., 8192) = 8192
18:12:09.999023 read(0, "S_TELETEXT1,\n\tDMX_PES_SUBTITLE1,"..., 8192) = 8192
18:12:10.003487 read(0, "\t43\n\n#define DTV_ENUM_DELSYS\t\t44"..., 8192) = 8192
18:12:10.009440 read(0, "/* SPDX-License-Identifier: LGPL"..., 8192) = 8192
18:12:10.013540 read(0, "                  (1 << 3)\n#defi"..., 8192) = 8192
18:12:10.017861 read(0, "./include/uapi/linux/elf.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.022147 read(0, "define NT_PPC_TM_SPR\t0x10c\t\t\n#de"..., 8192) = 8192
18:12:10.026473 read(0, "\n\nstruct ethtool_drvinfo {\n\t__u3"..., 8192) = 8192
18:12:10.031817 read(0, "C_RING_VF\t0x000000FF00000000LL\n#"..., 8192) = 8192
18:12:10.037418 read(0, "L_LINK_MODE_100000baseKR4_Full_B"..., 8192) = 8192
18:12:10.042081 read(0, "ool_validate_speed(__u32 speed)\n"..., 8192) = 8192
18:12:10.046000 read(0, "EC,\n\tETHTOOL_A_STRINGS_STRING,\t\t"..., 8192) = 8192
18:12:10.050933 read(0, "ABLE_PULSE_MAX = (__ETHTOOL_A_CA"..., 8192) = 8192
18:12:10.054202 read(0, "./include/uapi/linux/f2fs.h\0\0\0\0\0"..., 8192) = 8192
18:12:10.058599 read(0, "\t\t0x00000010\n#define FAN_MARK_FI"..., 8192) = 8192
18:12:10.063468 read(0, "e FB_SYNC_VERT_HIGH_ACT\t2\t\n#defi"..., 8192) = 8192
18:12:10.068402 read(0, "SH\t_IO(2,0x4a)\n\n\n#define FDFLUSH"..., 8192) = 8192
18:12:10.073916 read(0, "_len;\n\t__u8\t\tsrc_len;\n\t__u8\t\ttos"..., 8192) = 8192
18:12:10.078364 read(0, "ine FW_CDEV_IOC_SEND_RESPONSE   "..., 8192) = 8192
18:12:10.083910 read(0, "1)\n\nenum {\n\tFOU_CMD_UNSPEC,\n\tFOU"..., 8192) = 8192
18:12:10.088041 read(0, "THAW\t\t_IOWR('X', 120, int)\t\n#def"..., 8192) = 8192
18:12:10.093580 read(0, "E\n#define FS_MAX_KEY_SIZE\t\t\tFSCR"..., 8192) = 8192
18:12:10.098051 read(0, "./include/uapi/linux/fsverity.h\0"..., 8192) = 8192
18:12:10.103265 read(0, "\n};\n\nstruct fuse_rename_in {\n\tui"..., 8192) = 8192
18:12:10.108329 read(0, "efine FUTEX_CMP_REQUEUE_PI_PRIVA"..., 8192) = 8192
18:12:10.112547 read(0, "OFFS\t\t\tGENWQE_UID_OFFS(2)\n#defin"..., 8192) = 8192
18:12:10.116500 write(1, "\2578\365L\355\306\25h\317\264\23j{\343\25@\3727\227\222@h9\373\232\2110\34F\n\267\245"..., 8192) = 8192
18:12:10.116587 read(0, "\n#define GENWQE_READ_REG16   _IO"..., 8192) = 8192
18:12:10.116644 write(1, "\321}\2673\f@FM\333\262=\201\356\37\375/[\303\332\270\227\310a\322$A\222X\206\252\337\365"..., 8192) = 8192
18:12:10.116699 write(1, "\33\323\316\346\2\25\253\252\207\250M\317\353\215\222\303\314\354e\4\372\374\356\f>\17\2411\352k^z"..., 8192) = 8192
18:12:10.116756 write(1, "\241;\272\245\24<9E!\t\2\3wno\306\255\27\364\207m:\326&BGJY\241AK\247"..., 8192) = 8192
18:12:10.116805 write(1, "\243\322s?c\367;\210\3532\36\303<\222o\371\325\316\224\307c5\2337\363\271\346\245\\]K\320"..., 8192) = 8192
18:12:10.116863 write(1, "\v\216\r\277\221\16vv 7\353\234\26g\307j\v[\225>\353$p\230qok\240\335\232\23\352"..., 8192) = 8192
18:12:10.116920 write(1, "\375[\331\272\300`q\257\251\376\335\2730\372\271\0p\363b\342\214\337\354\372M\37\262J\336\214aM"..., 8192) = 8192
18:12:10.122624 read(0, "_FLAGS\t\t0x00000400\n#define GFS2_"..., 8192) = 8192
18:12:10.128703 read(0, "0x0A, struct gpiohandle_config)\n"..., 8192) = 8192
18:12:10.132983 read(0, "ort loopback;\n\tunsigned int slot"..., 8192) = 8192
18:12:10.137369 read(0, "8\n#define WIN_SLEEPNOW2\t\t\t0x99\n\n"..., 8192) = 8192
18:12:10.143770 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.148285 read(0, "\t_IOW('h', 0x6, unsigned long)\t\n"..., 8192) = 8192
18:12:10.151739 read(0, "\tHW_BREAKPOINT_INVALID   = HW_BR"..., 8192) = 8192
18:12:10.156917 read(0, "C_I2C\t\t\t0x00000001\n#define I2C_F"..., 8192) = 8192
18:12:10.160876 read(0, "\t\t0x10000000\n#define I2O_EVT_IND"..., 8192) = 8192
18:12:10.166470 read(0, "truct icmp_ext_hdr {\n#if defined"..., 8192) = 8192
18:12:10.172102 read(0, "n_status {\n\tDSA_COMP_NONE = 0,\n\t"..., 8192) = 8192
18:12:10.176519 read(0, "define IF_PROTO_HDLC_ETH 0x2007\t"..., 8192) = 8192
18:12:10.181900 read(0, "BEACON\t8\t\n#define ARC_P_POWERLAN"..., 8192) = 8192
18:12:10.186524 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.191762 read(0, "A_BRIDGE_CFM_MEP_DELETE_MAX (__I"..., 8192) = 8192
18:12:10.196395 read(0, "_MAX - 1)\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.201173 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.205529 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.211183 read(0, "A_MACSEC_ES,\n\tIFLA_MACSEC_SCB,\n\t"..., 8192) = 8192
18:12:10.216180 read(0, "LINK_OFFLOAD_XSTATS,\n\tIFLA_STATS"..., 8192) = 8192
18:12:10.220272 read(0, "_TXSC_STATS_ATTR_UNSPEC,\n\tMACSEC"..., 8192) = 8192
18:12:10.225084 read(0, "./include/uapi/linux/if_plip.h\0\0"..., 8192) = 8192
18:12:10.229260 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.233577 read(0, "X,\n\tIFLA_IPTUN_6RD_PREFIXLEN,\n\tI"..., 8192) = 8192
18:12:10.238874 read(0, "./include/uapi/linux/ife.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.243151 read(0, "D,\n\tIIO_MOD_LIGHT_GREEN,\n\tIIO_MO"..., 8192) = 8192
18:12:10.247326 read(0, "ct {\n\t\t\t__u32\t\t\t\t gf_interface_a"..., 8192) = 8192
18:12:10.253525 read(0, "6_RECVFRAGSIZE\t77\n#define IPV6_F"..., 8192) = 8192
18:12:10.257735 read(0, "./include/uapi/linux/input-event"..., 8192) = 8192
18:12:10.262252 read(0, "2b\n#define BTN_DEAD\t\t0x12f\n\n#def"..., 8192) = 8192
18:12:10.267598 read(0, "efine KEY_MACRO_PRESET2\t\t0x2b4\n#"..., 8192) = 8192
18:12:10.272154 read(0, "EVIOCGRAB\t\t_IOW('E', 0x90, int)\t"..., 8192) = 8192
18:12:10.277579 read(0, "#define IORING_FEAT_POLL_32BITS "..., 8192) = 8192
18:12:10.283140 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.287468 read(0, "BER(o)\t\t((o)&IPOPT_NUMBER_MASK)\n"..., 8192) = 8192
18:12:10.292045 read(0, "_VS_CONN_F_FWD_MASK | \\\n\t\t\t\tIP_V"..., 8192) = 8192
18:12:10.297380 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.301591 read(0, "I_CHANNEL_MEDIUM_IPMB\t1\n#define "..., 8192) = 8192
18:12:10.305309 read(0, "\t0x0000\t\n\n\n\nstruct rt0_hdr {\n\tst"..., 8192) = 8192
18:12:10.310616 read(0, "CT_RESP\t\tCAPICMD(CAPI_CONNECT,CA"..., 8192) = 8192
18:12:10.313924 read(0, "\t[ISODCL (2, 2)]; \n\t__u8 extent\t"..., 8192) = 8192
18:12:10.318419 read(0, "\n\tjint32_t hdr_crc;\n};\n\nstruct j"..., 8192) = 8192
18:12:10.322920 read(0, "ANCE_MASK)\n\t\treturn 0;\n\treturn s"..., 8192) = 8192
18:12:10.326886 read(0, "./include/uapi/linux/kernelcapi."..., 8192) = 8192
18:12:10.330446 read(0, "T_FN,118)\n#define K_F110\t\tK(KT_F"..., 8192) = 8192
18:12:10.334310 read(0, "CAPSSHIFT)\n\n#define NR_LOCK\t\t9\n\n"..., 8192) = 8192
18:12:10.338350 read(0, "NO_RAS\t\t0\n#define KFD_MEM_ERR_SR"..., 8192) = 8192
18:12:10.344313 read(0, "define AMDKFD_IOC_SET_XNACK_MODE"..., 8192) = 8192
18:12:10.348552 read(0, "M_S390_RESET_CLEAR     2\n#define"..., 8192) = 8192
18:12:10.351614 write(1, ",A\3\222O3\211N\276\26}F\261\5\306u\307\357\223\4\227t\325\233\213a\362\206\241qOF"..., 8192) = 8192
18:12:10.351687 read(0, "truct kvm_ppc_one_page_size enc["..., 8192) = 8192
18:12:10.351733 write(1, "F\337\271l\350\376\200c\204\240\fx:\243\210\246*\33[\33U\247\177'NP\2711\320?\2605"..., 8192) = 8192
18:12:10.351792 write(1, "\244\311\rc\211\311s\230\223f\214\362\223\334m\313\327R`|*$\35470\26\263\344\317p\23\16"..., 8192) = 8192
18:12:10.351841 write(1, "\255\37\212I\351O\335\203x!\204\362w\331\324\350\206\34\211\225/U 5\346\260\343\333$!H'"..., 8192) = 8192
18:12:10.351893 write(1, "\347\27\347}\204\207\243\16\0V\311\2\366r/K;\321H\3623\302M\342\263\325\225\266\327\235\364("..., 8192) = 8192
18:12:10.351942 write(1, "VW\304\271FN\27\230\207\305h\305-f\205\370\314?lm\243\351\31\232\234\24.\324\4\r\362d"..., 8192) = 8192
18:12:10.351998 write(1, "\346\215\3604\332\256\370M\306\311\350Lp\ti<3\326\372\352\237b\f\373:\310\vJk\353^J"..., 8192) = 8192
18:12:10.352043 write(1, ",w\275=\360\21,_\202\312\256\337&D\301\2574\263\4\254PC\263\341\26\341D\302\245\200\tl"..., 8192) = 8192
18:12:10.360475 read(0, "define KVM_CAP_SGX_ATTRIBUTE 196"..., 8192) = 8192
18:12:10.366844 read(0, "ine KVM_SET_TSC_KHZ           _I"..., 8192) = 8192
18:12:10.370687 read(0, "64 time_runnable;\n\t\t\t__u64 time_"..., 8192) = 8192
18:12:10.376480 read(0, "./include/uapi/linux/l2tp.h\0\0\0\0\0"..., 8192) = 8192
18:12:10.380086 read(0, "e \n\n#define __UAPI_DEF_SOCKADDR_"..., 8192) = 8192
18:12:10.383873 read(0, "     _IOR('i', 0x0000000f, __u32"..., 8192) = 8192
18:12:10.389262 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.394204 read(0, "\t0x33\n#define PPC_CMM_MAGIC\t\t0xc"..., 8192) = 8192
18:12:10.399025 read(0, "), _SEG7('W',0,1,1,1,1,1,1), _SE"..., 8192) = 8192
18:12:10.403068 read(0, "#define MDIO_AN_EEE_ADV\t\t60\t\n#de"..., 8192) = 8192
18:12:10.408009 read(0, "turn MDIO_PHY_ID_C45 | (prtad <<"..., 8192) = 8192
18:12:10.411997 read(0, "_ENT_F_IO_VBI\t\t\t(MEDIA_ENT_F_BAS"..., 8192) = 8192
18:12:10.417215 read(0, "/* SPDX-License-Identifier: ((GP"..., 8192) = 8192
18:12:10.421627 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.426030 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.430726 read(0, "ndif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.435049 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.439422 read(0, "VIFS,\n\tIPMRA_TABLE_MROUTE_DO_WRV"..., 8192) = 8192
18:12:10.443965 read(0, "v)\tle32_to_cpu(v)\n#define CT_LE_"..., 8192) = 8192
18:12:10.448596 read(0, "      ((x) & 0x10000000)  \n#defi"..., 8192) = 8192
18:12:10.453186 read(0, "./include/uapi/linux/ndctl.h\0\0\0\0"..., 8192) = 8192
18:12:10.458793 read(0, "E,\t\n\tNDTPA_RETRANS_TIME,\t\t\n\tNDTP"..., 8192) = 8192
18:12:10.462205 read(0, "PING_TX_SCHED = (1<<8),\n\tSOF_TIM"..., 8192) = 8192
18:12:10.466563 read(0, "./include/uapi/linux/netfilter/i"..., 8192) = 8192
18:12:10.471973 read(0, "./include/uapi/linux/netfilter/i"..., 8192) = 8192
18:12:10.475551 read(0, "./include/uapi/linux/netfilter/n"..., 8192) = 8192
18:12:10.479227 read(0, "./include/uapi/linux/netfilter/n"..., 8192) = 8192
18:12:10.484840 read(0, "\n};\n\nenum nft_dynset_flags {\n\tNF"..., 8192) = 8192
18:12:10.490939 read(0, ",\n\tNFTA_OBJREF_IMM_NAME,\n\tNFTA_O"..., 8192) = 8192
18:12:10.493521 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.498134 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.502976 read(0, "./include/uapi/linux/netfilter/n"..., 8192) = 8192
18:12:10.507331 read(0, "#ifndef _NF_OSF_H\n#define _NF_OS"..., 8192) = 8192
18:12:10.512567 read(0, "     __i += __entry->next_offset"..., 8192) = 8192
18:12:10.516700 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.520193 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.523785 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.527730 read(0, "./include/uapi/linux/netfilter/x"..., 8192) = 8192
18:12:10.533745 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.536568 read(0, "./include/uapi/linux/netfilter/x"..., 8192) = 8192
18:12:10.540205 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.543741 read(0, "\t\tproto;\n\t__u8\t\tmode;\n\n\tstruct x"..., 8192) = 8192
18:12:10.547300 read(0, "\t\\\n\t\t\t~(1u << (type % bytes(__u3"..., 8192) = 8192
18:12:10.551885 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.554844 read(0, "./include/uapi/linux/netfilter_a"..., 8192) = 8192
18:12:10.559334 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.563224 read(0, "./include/uapi/linux/netfilter_b"..., 8192) = 8192
18:12:10.566566 read(0, "./include/uapi/linux/netfilter_b"..., 8192) = 8192
18:12:10.570107 read(0, "atch)) {              \\\n\t\t__matc"..., 8192) = 8192
18:12:10.574556 read(0, "n\n#define ipt_entry_match xt_ent"..., 8192) = 8192
18:12:10.578125 read(0, "./include/uapi/linux/netfilter_i"..., 8192) = 8192
18:12:10.581361 read(0, "RATE(struct ip6t_entry, entries,"..., 8192) = 8192
18:12:10.584591 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.587745 read(0, "define IP6T_SRH_LAST_LT        0"..., 8192) = 8192
18:12:10.591552 read(0, "./include/uapi/linux/netlink_dia"..., 8192) = 8192
18:12:10.596195 read(0, "ine NFC_NFCID1_MAXSIZE\t\t10\n#defi"..., 8192) = 8192
18:12:10.601004 read(0, "./include/uapi/linux/nfs3.h\0\0\0\0\0"..., 8192) = 8192
18:12:10.605956 read(0, "000\n#define EXCHGID4_FLAG_USE_PN"..., 8192) = 8192
18:12:10.608149 write(1, "\200\346\354\34\333\216rV\2\2O\352\273\177D\16\351\32\250\223k\266\200%\255i\272S\201\212J\301"..., 8192) = 8192
18:12:10.608223 read(0, "./include/uapi/linux/nfsacl.h\0\0\0"..., 8192) = 8192
18:12:10.608269 write(1, "\352J\3733?ba-\261\266\273\"\30\257)c\305\365\220\343$U\341\351\210\362\17\275&\336\210l"..., 8192) = 8192
18:12:10.608316 write(1, "G\225\337>\3127\212\334\22\6D\23\3\325\215#\376v\264\352\371\274\32\214\220\36\236\276\347q\365\372"..., 8192) = 8192
18:12:10.608364 write(1, "\323\234\17\"\230\335\234y\323`\321X\261\3R\312,\20z\241F\210\204\33\333|\344?m\333&\215"..., 8192) = 8192
18:12:10.608410 write(1, "\261\340\344\177\21\355:k\317\376\326u\10s\376\363\375Td\355\217w\333#\361*\237\232\23\305\251\16"..., 8192) = 8192
18:12:10.608456 write(1, "{\235p\0\253\305\244V\3465\220od\221\255{\t\3036\235}\377]\364!\3645\210\32C\r\310"..., 8192) = 8192
18:12:10.608502 write(1, "\267%c\216\264\324\221\240\36L\\\365\36\216a\366\274Z\215\273ls\306\214\346\223O\245+Z\310]"..., 8192) = 8192
18:12:10.613686 read(0, "_u8\t\tfb_fsid_type_aux;\n\t\t\t__u8\t\t"..., 8192) = 8192
18:12:10.618557 read(0, "evice_code\ti_bmap[0]\n\t__le64\ti_x"..., 8192) = 8192
18:12:10.622719 read(0, "->su_flags = __cpu_to_le32(0);\n}"..., 8192) = 8192
18:12:10.628174 read(0, "_GET_POWER_SAVE,\n\n\tNL80211_CMD_S"..., 8192) = 8192
18:12:10.633315 read(0, "_MODE,\n\n\tNL80211_ATTR_ACL_POLICY"..., 8192) = 8192
18:12:10.638082 read(0, "ALLOC_242,\n\tNL80211_RATE_INFO_HE"..., 8192) = 8192
18:12:10.642844 read(0, "_ATTR_AFTER_LAST - 1\n};\n\n\n#defin"..., 8192) = 8192
18:12:10.647531 read(0, "ne NL80211_TXRATE_MCS NL80211_TX"..., 8192) = 8192
18:12:10.652556 read(0, "_IN_PROBES\t\t= 1 << 20,\n\tNL80211_"..., 8192) = 8192
18:12:10.657294 read(0, "NL80211_FTM_RESP_ATTR_INVALID,\n\n"..., 8192) = 8192
18:12:10.661527 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.665994 read(0, "./include/uapi/linux/nvram.h\0\0\0\0"..., 8192) = 8192
18:12:10.669149 read(0, "ig {\n\t__u16 update;\n\t__u16 flag;"..., 8192) = 8192
18:12:10.674037 read(0, "SABLED = 0,\n\tOMAPFB_AUTO_UPDATE,"..., 8192) = 8192
18:12:10.679162 read(0, ",                 \n\tOVS_TUNNEL_K"..., 8192) = 8192
18:12:10.685098 read(0, "limit_attr {\n\tOVS_CT_LIMIT_ATTR_"..., 8192) = 8192
18:12:10.688597 read(0, "./include/uapi/linux/pci.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.694687 read(0, "#define  PCI_PM_CAP_PME_CLOCK\t0x"..., 8192) = 8192
18:12:10.698245 read(0, "x0100\t\n#define  PCI_EXP_DEVCTL_P"..., 8192) = 8192
18:12:10.703402 read(0, "efine PCI_EXT_CAP_ID_PMUX\t0x1A\t\n"..., 8192) = 8192
18:12:10.707441 read(0, "R\t\t4\t\n#define  PCI_VSEC_HDR_LEN_"..., 8192) = 8192
18:12:10.712418 read(0, "AMPLE_IDENTIFIER\t\t\t= 1U << 16,\n\t"..., 8192) = 8192
18:12:10.718874 read(0, "D_ID\t\t(1 << 14)\n\n#define PERF_RE"..., 8192) = 8192
18:12:10.724109 read(0, "./include/uapi/linux/pfkeyv2.h\0\0"..., 8192) = 8192
18:12:10.729582 read(0, "efine SADB_EXT_SUPPORTED_ENCRYPT"..., 8192) = 8192
18:12:10.732609 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.737668 read(0, "ACT_DIRECT\t\t(1 << 0)\n\nenum {\n\tTC"..., 8192) = 8192
18:12:10.743329 read(0, "\t__u32\tbacklog;\n};\n\nstruct tc_es"..., 8192) = 8192
18:12:10.748904 read(0, "TCA_NETEM_LOSS,\n\tTCA_NETEM_RATE,"..., 8192) = 8192
18:12:10.755167 read(0, ",\n\tTCA_CAKE_TIN_STATS_DROPPED_BY"..., 8192) = 8192
18:12:10.758579 read(0, "B', 2, size_t)\n\n#define PMU_IOC_"..., 8192) = 8192
18:12:10.762502 read(0, "fine CCP_OPT_MINLEN\t\t2\n\n\n\n#defin"..., 8192) = 8192
18:12:10.767920 read(0, "./include/uapi/linux/pps.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.772054 read(0, "FP_MODE\t\t46\n# define PR_FP_MODE_"..., 8192) = 8192
18:12:10.776843 read(0, "OT_SUPPORTED\t\t\t-1\n#define PSCI_R"..., 8192) = 8192
18:12:10.781060 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.787166 read(0, "./include/uapi/linux/qnxtypes.h\0"..., 8192) = 8192
18:12:10.791152 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.795609 read(0, "x15, mdu_bitmap_file_t)\n\n\n#defin"..., 8192) = 8192
18:12:10.800801 read(0, "_addr;\n\t__be32\t\tdst_addr;\n\t__u8\t"..., 8192) = 8192
18:12:10.805605 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.809359 read(0, "io {\n\t__u64 rio_addr;\t\n\t__u64 lo"..., 8192) = 8192
18:12:10.815392 read(0, "ve_b;\n\tstruct rkisp1_cif_isp_gam"..., 8192) = 8192
18:12:10.820017 read(0, "./include/uapi/linux/rose.h\0\0\0\0\0"..., 8192) = 8192
18:12:10.823733 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.827519 read(0, "GHTBL\t= 64,\n#define RTM_NEWNEIGH"..., 8192) = 8192
18:12:10.831408 write(1, "\210\25\252jH\27][\311P\225\203/%\"`<\226\234QnF\217\300\271+\31.\262e\311\372"..., 8192) = 8192
18:12:10.831479 read(0, "int\t\tifi_index;\t\t\n\tunsigned\tifi_"..., 8192) = 8192
18:12:10.831528 write(1, "\324\357`\265\342\2030\334\2609\262\216.\337\312j\264\326n\27\312a\355\362\341\\W\3025\20\2130"..., 8192) = 8192
18:12:10.831580 write(1, "\220\36\234\263z*\5\272\273\317\234p'\\$,NN<\2\266\334\341\315+\264\2164\335[\313\222"..., 8192) = 8192
18:12:10.831633 write(1, "\372n\31\205\273\300\343\33377\314\206\374\3461Ca\202Ta\22\30H\210P\323\nj6\207o~"..., 8192) = 8192
18:12:10.831676 write(1, "\356\316*\273]Hc\235[\354\236Yo\244i\250p\230\247\350\3\205?\335\306\362y\357r-g\253"..., 8192) = 8192
18:12:10.831731 write(1, "M\357\220\352\35\354w/8\222\334\232\211X@\353\0006\353\230\204\347>\372.\373\16\267\26\36\362T"..., 8192) = 8192
18:12:10.831790 write(1, "\345\230][\347+\34el\272\232\317\2576^V\323\16Cw \303\r<\250#TI\270B\200>"..., 8192) = 8192
18:12:10.831848 write(1, "\200F\375\373\245,\233\367&\376:\313fJ|\3\352\355lg\205s'\333\311\37\21\262\332\304\t#"..., 8192) = 8192
18:12:10.837192 read(0, "XKADSEALEDINCON\t19270410\t\n#defin"..., 8192) = 8192
18:12:10.841624 read(0, "\n\n};\n\n#endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.845950 read(0, "ET\t118\n#define SCTP_RESET_STREAM"..., 8192) = 8192
18:12:10.851447 read(0, "TP_PEER_ADDR_CHANGE,\n#define SCT"..., 8192) = 8192
18:12:10.857400 read(0, "T = SCTP_SS_FCFS,\n\tSCTP_SS_PRIO,"..., 8192) = 8192
18:12:10.861567 read(0, "TAKE_OWNERSHIP\t    _IOW('p', 222"..., 8192) = 8192
18:12:10.865743 read(0, "\tSEG6_LOCAL_ACTION_END_DX2\t= 4,\n"..., 8192) = 8192
18:12:10.869310 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.875023 read(0, "#define UART_TTL\t0x04\t\n#define U"..., 8192) = 8192
18:12:10.878372 read(0, "./include/uapi/linux/signal.h\0\0\0"..., 8192) = 8192
18:12:10.884242 read(0, "TATS_PAD,\n\tSMC_NLA_FBACK_STATS_T"..., 8192) = 8192
18:12:10.886943 read(0, "WICMPS,\t\t\n\tLINUX_MIB_LOCKDROPPED"..., 8192) = 8192
18:12:10.891020 read(0, "endif \n\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.894855 read(0, "VENT_LID_OPENED\t\t\t37\n#define SON"..., 8192) = 8192
18:12:10.898814 read(0, "define SNDCTL_TMR_STOP\t\t\t_SIO  ("..., 8192) = 8192
18:12:10.905584 read(0, "DCTL_DSP_GETCHANNELMASK\t\t_SIOWR("..., 8192) = 8192
18:12:10.909794 read(0, "R_TREBLE)\n#define SOUND_MIXER_WR"..., 8192) = 8192
18:12:10.915389 read(0, "if (_seqbufptr) SEQ_DUMPBUF();\\\n"..., 8192) = 8192
18:12:10.919481 read(0, "./include/uapi/linux/stddef.h\0\0\0"..., 8192) = 8192
18:12:10.923639 read(0, "./include/uapi/linux/surface_agg"..., 8192) = 8192
18:12:10.928353 read(0, " __attribute_const__ __u32 __fsw"..., 8192) = 8192
18:12:10.932884 read(0, "F \\\n\t_IOWR('W', 0x45, struct swi"..., 8192) = 8192
18:12:10.939110 read(0, "{\n\t__u32 state;\n\t__u32 smask;\n\t_"..., 8192) = 8192
18:12:10.942343 read(0, "{\n\t\n\tNET_IPV4_FORWARD=8,\n\tNET_IP"..., 8192) = 8192
18:12:10.948530 read(0, "NETROM_LINK_FAILS_COUNT=11,\n\tNET"..., 8192) = 8192
18:12:10.953238 read(0, "cdb_off;\n\t\t\t__u64 __pad1;\n\t\t\t__u"..., 8192) = 8192
18:12:10.958382 read(0, "TE = 32,\n\tTCA_CSUM_UPDATE_FLAG_S"..., 8192) = 8192
18:12:10.961467 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.964828 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:10.968198 read(0, "./include/uapi/linux/tc_ematch/t"..., 8192) = 8192
18:12:10.972212 read(0, "1,\n\t\trst:1,\n\t\tsyn:1,\n\t\tfin:1;\n#e"..., 8192) = 8192
18:12:10.978160 read(0, "./include/uapi/linux/tee.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:10.982020 read(0, "AL_GENL_CMD_UNSPEC,\n\tTHERMAL_GEN"..., 8192) = 8192
18:12:10.985772 read(0, "J_FREQUENCY\t\t0x0002\t\n#define ADJ"..., 8192) = 8192
18:12:10.992563 read(0, " (zone << TIPC_ZONE_OFFSET) |\n\t\t"..., 8192) = 8192
18:12:10.995418 read(0, "len, 0, TCM_SPACE(data_len) - ms"..., 8192) = 8192
18:12:11.001292 read(0, "./include/uapi/linux/tls.h\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.004949 read(0, "e ASYNCB_LOW_LATENCY\t13 \n#define"..., 8192) = 8192
18:12:11.009051 read(0, "./include/uapi/linux/uhid.h\0\0\0\0\0"..., 8192) = 8192
18:12:11.013039 read(0, "./include/uapi/linux/uleds.h\0\0\0\0"..., 8192) = 8192
18:12:11.017202 read(0, "0x00000020\t\n#define UDIAG_SHOW_U"..., 8192) = 8192
18:12:11.021848 read(0, "C_VERSION_1)\n\t\treturn (desc->baS"..., 8192) = 8192
18:12:11.025445 read(0, "XT_FORMAT_TYPE_III\t\t0x83\n\nstruct"..., 8192) = 8192
18:12:11.029244 read(0, "PROMISCUOUS\t\t(1 << 0)\n#define\tUS"..., 8192) = 8192
18:12:11.033576 read(0, "TAT_TX_SPEED_ID\t0x000000f0\n#defi"..., 8192) = 8192
18:12:11.039124 read(0, "LL_IMAGE\t\t6\n#define USB_CLASS_PR"..., 8192) = 8192
18:12:11.043442 read(0, "NumDeviceCaps;\n} __attribute__(("..., 8192) = 8192
18:12:11.047669 read(0, "\n\n#ifndef _UAPI__LINUX_USB_CHARG"..., 8192) = 8192
18:12:11.052401 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:11.056420 read(0, "NR, 16, __u32)\n\n#define USBTMC48"..., 8192) = 8192
18:12:11.062550 read(0, "__le16 bcdUVC;\n\t__le16 wTotalLen"..., 8192) = 8192
18:12:11.063400 write(1, "\324\267\fW\353\303Y\331$pi\353n\233\202:\214Y\30\fRk^\357\25/\211O\220\310\310\23"..., 8192) = 8192
18:12:11.063467 read(0, "acked__));\n\n#define UVC_DT_FRAME"..., 8192) = 8192
18:12:11.063513 write(1, "\377\363\20\321\0\351Gz\230\373.[\3309\217\267l\177\223t\321\26r6\33\2169\244*}\240\310"..., 8192) = 8192
18:12:11.063567 write(1, "/X\1J?`t\222\236-,\327'%^4Mk\373\333\24\253\4^\361fW\314#\t\242\265"..., 8192) = 8192
18:12:11.063620 write(1, "\202J\10z\3}\224#\24\315)5\312\310\213\3\24\321 \346N\214\351\4<\355@\330\246\247\340\352"..., 8192) = 8192
18:12:11.063667 write(1, "\314G\215e5\332\25f\241\205\3171\232+\251-%~\317\253\250\316XY\266\2719\7\17\333UB"..., 8192) = 8192
18:12:11.063715 write(1, "\327\"\235\312\371\3466_\316J\263lj\36H\3432\207\265@[\30Y'\304\301'\32\251tgB"..., 8192) = 8192
18:12:11.063764 write(1, "\255\316\2556\202\17\260\330Ej\355\16\3512\21\220z\370\361\271rn\222\203\371\262`p\206u\251s"..., 8192) = 8192
18:12:11.069535 read(0, "./include/uapi/linux/userfaultfd"..., 8192) = 8192
18:12:11.074550 read(0, "elease[__NEW_UTS_LEN + 1];\n\tchar"..., 8192) = 8192
18:12:11.078092 read(0, "ASE+0)\n#define V4L2_CID_CONTRAST"..., 8192) = 8192
18:12:11.082744 read(0, "TE\t\t(V4L2_CID_CODEC_BASE+110)\n#d"..., 8192) = 8192
18:12:11.087187 read(0, "_video_h264_profile {\n\tV4L2_MPEG"..., 8192) = 8192
18:12:11.091424 read(0, "8_PROFILE_0\t\t\t\t= 0,\n\tV4L2_MPEG_V"..., 8192) = 8192
18:12:11.095673 read(0, "O_CHROMA_SPATIAL_FILTER_TYPE_OFF"..., 8192) = 8192
18:12:11.099693 read(0, "ID_RDS_TX_TRAFFIC_PROGRAM\t\t(V4L2"..., 8192) = 8192
18:12:11.104174 read(0, " | 1)\n\n#define V4L2_CID_DETECT_M"..., 8192) = 8192
18:12:11.109690 read(0, "ce;\n\t__u32 xfer_func;\n\t__u32 ycb"..., 8192) = 8192
18:12:11.116431 read(0, "DV_BT_STD_DMT | V4L2_DV_BT_STD_C"..., 8192) = 8192
18:12:11.118749 read(0, ", \\\n\t\t31500000, 16, 64, 120, 1, "..., 8192) = 8192
18:12:11.121164 read(0, "BT_STD_CVT, \\\n\t\tV4L2_DV_FL_REDUC"..., 8192) = 8192
18:12:11.123202 read(0, "V4L2_DV_BT_656_1120, \\\n\tV4L2_INI"..., 8192) = 8192
18:12:11.125369 read(0, "EDIA_BUS_FMT(AHSV8888_1X32),\n};\n"..., 8192) = 8192
18:12:11.129925 read(0, "         (-105)\n#define VERR_TOO"..., 8192) = 8192
18:12:11.135181 read(0, "SIZEHACK                     = 0"..., 8192) = 8192
18:12:11.140339 read(0, "ange_filter, 24 + 8);\n\n\n#define "..., 8192) = 8192
18:12:11.146087 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:11.152094 read(0, "CE_IOEVENTFD_64\t(1 << 3) \n#defin"..., 8192) = 8192
18:12:11.156094 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:11.159964 read(0, "LD_INTERLACED ||\\\n\t (field) == V"..., 8192) = 8192
18:12:11.164946 read(0, " '1', '5') \n#define V4L2_PIX_FMT"..., 8192) = 8192
18:12:11.171143 read(0, "_FMT_VC1_ANNEX_L v4l2_fourcc('V'"..., 8192) = 8192
18:12:11.174890 read(0, "unsigned long   userptr;\n\t\tstruc"..., 8192) = 8192
18:12:11.181674 read(0, "(1 << 7)\n\n#define V4L2_DV_FL_HAS"..., 8192) = 8192
18:12:11.186435 read(0, "x0800\n#define V4L2_TUNER_CAP_1HZ"..., 8192) = 8192
18:12:11.192185 read(0, "ATCH_AC97        3  \n\nstruct v4l"..., 8192) = 8192
18:12:11.198804 read(0, "ne VIRTIO_BALLOON_CMD_ID_DONE\t1\n"..., 8192) = 8192
18:12:11.202733 read(0, "\n#ifndef _UAPI_LINUX_VIRTIO_CONS"..., 8192) = 8192
18:12:11.207714 read(0, "RTIO_CRYPTO_OPCODE(VIRTIO_CRYPTO"..., 8192) = 8192
18:12:11.211101 read(0, "\n\nstruct virtio_gpu_update_curso"..., 8192) = 8192
18:12:11.215987 read(0, "IRTIO_ID_I2C_ADAPTER\t\t34 \n#defin"..., 8192) = 8192
18:12:11.220831 read(0, "_RESP_ERROR\t\t\t3\n\n\n\n#define VIRTI"..., 8192) = 8192
18:12:11.224597 read(0, "      5\n\n\nstruct virtio_net_ctrl"..., 8192) = 8192
18:12:11.230382 read(0, "./include/uapi/linux/virtio_ring"..., 8192) = 8192
18:12:11.233840 read(0, "                  0\n#define VIRT"..., 8192) = 8192
18:12:11.238954 read(0, "#ifndef _UAPI_LINUX_VIRTIO_TYPES"..., 8192) = 8192
18:12:11.242825 read(0, "SOCK_TRANSPORT_UNKNOWN = 0,\n\tAF_"..., 8192) = 8192
18:12:11.246397 read(0, "./include/uapi/linux/watchdog.h\0"..., 8192) = 8192
18:12:11.251083 read(0, "E_AUTO\t0\t\n#define IW_MODE_ADHOC\t"..., 8192) = 8192
18:12:11.256923 read(0, "ax_frag;\t\n\n\t\n\t__s32\t\tmin_pmp;\t\n\t"..., 8192) = 8192
18:12:11.261542 read(0, "./include/uapi/linux/xattr.h\0\0\0\0"..., 8192) = 8192
18:12:11.266773 read(0, "ne XFRM_MSG_GETSA XFRM_MSG_GETSA"..., 8192) = 8192
18:12:11.272245 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:11.276683 read(0, "ZORRO_MANUF_ANAKIN_RESEARCH\t\t\t\t0"..., 8192) = 8192
18:12:11.280897 read(0, "SC_ALFADATA_1\t\t\t\t0x07FE\n#define "..., 8192) = 8192
18:12:11.285839 read(0, "x0D, 0)\n#define  ZORRO_PROD_VILL"..., 8192) = 8192
18:12:11.290270 read(0, "S\t\t\t\t0x8000\n#define  ZORRO_PROD_"..., 8192) = 8192
18:12:11.294827 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:11.299707 read(0, "nfo_time_sync {\n\t__u64 device_ti"..., 8192) = 8192
18:12:11.305385 read(0, "reserved1;\n\t__u64 reserved2;\n\t__"..., 8192) = 8192
18:12:11.310001 read(0, "#define XSDFEC_SET_IRQ _IOW(XSDF"..., 8192) = 8192
18:12:11.314650 read(0, "./include/uapi/mtd/mtd-user.h\0\0\0"..., 8192) = 8192
18:12:11.319192 read(0, "MODE_VARIABLE\t= 0x01,\n\tBNXT_QPLI"..., 8192) = 8192
18:12:11.322309 write(1, "\267\261\356\244\177#\374\341\357\305\2510\6\370aIX\333\366\356(Y\27V\310\n\252\2\204\25:}"..., 8192) = 8192
18:12:11.322392 read(0, "./include/uapi/rdma/hfi/hfi1_use"..., 8192) = 8192
18:12:11.322446 write(1, "\334\351\304\336\3562\0003_\220C\0013p\303W\214\25W\376\213\315\4\346\207\367b&~m}u"..., 8192) = 8192
18:12:11.322501 write(1, "\201\310\36\347\302HM\362\322\330\302\260\227\252\0245\326P\231\255\216\r\21=\2114,{\262\272\27\304"..., 8192) = 8192
18:12:11.322551 write(1, ")\254\364X\332\355^\367\371\214<x\241B\1Y\3534\0\361X\216X\245\363\315\f\332\242dDE"..., 8192) = 8192
18:12:11.322600 write(1, "\t\220\4\34\5>\30\205`_\7\222L\310a@\270\205\0\264\331\363\224\250\22\245\241\214\10w\312]"..., 8192) = 8192
18:12:11.322648 write(1, "W\31\350=\16\v,\366\345!\366\356\317\244\250\6\333V\10Id|\0343\315N\363{9\256p\317"..., 8192) = 8192
18:12:11.322696 write(1, ";zw\v\233\35n%t\234\263\226\215\345\301&\252\344;=e/\341\205\235\317\235\221\260\2522\263"..., 8192) = 8192
18:12:11.322745 write(1, "Le1\371f\244\225\377\206\233\36?[\356\327o\25\235\214\267.\2C\5\330'\305\vb\252\333\32"..., 8192) = 8192
18:12:11.329322 read(0, "BS_ATTR_CREATE_CQ_CQE,\n\tUVERBS_A"..., 8192) = 8192
18:12:11.334971 read(0, "VERBS_ACCESS_LOCAL_WRITE = 1 << "..., 8192) = 8192
18:12:11.339361 read(0, "./include/uapi/rdma/ib_user_sa.h"..., 8192) = 8192
18:12:11.343307 read(0, "__u32 pd_handle;\n\t__u32 access_f"..., 8192) = 8192
18:12:11.349031 read(0, "te_addr;\n\t\t\t__u32 rkey;\n\t\t\t__u32"..., 8192) = 8192
18:12:11.353221 read(0, "./include/uapi/rdma/irdma-abi.h\0"..., 8192) = 8192
18:12:11.357982 read(0, "XT_RESP_MASK_ECE               ="..., 8192) = 8192
18:12:11.362973 read(0, "unters_data {\n\tRDMA_UAPI_PTR(str"..., 8192) = 8192
18:12:11.367892 read(0, "_CREATE_FLOW_ARR_FLOW_ACTIONS,\n\t"..., 8192) = 8192
18:12:11.372547 read(0, "\t__u32 num_rqe_allocated;\n\t__u32"..., 8192) = 8192
18:12:11.376803 read(0, "A_NLDEV_CMD_SYS_SET,\n\n\t\n\n\tRDMA_N"..., 8192) = 8192
18:12:11.382154 read(0, "te_data_len;\n\t__u8  srq;\n\t__u8  "..., 8192) = 8192
18:12:11.387631 read(0, "d_u64 remote_addr;\n\t\t\t__aligned_"..., 8192) = 8192
18:12:11.391612 read(0, "31)\t\n#define PVRDMA_UAR_SRQ_OFFS"..., 8192) = 8192
18:12:11.397017 read(0, "x2000000000000000ULL\n\nstruct dk_"..., 8192) = 8192
18:12:11.401204 read(0, "DTAG_CG_SIGNAL_CAP =\t0x0001000F,"..., 8192) = 8192
18:12:11.406502 read(0, "sync_loss;\t\n\t__be32\t\tlesb_sig_lo"..., 8192) = 8192
18:12:11.411865 read(0, "_HEADER_LEN 24\t\n\n#define FC_MAX_"..., 8192) = 8192
18:12:11.417255 read(0, "./include/uapi/scsi/fc/fc_ns.h\0\0"..., 8192) = 8192
18:12:11.420945 read(0, "R_RESPONSE\t\t6\n#define MPI3MR_BSG"..., 8192) = 8192
18:12:11.425950 read(0, "./include/uapi/scsi/scsi_bsg_ufs"..., 8192) = 8192
18:12:11.430864 read(0, "\tunsigned char port;\t\n};\n\n\nstruc"..., 8192) = 8192
18:12:11.437267 read(0, "snd_seq_client_info)\n#define SND"..., 8192) = 8192
18:12:11.442239 read(0, "_uuid_elem uuid[0];\n\t\tstruct snd"..., 8192) = 8192
18:12:11.447372 read(0, "bcode[147];\t\n\tunsigned char pad;"..., 8192) = 8192
18:12:11.451827 read(0, "0010\t\n#define SNDRV_PCM_INFO_SYN"..., 8192) = 8192
18:12:11.456506 read(0, "ruct __snd_timespec64 tstamp;\t\n\t"..., 8192) = 8192
18:12:11.461931 read(0, "signed int lost;\t\t\n\tunsigned int"..., 8192) = 8192
18:12:11.467553 read(0, "efine SNDRV_CTL_EVENT_MASK_INFO\t"..., 8192) = 8192
18:12:11.472714 read(0, "/* SPDX-License-Identifier: ((GP"..., 8192) = 8192
18:12:11.477756 read(0, "01)\n#define SND_RATECONTROLMODE_"..., 8192) = 8192
18:12:11.483934 read(0, "efine A_EXTOUT_AREAR_R\t0x0f\t\n#de"..., 8192) = 8192
18:12:11.489956 read(0, "t card; \n\tunsigned char guid[8];"..., 8192) = 8192
18:12:11.495090 read(0, "ZE\t0x3000\n\n\nstruct snd_sb_csp_mc"..., 8192) = 8192
18:12:11.500790 read(0, "\tSKL_DEVICE_DMIC = 0x1,\n\tSKL_DEV"..., 8192) = 8192
18:12:11.506662 read(0, "./include/uapi/sound/sof/fw.h\0\0\0"..., 8192) = 8192
18:12:11.511240 read(0, "ne SNDRV_CTL_TLVD_DB_SCALE_MUTE\t"..., 8192) = 8192
18:12:11.514188 read(0, "fb_lcda;\t\t\n\n\t__u32\tsisfb_vbflags"..., 8192) = 8192
18:12:11.518420 read(0, "/* SPDX-License-Identifier: ((GP"..., 8192) = 8192
18:12:11.522437 read(0, "./include/vdso/const.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.526113 read(0, "UINTPTR_MAX\tULONG_MAX\n\n#endif \n\0"..., 8192) = 8192
18:12:11.529041 read(0, "\t*default_monspecs;\n\n\tstruct lis"..., 8192) = 8192
18:12:11.533547 read(0, "_BUFFER_OFFSET\t\t\t0x0700\n#define "..., 8192) = 8192
18:12:11.537836 read(0, "0\n#define GMC_DP_CONVERSION_TEMP"..., 8192) = 8192
18:12:11.543091 read(0, "0x00800000\n#define CVPPC_MEM_CON"..., 8192) = 8192
18:12:11.547623 read(0, ";\t\n\tvolatile uint32_t vc_7;\t\n\tvo"..., 8192) = 8192
18:12:11.551600 read(0, "./include/video/ili9320.h\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.556286 read(0, "pu_image *in, struct ipu_image *"..., 8192) = 8192
18:12:11.561502 read(0, "channel *ch);\nvoid ipu_cpmem_set"..., 8192) = 8192
18:12:11.568755 read(0, "\n\n#ifndef _KYRO_H\n#define _KYRO_"..., 8192) = 8192
18:12:11.573075 read(0, "efine HOST_DATA9\t\t0x0224\t\n#defin"..., 8192) = 8192
18:12:11.577178 read(0, "ATE\t0x00200000\t\n#define CRTC2_EN"..., 8192) = 8192
18:12:11.577253 write(1, "`&\270\371\215\323I\3770\ns\344.rX\224m\356Fw\246\344\341\351\345\370\7\370F8xg"..., 8192) = 8192
18:12:11.577315 read(0, "define MEM_SIZE_6M_GTB\t\t0x000000"..., 8192) = 8192
18:12:11.577350 write(1, "O\340\232Ak\216\7{\7\26\333E\5\36?\300H\204\364{|\303\21\341%Y\372 \25\244(\264"..., 8192) = 8192
18:12:11.577396 write(1, "\23U\301H4\374\217S\255\365\270\331\216\23\313\213<\353\257EG\264\242\221\2\31!^,{h\305"..., 8192) = 8192
18:12:11.577438 write(1, "\315Q\254\320ti\350\263\322\202\v[\307\341\265\251\255|\307~\250\276\326\325m\252\310Gb\271\317l"..., 8192) = 8192
18:12:11.577473 write(1, "\f\222\22\213A\236\312{\266m\317N#\265\224\305\211\246&\265\377?\2168mH\237\342\366c1\374"..., 8192) = 8192
18:12:11.577506 write(1, "3\v\221N]\311\10n\312fM\302HW'\257\257}\270\2s\r\220\350!y\326\3471R\225\322"..., 8192) = 8192
18:12:11.577536 write(1, "b\254&Pd59`*\352\304\20\213\316}\330\277?\32Cd\317\215\327\313I\23\312\3275J&"..., 8192) = 8192
18:12:11.588354 read(0, "efine ICON_HORZ_VERT_POSN\t0x0D\n#"..., 8192) = 8192
18:12:11.592476 read(0, "GENERIC_LONG_WRITE\t\t\t= 0x29,\n\tMI"..., 8192) = 8192
18:12:11.597410 read(0, "*path, int overlay_id)\n{\n\tif (pa"..., 8192) = 8192
18:12:11.603673 read(0, "e    DM1_RGBPLANES   0x00000001\n"..., 8192) = 8192
18:12:11.608037 read(0, "t colorback;\n\tunsigned int color"..., 8192) = 8192
18:12:11.613274 read(0, "efine BT445_REVISION_REG\t0x01\n\n#"..., 8192) = 8192
18:12:11.617817 read(0, "DSS_LOAD_CLUT_ONLY\t\t= 1,\n\tOMAP_D"..., 8192) = 8192
18:12:11.622837 read(0, "d_out_polarity)(struct omap_dss_"..., 8192) = 8192
18:12:11.627327 read(0, "m_display(struct omap_dss_device"..., 8192) = 8192
18:12:11.631932 read(0, "e PM2R_TEXTURE_COLOR_MODE\t\t\t\t0x8"..., 8192) = 8192
18:12:11.637143 read(0, "e1Mode\t\t\t\t\t0x0300\n\t#define PM3By"..., 8192) = 8192
18:12:11.640937 read(0, "LTA(s,d)\t\\\n\t\t((((s) << 16)/(d)) "..., 8192) = 8192
18:12:11.645303 read(0, "RD_KClkControl\t\t\t\t\t0x20d\n\t#defin"..., 8192) = 8192
18:12:11.649212 read(0, "_StripeHeight(sh)\t(((sh) & 0x7) "..., 8192) = 8192
18:12:11.653667 read(0, " << 6)\n\t#define PM3Render_Primit"..., 8192) = 8192
18:12:11.656957 read(0, "1 << 3)\n\t#define PM3FillConfig2D"..., 8192) = 8192
18:12:11.660898 read(0, "./include/video/radeon.h\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.667897 read(0, "             0x0068\n#define GPIO"..., 8192) = 8192
18:12:11.672351 read(0, "NCR                             "..., 8192) = 8192
18:12:11.677354 read(0, "  0x0700\n\n\n#define BUS_DBL_RESYN"..., 8192) = 8192
18:12:11.684293 read(0, "#define DAC_8BIT_EN             "..., 8192) = 8192
18:12:11.690557 read(0, "                     0x00000700\n"..., 8192) = 8192
18:12:11.697729 read(0, "_ONb_MASK               0x000800"..., 8192) = 8192
18:12:11.701584 read(0, "00_FORCE_SR                     "..., 8192) = 8192
18:12:11.708187 read(0, "_BYPASS_DISABLE_MASK           0"..., 8192) = 8192
18:12:11.713405 read(0, "DE_MASK                0x0006000"..., 8192) = 8192
18:12:11.717702 read(0, "TL__SOFT_RESET_GRPH2_SCLK       "..., 8192) = 8192
18:12:11.723161 read(0, "           0x000c0000L\n#define M"..., 8192) = 8192
18:12:11.729049 read(0, "    0x00000001L\n#define MC_STATU"..., 8192) = 8192
18:12:11.733253 read(0, "ne pllCG_TEST_MACRO_RW_WRITE    "..., 8192) = 8192
18:12:11.739373 read(0, "0x0085\t\n#define S1DREG_CRT_CUR_B"..., 8192) = 8192
18:12:11.743920 read(0, "IFT\t\t\t16\n#define VIDTCON1_HBPD_L"..., 8192) = 8192
18:12:11.748583 read(0, "WKEYCON0\t\t\t\t0x00\n#define WKEYCON"..., 8192) = 8192
18:12:11.752953 read(0, "ned long ldmt2r;\n\tunsigned long "..., 8192) = 8192
18:12:11.757955 read(0, "INDEXED\t  BIT(0)\t\n#  define DACR"..., 8192) = 8192
18:12:11.763377 read(0, "gned long clip1min;\n\tunsigned lo"..., 8192) = 8192
18:12:11.769009 read(0, "D\t0x9525\n#define TGUI9440\t0x9440"..., 8192) = 8192
18:12:11.773908 read(0, "./include/video/vga.h\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.778774 read(0, "_mm_w (regbase, VGA_SEQ_D, val);"..., 8192) = 8192
18:12:11.782878 read(0, "./include/xen/acpi.h\0\0\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.787684 read(0, "_)); \n\n\nstruct pvclock_wall_cloc"..., 8192) = 8192
18:12:11.792158 read(0, "./include/xen/events.h\0\0\0\0\0\0\0\0\0\0"..., 8192) = 8192
18:12:11.797184 read(0, "domid,\n\t\t\t\t       unsigned long "..., 8192) = 8192
18:12:11.802814 read(0, "./include/xen/interface/callback"..., 8192) = 8192
18:12:11.806846 read(0, "ack_vector        8\n\n\n#define XE"..., 8192) = 8192
18:12:11.811577 read(0, "./include/xen/interface/hvm/dm_o"..., 8192) = 8192
18:12:11.815870 read(0, "int64_t paddr;             \n    "..., 8192) = 8192
18:12:11.820477 read(0, "DISPL_DRIVER_NAME\t\t\"vdispl\"\n\n#de"..., 8192) = 8192
18:12:11.824190 read(0, "on {\n\tuint8_t type;\n\tint32_t abs"..., 8192) = 8192
18:12:11.830071 read(0, "#define\tXEN_PCI_OP_disable_msix\t"..., 8192) = 8192
18:12:11.833758 read(0, "                    \\\n    RING_I"..., 8192) = 8192
18:12:11.838237 read(0, "                           \\\n   "..., 8192) = 8192
18:12:11.842705 read(0, "#define XENSND_DRIVER_NAME\t\t\"vsn"..., 8192) = 8192
18:12:11.847337 read(0, "/* SPDX-License-Identifier: GPL-"..., 8192) = 8192
18:12:11.850921 write(1, "\362\200J\242\254\270#r\r\240\276\373\370\25\344\217\16\374\n\347w\271\343\221\300\1\345\7\331\32\251>"..., 8192) = 8192
18:12:11.850996 read(0, "i_callback {\n    unsigned long h"..., 8192) = 8192
18:12:11.851045 write(1, "\242y\3\216\347\335\374\207\355\257\36fj\225*A\212\304\5\24\367|\336vag\311A}\210Y\6"..., 8192) = 8192
18:12:11.851082 write(1, "\1z\220\6\220\177\203\357\272\331\351w\25\271W!\250Y\211\230\273/\24\n\230\376\177\255\357!\273m"..., 8192) = 8192
18:12:11.851118 write(1, "}\22\265\2 Q\310e\360B\\y\303\5VlZNK\351f\334y\274\223\323\222y\346\7>\350"..., 8192) = 8192
18:12:11.851154 write(1, "B\21\241\341\242\322\2014\272\274\25\345\341\326N\30\367\221\275\t\377\331\320\204\367\227$n\347\336\347\246"..., 8192) = 8192
18:12:11.851189 write(1, "\32\261\201\330\344\6\20':\327\24B\314o\177\344.\244\35\266\2023\261\201\2267\372\26\247\355Wd"..., 8192) = 8192
18:12:11.851223 write(1, "+2\17\261\0244\0P\314\1q\3031\374\263\334\t1\2\2322AfN\303\251\257\271=\10\32\307"..., 8192) = 8192
18:12:11.851258 write(1, "\357u\330\300\16\351\233\255\376\302\310}r\224\265hkY\226\09\305\271\25\322\255\211DrCO\366"..., 8192) = 8192
18:12:11.856217 read(0, "ine XEN_EFI_update_capsule      "..., 8192) = 8192
18:12:11.862325 read(0, "         pcpu_info;\n\t\tstruct xen"..., 8192) = 8192
18:12:11.867452 read(0, "\n\n#ifndef __XEN_PUBLIC_ARCH_X86_"..., 8192) = 8192
18:12:11.872036 read(0, "#define __HYPERVISOR_arch_2     "..., 8192) = 8192
18:12:11.877523 read(0, "./include/xen/mem-reservation.h\0"..., 8192) = 8192
18:12:11.882151 read(0, "./include/xen/xen-front-pgdir-sh"..., 8192) = 8192
18:12:11.887573 read(0, "M_DOMAIN)\n#define xen_pvh_domain"..., 8192) = 8192
18:12:11.892205 read(0, "ev);\n\nextern const struct file_o"..., 8192) = 6144
18:12:11.892281 read(0, "", 2048)       = 0
18:12:11.895198 write(1, "*\3\200H\21\23\304v\352[ED\fT?q\300Aa\347\263`i\2\226\220\247\265\362B\370\272"..., 8192) = 8192
18:12:11.895278 write(1, "\262(>i\266\222mu\2\377\16\2102\351\307} C\t\330)\6E\225B\230\347\214\241o\231\272"..., 3388) = 3388
18:12:11.895312 rt_sigprocmask(SIG_BLOCK, [HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], NULL, 8) = 0
18:12:11.895343 fcntl(1, F_SETFL, O_WRONLY|O_LARGEFILE) = 0
18:12:11.895372 fcntl(0, F_SETFL, O_RDONLY) = 0
18:12:11.895398 rt_sigprocmask(SIG_UNBLOCK, [HUP INT USR1 PIPE ALRM TERM XCPU XFSZ], NULL, 8) = 0
18:12:11.895427 close(1)                = 0
18:12:11.895454 close(2)                = 0
18:12:11.895492 exit_group(0)           = ?
18:12:11.900729 +++ exited with 0 +++
