<!DOCTYPE html>
<html lang=en>
<head><meta name="generator" content="Hexo 3.8.0">
    <!-- so meta -->
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="HandheldFriendly" content="True">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
    <meta name="description" content="Herkes Merhabalar,Bugün bir “hardware  description language” olan verilog diline giriş yapmak istiyorum. Verilog sayısal dizaynda( ASIC ve FPGA ) kullanılan bir tanımlama dilidir. Verilog dilini Fpga">
<meta name="keywords" content="Electronics,verilog,FPGA">
<meta property="og:type" content="article">
<meta property="og:title" content="[TR] Veriloga Giriş">
<meta property="og:url" content="https://mozanunal.com/2018/06/veriloga-giris/index.html">
<meta property="og:site_name" content="Mehmet Ozan Ünal">
<meta property="og:description" content="Herkes Merhabalar,Bugün bir “hardware  description language” olan verilog diline giriş yapmak istiyorum. Verilog sayısal dizaynda( ASIC ve FPGA ) kullanılan bir tanımlama dilidir. Verilog dilini Fpga">
<meta property="og:locale" content="en">
<meta property="og:image" content="https://mozanunal.com/images/1527937147117.png">
<meta property="og:updated_time" content="2023-01-18T11:16:34.260Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="[TR] Veriloga Giriş">
<meta name="twitter:description" content="Herkes Merhabalar,Bugün bir “hardware  description language” olan verilog diline giriş yapmak istiyorum. Verilog sayısal dizaynda( ASIC ve FPGA ) kullanılan bir tanımlama dilidir. Verilog dilini Fpga">
<meta name="twitter:image" content="https://mozanunal.com/images/1527937147117.png">
    
    
        
          
              <link rel="shortcut icon" href="/images/favicon.ico">
          
        
        
          
            <link rel="icon" type="image/png" href="/images/favicon-192x192.png" sizes="192x192">
          
        
        
          
            <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">
          
        
    
    <!-- title -->
    <title>[TR] Veriloga Giriş</title>
    <!-- styles -->
    <link rel="stylesheet" href="/css/style.css">
    <!-- persian styles -->
    
      <link rel="stylesheet" href="/css/rtl.css">
    
    <!-- rss -->
    
    
      <link rel="alternate" href="/atom" title="Mehmet Ozan Ünal" type="application/atom+xml">
    
    <script id="mcjs">!function(c,h,i,m,p){m=c.createElement(h),p=c.getElementsByTagName(h)[0],m.async=1,m.src=i,p.parentNode.insertBefore(m,p)}(document,"script","https://chimpstatic.com/mcjs-connected/js/users/7ecf5c9db13693c2c7062ad3f/0e72f59463de1883a2a166735.js");</script>
</head>

<body class="max-width mx-auto px3 ltr">    
      <div id="header-post">
  <a id="menu-icon" href="#"><i class="fas fa-bars fa-lg"></i></a>
  <a id="menu-icon-tablet" href="#"><i class="fas fa-bars fa-lg"></i></a>
  <a id="top-icon-tablet" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');" style="display:none;"><i class="fas fa-chevron-up fa-lg"></i></a>
  <span id="menu">
    <span id="nav">
      <ul>
         
          <li><a href="/">Home</a></li>
         
          <li><a href="/categories/">Category</a></li>
         
          <li><a href="/archives/">Blog</a></li>
         
          <li><a href="/about/">About</a></li>
         
          <li><a href="https://github.com/mozanunal">Projects</a></li>
         
          <li><a href="https://scholar.google.com/citations?user=u_HbXUUAAAAJ&hl=en">Publications</a></li>
         
          <li><a href="/search/">Search</a></li>
        
      </ul>
    </span>
    <br>
    <span id="actions">
      <ul>
        
        <li><a class="icon" href="/2018/07/termux/"><i class="fas fa-chevron-left" aria-hidden="true" onmouseover="$('#i-prev').toggle();" onmouseout="$('#i-prev').toggle();"></i></a></li>
        
        
        <li><a class="icon" href="/2018/04/google-docs-data-collection/"><i class="fas fa-chevron-right" aria-hidden="true" onmouseover="$('#i-next').toggle();" onmouseout="$('#i-next').toggle();"></i></a></li>
        
        <li><a class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fas fa-chevron-up" aria-hidden="true" onmouseover="$('#i-top').toggle();" onmouseout="$('#i-top').toggle();"></i></a></li>
        <li><a class="icon" href="#"><i class="fas fa-share-alt" aria-hidden="true" onmouseover="$('#i-share').toggle();" onmouseout="$('#i-share').toggle();" onclick="$('#share').toggle();return false;"></i></a></li>
      </ul>
      <span id="i-prev" class="info" style="display:none;">Previous post</span>
      <span id="i-next" class="info" style="display:none;">Next post</span>
      <span id="i-top" class="info" style="display:none;">Back to top</span>
      <span id="i-share" class="info" style="display:none;">Share post</span>
    </span>
    <br>
    <div id="share" style="display: none">
      <ul>
  <li><a class="icon" href="http://www.facebook.com/sharer.php?u=https://mozanunal.com/2018/06/veriloga-giris/"><i class="fab fa-facebook " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="https://twitter.com/share?url=https://mozanunal.com/2018/06/veriloga-giris/&text=[TR] Veriloga Giriş"><i class="fab fa-twitter " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://www.linkedin.com/shareArticle?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-linkedin " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="https://pinterest.com/pin/create/bookmarklet/?url=https://mozanunal.com/2018/06/veriloga-giris/&is_video=false&description=[TR] Veriloga Giriş"><i class="fab fa-pinterest " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=[TR] Veriloga Giriş&body=Check out this article: https://mozanunal.com/2018/06/veriloga-giris/"><i class="fas fa-envelope " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="https://getpocket.com/save?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-get-pocket " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://reddit.com/submit?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-reddit " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://www.stumbleupon.com/submit?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-stumbleupon " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://digg.com/submit?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-digg " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://www.tumblr.com/share/link?url=https://mozanunal.com/2018/06/veriloga-giris/&name=[TR] Veriloga Giriş&description="><i class="fab fa-tumblr " aria-hidden="true"></i></a></li>
</ul>

    </div>
    <div id="toc">
      <ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#Temel-Kullanimlar"><span class="toc-number">1.</span> <span class="toc-text">Temel Kullanımlar</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Aritmetik-Operator-Kullanarak"><span class="toc-number">1.1.</span> <span class="toc-text">Aritmetik Operatör Kullanarak</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#LUT-Kullanarak"><span class="toc-number">1.2.</span> <span class="toc-text">LUT Kullanarak</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Always-Kullanarak"><span class="toc-number">1.3.</span> <span class="toc-text">Always Kullanarak</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Case-Kullanarak"><span class="toc-number">1.4.</span> <span class="toc-text">Case Kullanarak</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Modul-Hiyerarsisi"><span class="toc-number">2.</span> <span class="toc-text">Modul Hiyerarşisi</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Sirali-Sequential-Mantik-Devreleri"><span class="toc-number">3.</span> <span class="toc-text">Sıralı (Sequential) Mantık Devreleri</span></a></li></ol>
    </div>
  </span>
</div>

    
    <div class="content index py4">
        
        <article class="post" itemscope itemtype="http://schema.org/BlogPosting">
  <header>
    
    <h1 class="posttitle" itemprop="name headline">
        [TR] Veriloga Giriş
    </h1>



    <div class="meta">
      <span class="author" itemprop="author" itemscope itemtype="http://schema.org/Person">
        <span itemprop="name">Mehmet Ozan Ünal</span>
      </span>
      
    <div class="postdate">
      
        <time datetime="2018-06-02T08:07:45.000Z" itemprop="datePublished">2018-06-02</time>
        
      
    </div>


      
    <div class="article-category">
        <i class="fas fa-archive"></i>
        <a class="category-link" href="/categories/Electronics/">Electronics</a> › <a class="category-link" href="/categories/Electronics/FPGA/">FPGA</a>
    </div>


    </div>
  </header>
  

  <div class="content" itemprop="articleBody">
    <p><strong>Herkes Merhabalar,</strong><br>Bugün bir “hardware  description language” olan verilog diline giriş yapmak istiyorum. Verilog sayısal dizaynda( ASIC ve FPGA ) kullanılan bir tanımlama dilidir. Verilog dilini Fpga programlamak için bir çok projede kullandım fakat ASIC dizayn konusunda bir tecrübem yok. Fpga programlarken öğrendiğim şeyleri farklı yazılarda paylaşmıştım. Bu yazı da o yazılardan biri diyebiliriz. Verilog ile alakalı daha ileri düzey şeylerden bahsedeceğim yazılar da gelecektir diye düşünüyorum. </p>
<p><img src="/images/1527937147117.png" alt="ZYBO Fpga Geliştirme Kartı"></p>
<h3 id="Temel-Kullanimlar"><a href="#Temel-Kullanimlar" class="headerlink" title="Temel Kullanımlar"></a>Temel Kullanımlar</h3><p>İlk olarak basit mantık fonksiyonlarının verilog modüllerinin oluşturulmasıyla başlamak istiyorum. Bu fonksiyonları oluşturmak için bir kaç farklı seçeneğimiz var. Ben kısaca hepsinin üzerinden geçmek istiyorum. Bu yöntemlerin hepsine aşina olmak şu açıdan önemlidir: Her projede farklı zorluklar karşımıza çıkabilir. Bu zorluklardan en çok ortaya çıkanlardan biri kaynak yetersizliğidir. Kaynak yetersizliği farklı açılardan ortaya çıkabilir.</p>
<ul>
<li>Zamanlamanın yetersiz olması</li>
<li>Fpgadeki mantık kapılarının yeterli olmaması</li>
<li>Performansın yeterli olmaması<br>Bu 3 farklı dar boğaza göre farklı imlemantasyon yöntemini tercih etmeniz gerekebilir.</li>
</ul>
<h4 id="Aritmetik-Operator-Kullanarak"><a href="#Aritmetik-Operator-Kullanarak" class="headerlink" title="Aritmetik Operatör Kullanarak"></a>Aritmetik Operatör Kullanarak</h4><p>Aşağıdaki modül OR alan bir modül olarak tasarlanmıştır. Direk OR aritmetik oparatörü kullanarak aşağıdaki gibi oluşturulabilir. Burda dikkat çekmek istediğim ikinci şey bir modülün nasıl tanımlandığıdır. İlk olarak giriş ve çıkışlar tanımlanır. Bu modülde hepsi 1 bit olmak üzere 2 giriş 1 çıkış gereklidir. “assign” ile gerekli bağlantı yapılır. Hiç “clock” kullanılmadığı için kombinasyonel <strong>(combinational)</strong> bir modüldür.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> OR(</span><br><span class="line">    <span class="keyword">input</span> I1,</span><br><span class="line">    <span class="keyword">input</span> I2,</span><br><span class="line">    <span class="keyword">output</span> O</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">true<span class="keyword">assign</span> O = I1 | I2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="LUT-Kullanarak"><a href="#LUT-Kullanarak" class="headerlink" title="LUT Kullanarak"></a>LUT Kullanarak</h4><p>LUT, “look up table” teriminin kısaltmasıdır. FPGA bildiğiniz gibi verilog diliyle tasarladığımız ve zaman-kaynak sınırlamalarını aşmayan her türlü devrenin gerçeklenebildiği çip türüdür. Bu esnekliği uygulanabilir kılan FPGA yapısının en küçük birimlerindeki LUT’lardır. Yani nasıl yazarsak yazalım kodu en son LUT dönüştürülüp devre üzerine öyle aktarılır. Verilog diliyle direk olarak LUT tanımlayarak da istediğimiz mantık fonksiyonunu gerçekleyebiliriz. Aşağıda EXNOR fonksiyonu LUT kullanılarak gerçeklenmiştir.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> EXNOR(</span><br><span class="line">    <span class="keyword">input</span> I1,</span><br><span class="line">    <span class="keyword">input</span> I2,</span><br><span class="line">    <span class="keyword">output</span> O</span><br><span class="line">    );</span><br><span class="line">LUT2 <span class="variable">#(.INIT(4'b1001)</span></span><br><span class="line">true) LUT2_inst(</span><br><span class="line">true<span class="variable">.O</span>(O), <span class="variable">.I0</span>(I1), <span class="variable">.I1</span>(I2)</span><br><span class="line">true);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Always-Kullanarak"><a href="#Always-Kullanarak" class="headerlink" title="Always Kullanarak"></a>Always Kullanarak</h4><p>Always yapısı sadece belli durumlarda çalışan mantık devreleri yazmak için kullanıyoruz. Örneğin “if” için burada bir “always” yapısına ihtiyacımız oluyor.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> NAND(</span><br><span class="line">    <span class="keyword">input</span> I1,</span><br><span class="line">    <span class="keyword">input</span> I2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> O</span><br><span class="line">    );</span><br><span class="line">true </span><br><span class="line"></span><br><span class="line">true<span class="keyword">always</span> @( I1 <span class="keyword">or</span> I2 )</span><br><span class="line">truetrue<span class="keyword">begin</span></span><br><span class="line">truetruetrue<span class="keyword">if</span>( I1==<span class="number">1</span> &amp;&amp; I2==<span class="number">1</span>)</span><br><span class="line">truetruetruetrue<span class="keyword">begin</span></span><br><span class="line">truetruetruetruetrueO &lt;= <span class="number">1'b0</span>;</span><br><span class="line">truetruetruetrue<span class="keyword">end</span></span><br><span class="line">truetruetrue<span class="keyword">else</span></span><br><span class="line">truetruetruetrue<span class="keyword">begin</span></span><br><span class="line">truetruetruetruetrueO &lt;= <span class="number">1'b1</span>;</span><br><span class="line">truetruetruetrue<span class="keyword">end</span></span><br><span class="line">truetrue<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> NOR(</span><br><span class="line">    <span class="keyword">input</span> I1,</span><br><span class="line">    <span class="keyword">input</span> I2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> O</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">true<span class="keyword">always</span> @( I1 <span class="keyword">or</span> I2 )</span><br><span class="line">truetrue<span class="keyword">begin</span></span><br><span class="line">truetruetrue<span class="keyword">if</span>( I1==<span class="number">0</span> &amp;&amp; I2==<span class="number">0</span>)</span><br><span class="line">truetruetruetrue<span class="keyword">begin</span></span><br><span class="line">truetruetruetruetrueO &lt;= <span class="number">1'b1</span>;</span><br><span class="line">truetruetruetrue<span class="keyword">end</span></span><br><span class="line">truetruetrue<span class="keyword">else</span></span><br><span class="line">truetruetruetrue<span class="keyword">begin</span></span><br><span class="line">truetruetruetruetrueO &lt;= <span class="number">1'b0</span>;</span><br><span class="line">truetruetruetrue<span class="keyword">end</span></span><br><span class="line">truetrue<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Case-Kullanarak"><a href="#Case-Kullanarak" class="headerlink" title="Case Kullanarak"></a>Case Kullanarak</h4><p>Case yapısı kullanarak aşağıdaki decoder kolayca gerçeklenebilir.  Case kullanımı için de always yapısı gereklidir.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DECODER(</span><br><span class="line">true <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] IN,</span><br><span class="line">true <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] OUT</span><br><span class="line">    );</span><br><span class="line">true</span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span>	 </span><br><span class="line">true<span class="keyword">case</span>(IN) </span><br><span class="line">true<span class="number">4'b0000</span>: OUT&lt;=<span class="number">16'b0000000000000000</span>;</span><br><span class="line">true<span class="number">4'b0001</span>: OUT&lt;=<span class="number">16'b0000000000000010</span>;</span><br><span class="line">true<span class="number">4'b0010</span>: OUT&lt;=<span class="number">16'b0000000000000100</span>;</span><br><span class="line">true<span class="number">4'b0011</span>: OUT&lt;=<span class="number">16'b0000000000001000</span>;</span><br><span class="line">true<span class="number">4'b0100</span>: OUT&lt;=<span class="number">16'b0000000000010000</span>;</span><br><span class="line">true<span class="number">4'b0101</span>: OUT&lt;=<span class="number">16'b0000000000100000</span>;</span><br><span class="line">true<span class="number">4'b0110</span>: OUT&lt;=<span class="number">16'b0000000001000000</span>;</span><br><span class="line">true<span class="number">4'b0111</span>: OUT&lt;=<span class="number">16'b0000000010000000</span>;</span><br><span class="line">true<span class="number">4'b1000</span>: OUT&lt;=<span class="number">16'b0000000100000000</span>;</span><br><span class="line">true<span class="number">4'b1001</span>: OUT&lt;=<span class="number">16'b0000001000000000</span>;</span><br><span class="line">true<span class="number">4'b1010</span>: OUT&lt;=<span class="number">16'b0000010000000000</span>;</span><br><span class="line">true<span class="number">4'b1011</span>: OUT&lt;=<span class="number">16'b0000100000000000</span>;</span><br><span class="line">true<span class="number">4'b1100</span>: OUT&lt;=<span class="number">16'b0001000000000000</span>;</span><br><span class="line">true<span class="number">4'b1101</span>: OUT&lt;=<span class="number">16'b0010000000000000</span>;</span><br><span class="line">true<span class="number">4'b1110</span>: OUT&lt;=<span class="number">16'b0100000000000000</span>;</span><br><span class="line">true<span class="number">4'b1111</span>: OUT&lt;=<span class="number">16'b1000000000000000</span>;</span><br><span class="line">true<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Modul-Hiyerarsisi"><a href="#Modul-Hiyerarsisi" class="headerlink" title="Modul Hiyerarşisi"></a>Modul Hiyerarşisi</h3><p>Önemli kullanımlardan biri de hiyerarşik modul yapısıdır. Modüller diğer modelleri alt modül olarak çağırabilir bu sayede işlevler birbirinden ayrıştırılır. Örneğin decoder oluşturulduğunda projenin kalanından ayrı olarak test edilir. Çalıştığından emin olunan bir alt parça sağlanmış olur.<br>Diger modulleri aşadaki gibi bir yazım kurallarıyla alt modul olarak çağırabilirsiniz. Modülün giriş ve çıkışlarını üst modüldeki kablolara bağlanmanız gerekir.<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> topmodule(</span><br><span class="line">true<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]sw,</span><br><span class="line">true<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]btn,</span><br><span class="line">true<span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]led,</span><br><span class="line">true<span class="keyword">output</span> [<span class="number">6</span>:<span class="number">0</span>]seg,</span><br><span class="line">true<span class="keyword">output</span> dp,</span><br><span class="line">true<span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]an</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">DEMUX demux1 ( <span class="variable">.D</span>(sw[<span class="number">0</span>]), <span class="variable">.S</span>(btn[<span class="number">1</span>:<span class="number">0</span>]), <span class="variable">.O</span>(led[<span class="number">3</span>:<span class="number">0</span>]) );</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> an = <span class="number">4'b1110</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>Aynı alt modülden farklı isimler vererek birden fazla oluşturabilirsiniz. Bu örnekte demux bir veya daha fazla kez oluşturulmuş başka alt modüller kullnarak yapılmıştır. Sonrasında da bu modül  başka bir üst modülün parçası olabilir. Bu şekilde hiyerarşik bir yapı vardır.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> DEMUX(</span><br><span class="line">true <span class="keyword">input</span> D,</span><br><span class="line">true <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] S,</span><br><span class="line">true <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] O</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> W[<span class="number">5</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">NOT not1(<span class="variable">.O</span>(W[<span class="number">0</span>]),<span class="variable">.I</span>(S[<span class="number">0</span>]));</span><br><span class="line">NOT not2(<span class="variable">.O</span>(W[<span class="number">1</span>]),<span class="variable">.I</span>(S[<span class="number">1</span>]));</span><br><span class="line"></span><br><span class="line">AND and1(<span class="variable">.O</span>(W[<span class="number">2</span>]),<span class="variable">.I1</span>(W[<span class="number">0</span>]),<span class="variable">.I2</span>(W[<span class="number">1</span>]));</span><br><span class="line">AND and2(<span class="variable">.O</span>(W[<span class="number">3</span>]),<span class="variable">.I1</span>(S[<span class="number">0</span>]),<span class="variable">.I2</span>(W[<span class="number">1</span>]));</span><br><span class="line">AND and3(<span class="variable">.O</span>(W[<span class="number">4</span>]),<span class="variable">.I1</span>(W[<span class="number">0</span>]),<span class="variable">.I2</span>(S[<span class="number">1</span>]));</span><br><span class="line">AND and4(<span class="variable">.O</span>(W[<span class="number">5</span>]),<span class="variable">.I1</span>(S[<span class="number">0</span>]),<span class="variable">.I2</span>(S[<span class="number">1</span>]));</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">TRI tri00(<span class="variable">.O</span>(O[<span class="number">0</span>]),<span class="variable">.I</span>(W[<span class="number">2</span>]),<span class="variable">.E</span>(D));</span><br><span class="line">TRI tri01(<span class="variable">.O</span>(O[<span class="number">1</span>]),<span class="variable">.I</span>(W[<span class="number">3</span>]),<span class="variable">.E</span>(D));</span><br><span class="line">TRI tri10(<span class="variable">.O</span>(O[<span class="number">2</span>]),<span class="variable">.I</span>(W[<span class="number">4</span>]),<span class="variable">.E</span>(D));</span><br><span class="line">TRI tri11(<span class="variable">.O</span>(O[<span class="number">3</span>]),<span class="variable">.I</span>(W[<span class="number">5</span>]),<span class="variable">.E</span>(D));</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Sirali-Sequential-Mantik-Devreleri"><a href="#Sirali-Sequential-Mantik-Devreleri" class="headerlink" title="Sıralı (Sequential) Mantık Devreleri"></a>Sıralı (Sequential) Mantık Devreleri</h3><p>Sayısal devrelerin olmazsa olmazlarından biri <strong>“clock”</strong> sinyalidir. Peki neden böyle bir şeye ihtiyaç duyulur ? Devrelerde gerçeklenmek istenen işlevler genellikle belli durumların olduğu ve zamana bağlı olarak ard arda belli durumların birbini takip etmesiyle çalışan sistemlerdir. Çoğu durum tek bir kombinasyonel devre olarak gerçeklenemez. Bir çok gerçeklenebilecek durumda da yine de sıralı devreler tercih edilir. Çünkü çok daha az kaynak kullanarak daha stabil şekilde gerçeklemeye uygun devreler bu yöntem ile elde edilebilir.<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> register(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] SW,</span><br><span class="line"><span class="keyword">input</span> BTN,</span><br><span class="line"><span class="keyword">input</span> CLEAR,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] LED</span><br><span class="line">true);</span><br><span class="line">true</span><br><span class="line">true</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> BTN , <span class="keyword">posedge</span> CLEAR) </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">true<span class="keyword">case</span> (CLEAR)</span><br><span class="line">true<span class="number">1'b1</span>: LED &lt;= <span class="number">8'b00000000</span>;</span><br><span class="line">true<span class="keyword">default</span>: LED &lt;=SW;</span><br><span class="line">true<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">true</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>Art-arda 4 tane 1 veya 4 tane 0 gelmesi durumunu tespit eden devrenin verilog kodu aşağıdaki gibidir. Bu devre tipi sıralı mantık devrelerine giriş niteliğinde bir örnektir. Bu devrenin kodu yazılırken ilkönce kağıt üzerinde yapılması gereken işlemler vardır. İlk olarak devrenin durumları çıkarılır. Mealy-Moore diagramı çizilerek durumlar arasındaki geçişler belirlenir ve eğer yapılabiliyorsa gerekli indirgemeler yapılır. Bu işlemlerin sonucuna göre aşağıdaki kod yazılabilir. <code>always @(posedge clk or posedge reset)</code> bu satır sayesinde her “clock” yükselen kenarında girişlerin değerlerine göre sistem sonraki duruma  geçirilir.<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> FSM1(</span><br><span class="line">    <span class="keyword">input</span> x,</span><br><span class="line">true <span class="keyword">input</span> reset,</span><br><span class="line">true <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> z</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> q0,q1,q2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> Q0,Q1,Q2,z_new;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> Q2 = x &amp; q2 | x &amp; q1 &amp; q0; </span><br><span class="line"><span class="keyword">assign</span> Q1 = (q1 &amp; (~q0)) | ((~q2) &amp; (~q1) &amp; q0) | (x &amp;  (~q2)  &amp; (~q1));  </span><br><span class="line"><span class="keyword">assign</span> Q0 = (x  &amp; (~q1)) | (x &amp; (~q0) | (~q2)) &amp; ((~q1) &amp; (~q0));</span><br><span class="line"><span class="keyword">assign</span> z_new  = ((~x) &amp; q1 &amp; (~q0)) | (x &amp; q2 &amp; q0);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> reset) </span><br><span class="line">true<span class="keyword">begin</span></span><br><span class="line">truetrue<span class="keyword">if</span> (reset)</span><br><span class="line">truetrue<span class="keyword">begin</span></span><br><span class="line">truetruetrueq0 &lt;= <span class="number">0</span>;</span><br><span class="line">truetruetrueq1 &lt;= <span class="number">0</span>;</span><br><span class="line">truetruetrueq2 &lt;= <span class="number">0</span>;</span><br><span class="line">truetruetrue </span><br><span class="line">truetrue<span class="keyword">end</span></span><br><span class="line">truetrue<span class="keyword">else</span></span><br><span class="line">truetrue<span class="keyword">begin</span></span><br><span class="line">truetruetrueq0 &lt;= Q0;</span><br><span class="line">truetruetrueq1 &lt;= Q1;</span><br><span class="line">truetruetrueq2 &lt;= Q2;</span><br><span class="line">truetruetruez= z_new;</span><br><span class="line">truetrue<span class="keyword">end</span></span><br><span class="line">true<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>

  </div>
</article>

    <div class="blog-post-comments">
        <div id="disqus_thread">
            <noscript>Please enable JavaScript to view the comments.</noscript>
        </div>
    </div>



        
          <div id="footer-post-container">
  <div id="footer-post">

    <div id="nav-footer" style="display: none">
      <ul>
         
          <li><a href="/">Home</a></li>
         
          <li><a href="/categories/">Category</a></li>
         
          <li><a href="/archives/">Blog</a></li>
         
          <li><a href="/about/">About</a></li>
         
          <li><a href="https://github.com/mozanunal">Projects</a></li>
         
          <li><a href="https://scholar.google.com/citations?user=u_HbXUUAAAAJ&hl=en">Publications</a></li>
         
          <li><a href="/search/">Search</a></li>
        
      </ul>
    </div>

    <div id="toc-footer" style="display: none">
      <ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#Temel-Kullanimlar"><span class="toc-number">1.</span> <span class="toc-text">Temel Kullanımlar</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Aritmetik-Operator-Kullanarak"><span class="toc-number">1.1.</span> <span class="toc-text">Aritmetik Operatör Kullanarak</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#LUT-Kullanarak"><span class="toc-number">1.2.</span> <span class="toc-text">LUT Kullanarak</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Always-Kullanarak"><span class="toc-number">1.3.</span> <span class="toc-text">Always Kullanarak</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Case-Kullanarak"><span class="toc-number">1.4.</span> <span class="toc-text">Case Kullanarak</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Modul-Hiyerarsisi"><span class="toc-number">2.</span> <span class="toc-text">Modul Hiyerarşisi</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Sirali-Sequential-Mantik-Devreleri"><span class="toc-number">3.</span> <span class="toc-text">Sıralı (Sequential) Mantık Devreleri</span></a></li></ol>
    </div>

    <div id="share-footer" style="display: none">
      <ul>
  <li><a class="icon" href="http://www.facebook.com/sharer.php?u=https://mozanunal.com/2018/06/veriloga-giris/"><i class="fab fa-facebook fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="https://twitter.com/share?url=https://mozanunal.com/2018/06/veriloga-giris/&text=[TR] Veriloga Giriş"><i class="fab fa-twitter fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://www.linkedin.com/shareArticle?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-linkedin fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="https://pinterest.com/pin/create/bookmarklet/?url=https://mozanunal.com/2018/06/veriloga-giris/&is_video=false&description=[TR] Veriloga Giriş"><i class="fab fa-pinterest fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=[TR] Veriloga Giriş&body=Check out this article: https://mozanunal.com/2018/06/veriloga-giris/"><i class="fas fa-envelope fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="https://getpocket.com/save?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-get-pocket fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://reddit.com/submit?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-reddit fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://www.stumbleupon.com/submit?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-stumbleupon fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://digg.com/submit?url=https://mozanunal.com/2018/06/veriloga-giris/&title=[TR] Veriloga Giriş"><i class="fab fa-digg fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="http://www.tumblr.com/share/link?url=https://mozanunal.com/2018/06/veriloga-giris/&name=[TR] Veriloga Giriş&description="><i class="fab fa-tumblr fa-lg" aria-hidden="true"></i></a></li>
</ul>

    </div>

    <div id="actions-footer">
        <a id="menu" class="icon" href="#" onclick="$('#nav-footer').toggle();return false;"><i class="fas fa-bars fa-lg" aria-hidden="true"></i> Menu</a>
        <a id="toc" class="icon" href="#" onclick="$('#toc-footer').toggle();return false;"><i class="fas fa-list fa-lg" aria-hidden="true"></i> TOC</a>
        <a id="share" class="icon" href="#" onclick="$('#share-footer').toggle();return false;"><i class="fas fa-share-alt fa-lg" aria-hidden="true"></i> Share</a>
        <a id="top" style="display:none" class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fas fa-chevron-up fa-lg" aria-hidden="true"></i> Top</a>
    </div>

  </div>
</div>

        
        <footer id="footer">
  <div class="footer-left">
    Copyright &copy; 2023 Mehmet Ozan Ünal
  </div>
  <div class="footer-right">
    <nav>
      <ul>
         
          <li><a href="/">Home</a></li>
         
          <li><a href="/categories/">Category</a></li>
         
          <li><a href="/archives/">Blog</a></li>
         
          <li><a href="/about/">About</a></li>
         
          <li><a href="https://github.com/mozanunal">Projects</a></li>
         
          <li><a href="https://scholar.google.com/citations?user=u_HbXUUAAAAJ&hl=en">Publications</a></li>
         
          <li><a href="/search/">Search</a></li>
        
      </ul>
    </nav>
  </div>
</footer>

    </div>
    <!-- styles -->
<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
<link rel="stylesheet" href="/lib/justified-gallery/css/justifiedGallery.min.css">

    <!-- jquery -->
<script src="/lib/jquery/jquery.min.js"></script>
<script src="/lib/justified-gallery/js/jquery.justifiedGallery.min.js"></script>
<script src="/js/main.js"></script>
<!-- search -->

<!-- Google Analytics -->

    <script type="text/javascript">
        (function(i,s,o,g,r,a,m) {i['GoogleAnalyticsObject']=r;i[r]=i[r]||function() {
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
        ga('create', 'UA-60655125-2', 'auto');
        ga('send', 'pageview');
    </script>

<!-- Baidu Analytics -->

<!-- Disqus Comments -->

    <script type="text/javascript">
        var disqus_shortname = 'mozanunal-com';

        (function(){
            var dsq = document.createElement('script');
            dsq.type = 'text/javascript';
            dsq.async = true;
            dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
            (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
        }());
    </script>


</body>
</html>
