// Seed: 992913181
module module_0;
  reg id_1;
  supply1 id_2, id_3;
  id_4 :
  assert property (@(id_1) id_2 >= 1)
  else id_4 <= 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      .id_0(~1'b0), .id_1(id_3), .id_2(1), .id_3(1'b0), .id_4(1), .id_5("")
  );
  wire id_5;
  assign id_2[1] = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  tri0 id_6 = 1'b0;
endmodule
