Analysis & Synthesis report for MASTER
Fri Jul 23 10:19:37 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MASTER|master:u0|TP:tp_qsys_0|state_TP
 11. State Machine - |MASTER|master:u0|TX:tx_qsys_0|state_TX
 12. State Machine - |MASTER|master:u0|TR_AUTO:tr_auto_qsys_0|state_auto
 13. State Machine - |MASTER|master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual
 14. State Machine - |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated
 22. Source assignments for master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated
 23. Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated
 25. Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 30. Source assignments for master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 31. Source assignments for master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated
 32. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 33. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 34. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 35. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001
 36. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002
 37. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003
 38. Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004
 39. Source assignments for master:u0|altera_reset_controller:rst_controller
 40. Source assignments for master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a
 45. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b
 47. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 49. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram
 50. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 52. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 53. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 54. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 55. Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy
 56. Parameter Settings for User Entity Instance: master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo
 57. Parameter Settings for User Entity Instance: master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo
 58. Parameter Settings for User Entity Instance: master:u0|master_onchip_memory2:onchip_memory2
 59. Parameter Settings for User Entity Instance: master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: master:u0|COMMANDS_PARAMETERS:commands_parameters_qsys_0
 61. Parameter Settings for User Entity Instance: master:u0|TR_MANUAL:tr_manual_qsys_0
 62. Parameter Settings for User Entity Instance: master:u0|TR_AUTO:tr_auto_qsys_0
 63. Parameter Settings for User Entity Instance: master:u0|TR:tr_qsys_0
 64. Parameter Settings for User Entity Instance: master:u0|TX:tx_qsys_0
 65. Parameter Settings for User Entity Instance: master:u0|TP:tp_qsys_0
 66. Parameter Settings for User Entity Instance: master:u0|MUX:mux_qsys_0
 67. Parameter Settings for User Entity Instance: master:u0|PULSE:pulse_qsys_0
 68. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 69. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 70. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 71. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 72. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 73. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 74. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 75. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 76. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 77. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 78. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 81. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 84. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
 87. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent
 90. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router|master_mm_interconnect_0_addr_router_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router|master_mm_interconnect_0_id_router_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_002|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_003|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004|master_mm_interconnect_0_id_router_004_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller
110. Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
111. Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
112. Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller_001
113. Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
114. Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
115. altsyncram Parameter Settings by Entity Instance
116. scfifo Parameter Settings by Entity Instance
117. Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
118. Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller_001"
119. Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
120. Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller"
121. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
122. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
123. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004|master_mm_interconnect_0_id_router_004_default_decode:the_default_decode"
124. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
125. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router|master_mm_interconnect_0_id_router_default_decode:the_default_decode"
126. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
127. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router|master_mm_interconnect_0_addr_router_default_decode:the_default_decode"
128. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
129. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent"
130. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
131. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
132. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
133. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
134. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
135. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
136. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
137. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
138. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
139. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
140. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
141. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
142. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
143. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
144. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
145. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
146. Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
147. Port Connectivity Checks: "master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic"
148. Port Connectivity Checks: "master:u0|master_jtag_uart:jtag_uart"
149. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy"
150. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
151. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
152. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_pib:the_master_cpu_nios2_oci_pib"
153. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo|master_cpu_nios2_oci_fifo_wrptr_inc:the_master_cpu_nios2_oci_fifo_wrptr_inc"
154. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dtrace:the_master_cpu_nios2_oci_dtrace|master_cpu_nios2_oci_td_mode:master_cpu_nios2_oci_trc_ctrl_td_mode"
155. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_itrace:the_master_cpu_nios2_oci_itrace"
156. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk"
157. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_xbrk:the_master_cpu_nios2_oci_xbrk"
158. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug"
159. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci"
160. Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_test_bench:the_master_cpu_test_bench"
161. Port Connectivity Checks: "master:u0|master_cpu:cpu"
162. Port Connectivity Checks: "master:u0"
163. Elapsed Time Per Partition
164. Analysis & Synthesis Messages
165. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 23 10:19:37 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; MASTER                                     ;
; Top-level Entity Name              ; MASTER                                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 286                                        ;
;     Total combinational functions  ; 255                                        ;
;     Dedicated logic registers      ; 179                                        ;
; Total registers                    ; 179                                        ;
; Total pins                         ; 7                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16                                         ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; MASTER             ; MASTER             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../src/commands_paramerers/COMMANDS_PARAMETERS.v                                   ; yes             ; User Verilog HDL File        ; D:/quartus/master/src/commands_paramerers/COMMANDS_PARAMETERS.v                                   ;         ;
; ../qsys/master/synthesis/master.v                                                  ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/master.v                                                  ; master  ;
; ../qsys/master/synthesis/submodules/altera_reset_controller.v                      ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/altera_reset_controller.v                      ; master  ;
; ../qsys/master/synthesis/submodules/altera_reset_synchronizer.v                    ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/altera_reset_synchronizer.v                    ; master  ;
; ../qsys/master/synthesis/submodules/master_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_irq_mapper.sv                           ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0.v                     ; master  ;
; ../qsys/master/synthesis/submodules/altera_merlin_arbitrator.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_arbitrator.sv                    ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv       ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_001.sv ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux.sv     ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_001.sv   ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv       ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv     ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_004.sv      ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_004.sv      ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_001.sv      ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_001.sv      ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv          ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv    ; master  ;
; ../qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv        ; master  ;
; ../qsys/master/synthesis/submodules/altera_avalon_sc_fifo.v                        ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/altera_avalon_sc_fifo.v                        ; master  ;
; ../qsys/master/synthesis/submodules/altera_merlin_slave_agent.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_slave_agent.sv                   ; master  ;
; ../qsys/master/synthesis/submodules/altera_merlin_burst_uncompressor.sv            ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_burst_uncompressor.sv            ; master  ;
; ../qsys/master/synthesis/submodules/altera_merlin_master_agent.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_master_agent.sv                  ; master  ;
; ../qsys/master/synthesis/submodules/altera_merlin_slave_translator.sv              ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_slave_translator.sv              ; master  ;
; ../qsys/master/synthesis/submodules/altera_merlin_master_translator.sv             ; yes             ; User SystemVerilog HDL File  ; D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_master_translator.sv             ; master  ;
; ../qsys/master/synthesis/submodules/PULSE.v                                        ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/PULSE.v                                        ; master  ;
; ../qsys/master/synthesis/submodules/MUX.v                                          ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/MUX.v                                          ; master  ;
; ../qsys/master/synthesis/submodules/TP.v                                           ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/TP.v                                           ; master  ;
; ../qsys/master/synthesis/submodules/TX.v                                           ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/TX.v                                           ; master  ;
; ../qsys/master/synthesis/submodules/TR.v                                           ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/TR.v                                           ; master  ;
; ../qsys/master/synthesis/submodules/TR_AUTO.v                                      ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/TR_AUTO.v                                      ; master  ;
; ../qsys/master/synthesis/submodules/TR_MANUAL.v                                    ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/TR_MANUAL.v                                    ; master  ;
; ../qsys/master/synthesis/submodules/COMMANDS_PARAMETERS.v                          ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/COMMANDS_PARAMETERS.v                          ; master  ;
; ../qsys/master/synthesis/submodules/master_sysid.v                                 ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_sysid.v                                 ; master  ;
; ../qsys/master/synthesis/submodules/master_pio_led.v                               ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_pio_led.v                               ; master  ;
; ../qsys/master/synthesis/submodules/master_onchip_memory2.v                        ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_onchip_memory2.v                        ; master  ;
; ../qsys/master/synthesis/submodules/master_jtag_uart.v                             ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_jtag_uart.v                             ; master  ;
; ../qsys/master/synthesis/submodules/master_cpu.v                                   ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_cpu.v                                   ; master  ;
; ../qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_sysclk.v          ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_sysclk.v          ; master  ;
; ../qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_tck.v             ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_tck.v             ; master  ;
; ../qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_wrapper.v         ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_wrapper.v         ; master  ;
; ../qsys/master/synthesis/submodules/master_cpu_oci_test_bench.v                    ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_oci_test_bench.v                    ; master  ;
; ../qsys/master/synthesis/submodules/master_cpu_test_bench.v                        ; yes             ; User Verilog HDL File        ; D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_test_bench.v                        ; master  ;
; MASTER.v                                                                           ; yes             ; User Verilog HDL File        ; D:/quartus/master/quartus/MASTER.v                                                                ;         ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal131.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                     ;         ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_d2g1.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/altsyncram_d2g1.tdf                                                  ;         ;
; db/altsyncram_e2g1.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/altsyncram_e2g1.tdf                                                  ;         ;
; altera_std_synchronizer.v                                                          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;         ;
; db/altsyncram_0981.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/altsyncram_0981.tdf                                                  ;         ;
; sld_virtual_jtag_basic.v                                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                           ;         ;
; scfifo.tdf                                                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                         ;         ;
; a_regfifo.inc                                                                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                      ;         ;
; a_dpfifo.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;         ;
; a_i2fifo.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;         ;
; a_fffifo.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                       ;         ;
; a_f2fifo.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;         ;
; db/scfifo_jr21.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/scfifo_jr21.tdf                                                      ;         ;
; db/a_dpfifo_q131.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/a_dpfifo_q131.tdf                                                    ;         ;
; db/a_fefifo_7cf.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/a_fefifo_7cf.tdf                                                     ;         ;
; db/cntr_do7.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/cntr_do7.tdf                                                         ;         ;
; db/dpram_nl21.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/dpram_nl21.tdf                                                       ;         ;
; db/altsyncram_r1m1.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/altsyncram_r1m1.tdf                                                  ;         ;
; db/cntr_1ob.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/cntr_1ob.tdf                                                         ;         ;
; alt_jtag_atlantic.v                                                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                ;         ;
; db/altsyncram_qrc1.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/master/quartus/db/altsyncram_qrc1.tdf                                                  ;         ;
; sld_hub.vhd                                                                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ;         ;
; sld_jtag_hub.vhd                                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;         ;
; sld_rom_sr.vhd                                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;         ;
+------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 286                      ;
;                                             ;                          ;
; Total combinational functions               ; 255                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 126                      ;
;     -- 3 input functions                    ; 72                       ;
;     -- <=2 input functions                  ; 57                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 247                      ;
;     -- arithmetic mode                      ; 8                        ;
;                                             ;                          ;
; Total registers                             ; 179                      ;
;     -- Dedicated logic registers            ; 179                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 7                        ;
; Total memory bits                           ; 16                       ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 199                      ;
; Total fan-out                               ; 1410                     ;
; Average fan-out                             ; 3.03                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MASTER                                                                                     ; 255 (1)           ; 179 (0)      ; 16          ; 0            ; 0       ; 0         ; 7    ; 0            ; |MASTER                                                                                                                                                                                                                                                                                 ; work         ;
;    |master:u0|                                                                              ; 95 (0)            ; 82 (0)       ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0                                                                                                                                                                                                                                                                       ; master       ;
;       |master_cpu:cpu|                                                                      ; 53 (0)            ; 47 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu                                                                                                                                                                                                                                                        ; master       ;
;          |master_cpu_nios2_oci:the_master_cpu_nios2_oci|                                    ; 53 (0)            ; 47 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci                                                                                                                                                                                                          ; master       ;
;             |master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper| ; 53 (0)            ; 47 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper                                                                                                                            ; master       ;
;                |master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|      ; 50 (48)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck                                                      ; master       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                |sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy                                                                    ; work         ;
;       |master_jtag_uart:jtag_uart|                                                          ; 42 (0)            ; 35 (0)       ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart                                                                                                                                                                                                                                            ; master       ;
;          |alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|                             ; 42 (42)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                       ; work         ;
;          |master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|                          ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w                                                                                                                                                                                    ; master       ;
;             |scfifo:wfifo|                                                                  ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                            ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                    ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                       ; work         ;
;                      |dpram_nl21:FIFOram|                                                   ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                    ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                       ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                       ; 159 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|sld_hub:auto_hub                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                        ; 158 (116)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                          ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                        ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                   ; IP Include File                            ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0                                                                                                                                                 ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_cpu:cpu                                                                                                                                  ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_irq_mapper:irq_mapper                                                                                                                    ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_jtag_uart:jtag_uart                                                                                                                      ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0                                                                                                      ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router                                                     ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001                                             ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                               ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                   ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002                                           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003                                           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004                                               ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router                                                         ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001                                                 ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_002                                                 ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_003                                                 ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004                                                 ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                          ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent                ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                 ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                       ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                               ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                       ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002                                       ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003                                       ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004                                           ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                   ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                               ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_onchip_memory2:onchip_memory2                                                                                                            ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_pio_led:pio_led                                                                                                                          ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|altera_reset_controller:rst_controller                                                                                                          ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|altera_reset_controller:rst_controller_001                                                                                                      ; ../qsys/master/synthesis/../../master.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |MASTER|master:u0|master_sysid:sysid                                                                                                                              ; ../qsys/master/synthesis/../../master.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |MASTER|master:u0|TP:tp_qsys_0|state_TP                         ;
+---------------------+---------------+---------------------+---------------------+
; Name                ; state_TP.0000 ; state_TP.PASS_DZ_TP ; state_TP.TO_ZERO_TP ;
+---------------------+---------------+---------------------+---------------------+
; state_TP.0000       ; 0             ; 0                   ; 0                   ;
; state_TP.TO_ZERO_TP ; 1             ; 0                   ; 1                   ;
; state_TP.PASS_DZ_TP ; 1             ; 1                   ; 0                   ;
+---------------------+---------------+---------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |MASTER|master:u0|TX:tx_qsys_0|state_TX                         ;
+---------------------+---------------+---------------------+---------------------+
; Name                ; state_TX.0000 ; state_TX.PASS_DZ_TX ; state_TX.TO_ZERO_TX ;
+---------------------+---------------+---------------------+---------------------+
; state_TX.0000       ; 0             ; 0                   ; 0                   ;
; state_TX.TO_ZERO_TX ; 1             ; 0                   ; 1                   ;
; state_TX.PASS_DZ_TX ; 1             ; 1                   ; 0                   ;
+---------------------+---------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |MASTER|master:u0|TR_AUTO:tr_auto_qsys_0|state_auto                     ;
+-----------------------+-----------------+-----------------------+-----------------------+
; Name                  ; state_auto.0000 ; state_auto.PASS_DZ_TR ; state_auto.TO_ZERO_TR ;
+-----------------------+-----------------+-----------------------+-----------------------+
; state_auto.0000       ; 0               ; 0                     ; 0                     ;
; state_auto.TO_ZERO_TR ; 1               ; 0                     ; 1                     ;
; state_auto.PASS_DZ_TR ; 1               ; 1                     ; 0                     ;
+-----------------------+-----------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |MASTER|master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual                             ;
+---------------------+-------------------+---------------------+-------------------+-------------------+
; Name                ; state_manual.0000 ; state_manual.MOVE_N ; state_manual.MOVE ; state_manual.IDLE ;
+---------------------+-------------------+---------------------+-------------------+-------------------+
; state_manual.0000   ; 0                 ; 0                   ; 0                 ; 0                 ;
; state_manual.IDLE   ; 1                 ; 0                   ; 0                 ; 1                 ;
; state_manual.MOVE   ; 1                 ; 0                   ; 1                 ; 0                 ;
; state_manual.MOVE_N ; 1                 ; 1                   ; 0                 ; 0                 ;
+---------------------+-------------------+---------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; yes                                                              ; yes                                        ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|resetrequest                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2,3]                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3,4]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0..2]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|locked[1]                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|prev_request[0]                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|locked[0]                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|prev_request[1]                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[1]                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|prev_request[0]                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[0]                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|prev_request[1]                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[1]                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[0]                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0]                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[1]                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                              ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                            ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                   ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                   ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0,1]                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[7..31]                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[7]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[6]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[6]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[5]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[5]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[4]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[4]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[3]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[3]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[2]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[2]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[1]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[1]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0]                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_pio_led:pio_led|data_out[0]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                               ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[19]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[18]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[17]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[16]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[15]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[14]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[13]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[12]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[11]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[10]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[9]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[8]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[7]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[6]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[5]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[4]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..31]                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                         ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0..31]                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|fifo_AF                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0..5]                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0..5]                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0..5]                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0..5]                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0..5]                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0..5]                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|F_pc[0..13]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|i_read                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|D_iw[0..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_xbrk:the_master_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|D_valid                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_valid                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_wr_dst_reg                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_dst_regnum[0..4]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_logic_op[0,1]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_compare_op[0,1]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_valid                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_retaddr                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|E_valid                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|E_src1[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_br                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|E_src2[16..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|E_src2[0..15]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|E_invert_arith_src_msb                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|E_shift_rot_result[0..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_shift_logical                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|E_shift_rot_cnt[1..4]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_st                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|d_read                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[30]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[28]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[26]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[25]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[24]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[22]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[21]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[19]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_alu_result[16]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_control_rd_data[0]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|d_byteenable[0..3]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_align_cycle[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte0_data[0..7]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|av_ld_byte3_data[0..7]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_alu_result[0,1]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_alu_result[2..15]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|W_bstatus_reg                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|R_ctrl_break                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|d_write                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[0..8]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|byteenable[0..3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[0..31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|debugaccess                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|read                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|write                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[0..2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jxuir                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|sync2_uir                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[3..37]                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|ir[0,1]                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|enable_action_strobe                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|sync2_udr                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_im:the_master_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_im:the_master_cpu_nios2_oci_im|trc_wrap                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|trigger_state                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|trigbrktype                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[0..31]                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_rd                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[2..10]                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[0..31]                                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|waitrequest                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|monitor_go                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|break_on_reset                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|jtag_break                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|resetlatch                                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|monitor_error                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read1                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read2                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write1                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write2                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[0..7]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TP:tp_qsys_0|state_TP.0000                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TP:tp_qsys_0|state_TP.TO_ZERO_TP                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TP:tp_qsys_0|state_TP.PASS_DZ_TP                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TX:tx_qsys_0|state_TX.0000                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TX:tx_qsys_0|state_TX.TO_ZERO_TX                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TX:tx_qsys_0|state_TX.PASS_DZ_TX                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_AUTO:tr_auto_qsys_0|state_auto.0000                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_AUTO:tr_auto_qsys_0|state_auto.TO_ZERO_TR                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_AUTO:tr_auto_qsys_0|state_auto.PASS_DZ_TR                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual.0000                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual.IDLE                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TP:tp_qsys_0|state_TP~7                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TP:tp_qsys_0|state_TP~8                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TX:tx_qsys_0|state_TX~7                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TX:tx_qsys_0|state_TX~8                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_AUTO:tr_auto_qsys_0|state_auto~7                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_AUTO:tr_auto_qsys_0|state_auto~8                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual.MOVE                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual.MOVE_N                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                              ;
; master:u0|TR_MANUAL:tr_manual_qsys_0|state_manual~5                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize~3                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize~4                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize~5                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize.101                                                         ; Lost fanout                                                                                                                                                                                                                                       ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize.011                                                         ; Merged with master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize.001 ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize.001                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1094                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal      ; Registers Removed due to This Register                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; master:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                           ; Stuck at GND            ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|locked[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|prev_request[0],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|locked[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|prev_request[1],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|prev_request[0],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|prev_request[1],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[0],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[1],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest,                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest,                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[15],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[13],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[12],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[11],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[10],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[9],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[7],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[7],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[6],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[6],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[5],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[5],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[3],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_pio_led:pio_led|data_out[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override,                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[31],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[30],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[29],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[28],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[27],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[26],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[25],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[24],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[23],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[22],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[21],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[20],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[19],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[18],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[17],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[16],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[15],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[14],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[13],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[12],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[11],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[10],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[9],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[8],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|readdata[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[28],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[26],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[25],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[24],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[23],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[22],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[21],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[20],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[19],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[17],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[16],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[15],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[14],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[13],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[12],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[11],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[10],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[9],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[7],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override,                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted,                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|pause_irq,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|read_0,                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|r_val,                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|t_dav,                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|fifo_AE,                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|fifo_AF,                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|fifo_wr,                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|rvalid,                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|ien_AE,                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|ien_AF,                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|ac,                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|t_pause~reg0,                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|jupdate2,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|jupdate1,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|woverflow,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|av_waitrequest,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full,                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full,                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[13], master:u0|master_cpu:cpu|F_pc[12],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[11], master:u0|master_cpu:cpu|F_pc[10],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[9], master:u0|master_cpu:cpu|F_pc[8],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[7], master:u0|master_cpu:cpu|F_pc[6],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[5], master:u0|master_cpu:cpu|F_pc[4],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[3], master:u0|master_cpu:cpu|F_pc[2],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|F_pc[1], master:u0|master_cpu:cpu|F_pc[0],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|i_read,                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|wait_for_one_post_bret_inst,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|hbreak_pending, master:u0|master_cpu:cpu|D_iw[31],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[30], master:u0|master_cpu:cpu|D_iw[29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[28], master:u0|master_cpu:cpu|D_iw[27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[26], master:u0|master_cpu:cpu|D_iw[25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[24], master:u0|master_cpu:cpu|D_iw[23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[22], master:u0|master_cpu:cpu|D_iw[21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[20], master:u0|master_cpu:cpu|D_iw[5],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[2], master:u0|master_cpu:cpu|D_iw[1],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[0],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_xbrk:the_master_cpu_nios2_oci_xbrk|xbrk_break,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_valid, master:u0|master_cpu:cpu|R_valid,                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_wr_dst_reg, master:u0|master_cpu:cpu|R_dst_regnum[4],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_dst_regnum[3], master:u0|master_cpu:cpu|R_dst_regnum[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_dst_regnum[1], master:u0|master_cpu:cpu|R_dst_regnum[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_logic_op[1], master:u0|master_cpu:cpu|R_logic_op[0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_compare_op[1], master:u0|master_cpu:cpu|R_compare_op[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_valid, master:u0|master_cpu:cpu|R_ctrl_retaddr,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_src2_use_imm, master:u0|master_cpu:cpu|E_valid,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_new_inst, master:u0|master_cpu:cpu|E_src1[31],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[30], master:u0|master_cpu:cpu|E_src1[29],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[28], master:u0|master_cpu:cpu|E_src1[27],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[26], master:u0|master_cpu:cpu|E_src1[25],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[24], master:u0|master_cpu:cpu|E_src1[23],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[22], master:u0|master_cpu:cpu|E_src1[21],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[20], master:u0|master_cpu:cpu|E_src1[19],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[18], master:u0|master_cpu:cpu|E_src1[17],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[16], master:u0|master_cpu:cpu|E_src1[15],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[14], master:u0|master_cpu:cpu|E_src1[13],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[12], master:u0|master_cpu:cpu|E_src1[11],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[10], master:u0|master_cpu:cpu|E_src1[9],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[8], master:u0|master_cpu:cpu|E_src1[7],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[6], master:u0|master_cpu:cpu|E_src1[5],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[4], master:u0|master_cpu:cpu|E_src1[3],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[2], master:u0|master_cpu:cpu|E_src1[1],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src1[0], master:u0|master_cpu:cpu|R_ctrl_jmp_direct,                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_br, master:u0|master_cpu:cpu|E_src2[31],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[30], master:u0|master_cpu:cpu|E_src2[29],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[28], master:u0|master_cpu:cpu|E_src2[27],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[26], master:u0|master_cpu:cpu|E_src2[25],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[24], master:u0|master_cpu:cpu|E_src2[23],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[22], master:u0|master_cpu:cpu|E_src2[21],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[20], master:u0|master_cpu:cpu|E_src2[19],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[18], master:u0|master_cpu:cpu|E_src2[17],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[16],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_unsigned_lo_imm16,                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[15], master:u0|master_cpu:cpu|E_src2[14],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[13], master:u0|master_cpu:cpu|E_src2[12],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[11], master:u0|master_cpu:cpu|E_src2[10],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[9], master:u0|master_cpu:cpu|E_src2[8],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[7], master:u0|master_cpu:cpu|E_src2[6],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[5], master:u0|master_cpu:cpu|E_src2[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[3], master:u0|master_cpu:cpu|E_src2[2],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_src2[1], master:u0|master_cpu:cpu|E_src2[0],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_hi_imm16,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_force_src2_zero,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_invert_arith_src_msb,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_alu_sub,                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[19],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[18],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[17],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[16],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[15],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[14],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[13],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[12],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[11],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[10],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[9],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[8],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[7],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[6],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[5],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[4],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[3],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[2],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_result[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_rot_right,                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_shift_logical,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_shift_rot_right,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_cnt[4],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_cnt[3],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_cnt[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_cnt[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[30],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[0], master:u0|master_cpu:cpu|R_ctrl_st,                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|E_shift_rot_cnt[0], master:u0|master_cpu:cpu|d_read,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[31],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[31],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[31],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[30],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[30],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[29],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[29],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[28],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[28],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[27],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[27],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[26],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[26],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[25],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[25],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[25],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[24],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[24],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[24],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[23],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[23],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[23],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[22],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[22],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[22],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[21],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[21],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[21],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[20],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[20],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[20],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[19],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[19],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[19],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[18],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[18],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[18],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[17],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[17],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[17],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[16],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[16],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[16],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[15],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[15],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[14],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[14],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[13],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[13],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[12],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[12],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[11],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[11],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[10],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[10],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[9],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[9],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[8],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[8],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[7],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[7],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[6],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[6],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[5],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[5],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[4],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[4],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[3],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[3],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[2],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[1],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_writedata[0],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_control_rd_data[0],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_cmp_result, master:u0|master_cpu:cpu|R_ctrl_ld,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_byteenable[3], master:u0|master_cpu:cpu|d_byteenable[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_byteenable[1], master:u0|master_cpu:cpu|d_byteenable[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_align_cycle[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_align_cycle[0],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_waiting_for_data,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_aligning_data,                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[7],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[6],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[5],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[3],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte0_data[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[7],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[7],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[6],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[6],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[5],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[5],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[3],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[3],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte1_data[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte2_data[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[7],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[6],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[5],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[3],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|av_ld_byte3_data[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_ld_signed,                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[1], master:u0|master_cpu:cpu|W_alu_result[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[15],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[14],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[13],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[12],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[11],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[10],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[9], master:u0|master_cpu:cpu|W_alu_result[8],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[7], master:u0|master_cpu:cpu|W_alu_result[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[5], master:u0|master_cpu:cpu|W_alu_result[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_alu_result[3], master:u0|master_cpu:cpu|W_alu_result[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_custom, master:u0|master_cpu:cpu|R_ctrl_logic,                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_br_cmp, master:u0|master_cpu:cpu|R_ctrl_rdctl_inst,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_status_reg_pie, master:u0|master_cpu:cpu|W_estatus_reg,                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_exception, master:u0|master_cpu:cpu|W_bstatus_reg,                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_break, master:u0|master_cpu:cpu|hbreak_enabled,                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|d_write,                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|address[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|byteenable[3],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|byteenable[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|byteenable[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|byteenable[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[19],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[17],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[16],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[15],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[14],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[13],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[12],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[11],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[10],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[9],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[8],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[7],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[6],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[5],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[4],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[3],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[2],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|writedata[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|debugaccess,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|read,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|write,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_goto1,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_break_pulse,                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk|dbrk_goto0,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|trigger_state,                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|avalon_ociram_readdata_ready,                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|waitrequest,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|jtag_break,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0],                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|monitor_ready,                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|monitor_error,                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rst1,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rst2,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read1,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read2,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write1,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write2,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|r_ena1,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|rvalid0,                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|t_ena~reg0,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write_valid,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read_req,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|read,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|write,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|wdata[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ;
; master:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                  ; Stuck at VCC            ; master:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|altera_reset_controller:rst_controller|r_early_rst,                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[31],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[30],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[29],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[28],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[27],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[26],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[25],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[24],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[22],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[21],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[20],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[19],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_single_step_mode,                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[19], master:u0|master_cpu:cpu|D_iw[18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[17], master:u0|master_cpu:cpu|D_iw[16],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[15], master:u0|master_cpu:cpu|D_iw[14],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[13], master:u0|master_cpu:cpu|D_iw[12],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[11], master:u0|master_cpu:cpu|D_iw[10],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[9], master:u0|master_cpu:cpu|D_iw[8],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[7], master:u0|master_cpu:cpu|D_iw[6],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|D_iw[4], master:u0|master_cpu:cpu|D_iw[3],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[31],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[29],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[28],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[27],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[26],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[25],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[24],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[23],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[22],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[21],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[20],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[19],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[18],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[17],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[16],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[15],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[14],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[13],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[12],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[11],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[10],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[9],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[8],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[7],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[6],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[5],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[4],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[3],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[2],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[1],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ipending_reg[0],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg|oci_ienable[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[31],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[30],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[29],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[28],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[27],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[26],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[25],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[24],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[23],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[22],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[21],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[20],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[19],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[18],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[17],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[16],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[15],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[14],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[13],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[12],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[11],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[10],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[9],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[8],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[7],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[6],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[5],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[4],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[3],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[2],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|W_ienable_reg[1],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_shift_rot, master:u0|master_cpu:cpu|R_ctrl_crst,                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|R_ctrl_wrctl_inst,                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[31],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[30],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[29],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[28],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[27],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[26],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[25],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[24],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[23],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[22],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[21],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[20],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[19],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[18],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[17],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[16],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[15],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[14],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[13],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[12],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[11],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[10],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[9],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[7],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jxuir                ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|sync2_uir,                                                    ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0], ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1,  ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|ir[0],                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|ir[1]                                                         ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[34]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_rd,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_rd_d1,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_wr,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                     ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|enable_action_strobe ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|update_jdo_strobe,                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|sync2_udr,                                                    ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0], ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1   ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[17]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_rd,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|jtag_ram_rd_d1,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                         ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                         ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[23]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|monitor_go                                                                                                                                                    ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[24]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[24],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|resetlatch                                                                                                                                                    ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[26]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[26],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[27]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[27],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[28]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[28],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[29]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[29],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[30]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[30],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[31]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[31],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                          ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[18]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[9]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[10]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[11]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[12]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[13]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[14]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[15]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[16]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[20]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[21]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[22]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[2]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[1]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[25]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[0]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[3]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[4]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[5]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[6]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[7]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[32]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[33]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[8]               ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[35]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|trigbrktype                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|jdo[19]              ; Stuck at GND            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock ;                                                                                                                                                                                                                                                                                                ;
; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize~3                   ; Lost Fanouts            ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|DRsize.101                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 179   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 71    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                 ;
+----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------+---------+
; master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|count[9] ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                       ; 3       ;
; Total number of inverted registers = 4                                                             ;         ;
+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|sr[9]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MASTER|master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MASTER|master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|sr[28] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MASTER|master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|sr[36] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |MASTER|master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MASTER|master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |MASTER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for master:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a ;
+----------------+-------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                    ;
+----------------+-------------------------+-----------------------------------------------------------------------------------------+
; lpm_file       ; master_cpu_rf_ram_a.mif ; String                                                                                  ;
+----------------+-------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                          ;
+------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                       ;
; INIT_FILE                          ; master_cpu_rf_ram_a.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_d2g1         ; Untyped                                                                                       ;
+------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b ;
+----------------+-------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                    ;
+----------------+-------------------------+-----------------------------------------------------------------------------------------+
; lpm_file       ; master_cpu_rf_ram_b.mif ; String                                                                                  ;
+----------------+-------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                          ;
+------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                       ;
; INIT_FILE                          ; master_cpu_rf_ram_b.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e2g1         ; Untyped                                                                                       ;
+------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram ;
+----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                                                                                                                                   ;
+----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; master_cpu_ociram_default_contents.mif ; String                                                                                                                                                                 ;
+----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                                      ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                                    ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; master_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0981                        ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                         ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                         ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                 ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------+------------------------------------------------+
; Parameter Name ; Value                     ; Type                                           ;
+----------------+---------------------------+------------------------------------------------+
; INIT_FILE      ; master_onchip_memory2.hex ; String                                         ;
+----------------+---------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                 ;
+------------------------------------+---------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                              ;
; WIDTH_A                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8192                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WIDTH_B                            ; 1                         ; Untyped                                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; INIT_FILE                          ; master_onchip_memory2.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 8192                      ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qrc1           ; Untyped                                              ;
+------------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|COMMANDS_PARAMETERS:commands_parameters_qsys_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH_C_P      ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|TR_MANUAL:tr_manual_qsys_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH_MANUAL   ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|TR_AUTO:tr_auto_qsys_0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH_IN       ; 12    ; Signed Integer                                       ;
; WIDTH_AUTO     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|TR:tr_qsys_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH_TR       ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|TX:tx_qsys_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH_TX       ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|TP:tp_qsys_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH_TP       ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|MUX:mux_qsys_0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH_MUX      ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|PULSE:pulse_qsys_0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                          ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router|master_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router|master_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_002|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_003|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004|master_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                             ;
; Entity Instance                           ; master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                     ;
; Entity Instance                           ; master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                     ;
; Entity Instance                           ; master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                     ;
; Entity Instance                           ; master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                         ;
; Entity Instance            ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
; Entity Instance            ; master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004|master_mm_interconnect_0_id_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router|master_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router|master_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                           ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                              ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_jtag_uart:jtag_uart"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_pib:the_master_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo|master_cpu_nios2_oci_fifo_wrptr_inc:the_master_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dtrace:the_master_cpu_nios2_oci_dtrace|master_cpu_nios2_oci_td_mode:master_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_itrace:the_master_cpu_nios2_oci_itrace"                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_xbrk:the_master_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci"                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu|master_cpu_test_bench:the_master_cpu_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                         ;
+-----------------+-------+----------+-----------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                    ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "master:u0|master_cpu:cpu"      ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:u0"                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                                      ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+-----------------------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pio_led_external_connection_export                        ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pio_led_external_connection_export[7..1]" have no fanouts                                          ;
; pio_led_external_connection_export                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_start         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_start_N       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_auto          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_stop          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_fi_phm        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "commands_parameters_qsys_0_conduit_comm_par_fi_phm[31..1]" will be connected to GND.   ;
; commands_parameters_qsys_0_conduit_comm_par_detuning      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "commands_parameters_qsys_0_conduit_comm_par_detuning[31..1]" will be connected to GND. ;
; commands_parameters_qsys_0_conduit_comm_par_d_fi_gate2    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_d_fi_gate2[31..1]" have no fanouts                    ;
; commands_parameters_qsys_0_conduit_comm_par_d_fi_gate2    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_d_i_gate2     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_d_i_gate2[31..1]" have no fanouts                     ;
; commands_parameters_qsys_0_conduit_comm_par_d_i_gate2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_dx2           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_dx2[31..1]" have no fanouts                           ;
; commands_parameters_qsys_0_conduit_comm_par_dx2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_dx1           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_dx1[31..1]" have no fanouts                           ;
; commands_parameters_qsys_0_conduit_comm_par_dx1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_DZ_TP         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_DZ_TP[31..1]" have no fanouts                         ;
; commands_parameters_qsys_0_conduit_comm_par_DZ_TP         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_DZ_TX         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_DZ_TX[31..1]" have no fanouts                         ;
; commands_parameters_qsys_0_conduit_comm_par_DZ_TX         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_PULSE_NUMBER  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_PULSE_NUMBER[31..1]" have no fanouts                  ;
; commands_parameters_qsys_0_conduit_comm_par_PULSE_NUMBER  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_DZ_TR         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_DZ_TR[31..1]" have no fanouts                         ;
; commands_parameters_qsys_0_conduit_comm_par_DZ_TR         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_period_MANUAL ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_period_MANUAL[31..1]" have no fanouts                 ;
; commands_parameters_qsys_0_conduit_comm_par_period_MANUAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_L             ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_L[31..1]" have no fanouts                             ;
; commands_parameters_qsys_0_conduit_comm_par_L             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_F2            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_F2[31..1]" have no fanouts                            ;
; commands_parameters_qsys_0_conduit_comm_par_F2            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_F1            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_conduit_comm_par_F1[31..1]" have no fanouts                            ;
; commands_parameters_qsys_0_conduit_comm_par_F1            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_count_MANUAL  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_dir_MANUAL    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_tp            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_tx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_conduit_comm_par_tr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; commands_parameters_qsys_0_s0_address                     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "commands_parameters_qsys_0_s0_address[15..1]" will be connected to GND.                ;
; commands_parameters_qsys_0_s0_writedata                   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "commands_parameters_qsys_0_s0_writedata[31..1]" will be connected to GND.              ;
; commands_parameters_qsys_0_s0_readdata                    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "commands_parameters_qsys_0_s0_readdata[31..1]" have no fanouts                                    ;
; commands_parameters_qsys_0_s0_readdata                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; pulse_qsys_conduit_drv_pulse                              ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "pulse_qsys_conduit_drv_pulse[31..1]" have no fanouts                                              ;
; pulse_qsys_conduit_drv_pulse                              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; pulse_qsys_conduit_drv_period                             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "pulse_qsys_conduit_drv_period[31..1]" will be connected to GND.                        ;
; pulse_qsys_conduit_PULSE_NUMBER                           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "pulse_qsys_conduit_PULSE_NUMBER[31..1]" will be connected to GND.                      ;
; mux_qsys_conduit_drv_period                               ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "mux_qsys_conduit_drv_period[31..1]" have no fanouts                                               ;
; mux_qsys_conduit_drv_period                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; mux_qsys_conduit_drv_dir                                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; mux_qsys_conduit_enable                                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; mux_qsys_conduit_counter_en                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; mux_qsys_conduit_period_TR                                ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_qsys_conduit_period_TR[31..1]" will be connected to GND.                           ;
; mux_qsys_conduit_period_TX                                ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_qsys_conduit_period_TX[31..1]" will be connected to GND.                           ;
; mux_qsys_conduit_period_TP                                ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_qsys_conduit_period_TP[31..1]" will be connected to GND.                           ;
; mux_qsys_conduit_detuning                                 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_qsys_conduit_detuning[31..1]" will be connected to GND.                            ;
; mux_qsys_conduit_fi_phm                                   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_qsys_conduit_fi_phm[31..1]" will be connected to GND.                              ;
; tp_qsys_conduit_k_TP                                      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_k_TP[15..1]" will be connected to GND.                                 ;
; tp_qsys_conduit_d_fi_gate2                                ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_d_fi_gate2[15..1]" will be connected to GND.                           ;
; tp_qsys_conduit_L                                         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_L[15..1]" will be connected to GND.                                    ;
; tp_qsys_conduit_DZ_TP                                     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_DZ_TP[15..1]" will be connected to GND.                                ;
; tp_qsys_conduit_F2                                        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_F2[15..1]" will be connected to GND.                                   ;
; tp_qsys_conduit_F1                                        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_F1[15..1]" will be connected to GND.                                   ;
; tp_qsys_conduit_detuning                                  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_detuning[15..1]" will be connected to GND.                             ;
; tp_qsys_conduit_fi_set                                    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_fi_set[15..1]" will be connected to GND.                               ;
; tp_qsys_conduit_fi_phm                                    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tp_qsys_conduit_fi_phm[15..1]" will be connected to GND.                               ;
; tp_qsys_conduit_period_TP                                 ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "tp_qsys_conduit_period_TP[31..1]" have no fanouts                                                 ;
; tp_qsys_conduit_period_TP                                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tp_qsys_conduit_dir_TP                                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tp_qsys_conduit_drv_en_TP                                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tx_qsys_conduit_k_TX                                      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_k_TX[19..1]" will be connected to GND.                                 ;
; tx_qsys_conduit_d_i_gate2                                 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_d_i_gate2[15..1]" will be connected to GND.                            ;
; tx_qsys_conduit_DZ_TX                                     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_DZ_TX[15..1]" will be connected to GND.                                ;
; tx_qsys_conduit_L                                         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_L[15..1]" will be connected to GND.                                    ;
; tx_qsys_conduit_F2                                        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_F2[15..1]" will be connected to GND.                                   ;
; tx_qsys_conduit_F1                                        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_F1[15..1]" will be connected to GND.                                   ;
; tx_qsys_conduit_i_fid_TX                                  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_i_fid_TX[15..1]" will be connected to GND.                             ;
; tx_qsys_conduit_i_set                                     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_i_set[15..1]" will be connected to GND.                                ;
; tx_qsys_conduit_i_fid                                     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tx_qsys_conduit_i_fid[15..1]" will be connected to GND.                                ;
; tx_qsys_conduit_period_TX                                 ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "tx_qsys_conduit_period_TX[31..1]" have no fanouts                                                 ;
; tx_qsys_conduit_period_TX                                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tx_qsys_conduit_dir_TX                                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tx_qsys_conduit_drv_en_TX                                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_qsys_conduit_drv_en_TR                                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_qsys_conduit_dir_TR                                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_qsys_conduit_counter_en_TR                             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_qsys_conduit_period_TR                                 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "tr_qsys_conduit_period_TR[15..1]" have no fanouts                                                 ;
; tr_qsys_conduit_period_TR                                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_qsys_conduit_period_AUTO                               ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_qsys_conduit_period_AUTO[15..1]" will be connected to GND.                          ;
; tr_qsys_conduit_period_MANUAL                             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_qsys_conduit_period_MANUAL[15..1]" will be connected to GND.                        ;
; tr_auto_qsys_conduit_enable_AUTO                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_auto_qsys_conduit_dir_AUTO                             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_auto_qsys_conduit_period_AUTO                          ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "tr_auto_qsys_conduit_period_AUTO[31..1]" have no fanouts                                          ;
; tr_auto_qsys_conduit_period_AUTO                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; tr_auto_qsys_conduit_x_set                                ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_x_set[11..1]" will be connected to GND.                           ;
; tr_auto_qsys_conduit_x                                    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_x[15..1]" will be connected to GND.                               ;
; tr_auto_qsys_conduit_dx1                                  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_dx1[15..1]" will be connected to GND.                             ;
; tr_auto_qsys_conduit_dx2                                  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_dx2[15..1]" will be connected to GND.                             ;
; tr_auto_qsys_conduit_F1                                   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_F1[15..1]" will be connected to GND.                              ;
; tr_auto_qsys_conduit_F2                                   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_F2[15..1]" will be connected to GND.                              ;
; tr_auto_qsys_conduit_DZ_TR                                ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_DZ_TR[15..1]" will be connected to GND.                           ;
; tr_auto_qsys_conduit_k_TR                                 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_k_TR[19..1]" will be connected to GND.                            ;
; tr_auto_qsys_conduit_L                                    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "tr_auto_qsys_conduit_L[15..1]" will be connected to GND.                               ;
; tr_manual_qsys_conduit_count_N                            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "tr_manual_qsys_conduit_count_N[31..1]" will be connected to GND.                       ;
; tr_manual_qsys_conduit_PULSE_NUMBER                       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "tr_manual_qsys_conduit_PULSE_NUMBER[31..1]" will be connected to GND.                  ;
; tr_manual_qsys_conduit_enable_MANUAL                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+-----------------------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jul 23 10:19:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MASTER -c MASTER
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/tx/tx.v
    Info (12023): Found entity 1: TX
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/tr_manual/tr_manual.v
    Info (12023): Found entity 1: TR_MANUAL
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/tr_auto/tr_auto.v
    Info (12023): Found entity 1: TR_AUTO
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/tr/tr.v
    Info (12023): Found entity 1: TR
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/tp/tp.v
    Info (12023): Found entity 1: TP
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/settings/settings.v
    Info (12023): Found entity 1: SETTINGS
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/pulse/pulse.v
    Info (12023): Found entity 1: PULSE
Warning (12090): Entity "MUX" obtained from "../src/mux/MUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/mux/mux.v
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/src/commands_paramerers/commands_parameters.v
    Info (12023): Found entity 1: COMMANDS_PARAMETERS
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/master.v
    Info (12023): Found entity 1: master
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_irq_mapper.sv
    Info (12023): Found entity 1: master_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0.v
    Info (12023): Found entity 1: master_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_004.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_id_router_004_default_decode
    Info (12023): Found entity 2: master_mm_interconnect_0_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: master_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: master_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: master_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: master_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: master_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/pulse.v
    Info (12023): Found entity 1: PULSE
Warning (12090): Entity "MUX" obtained from "../qsys/master/synthesis/submodules/MUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/mux.v
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/tp.v
    Info (12023): Found entity 1: TP
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/tx.v
    Info (12023): Found entity 1: TX
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/tr.v
    Info (12023): Found entity 1: TR
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/tr_auto.v
    Info (12023): Found entity 1: TR_AUTO
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/tr_manual.v
    Info (12023): Found entity 1: TR_MANUAL
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/commands_parameters.v
    Info (12023): Found entity 1: COMMANDS_PARAMETERS
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_sysid.v
    Info (12023): Found entity 1: master_sysid
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_pio_led.v
    Info (12023): Found entity 1: master_pio_led
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_onchip_memory2.v
    Info (12023): Found entity 1: master_onchip_memory2
Info (12021): Found 5 design units, including 5 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_jtag_uart.v
    Info (12023): Found entity 1: master_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: master_jtag_uart_scfifo_w
    Info (12023): Found entity 3: master_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: master_jtag_uart_scfifo_r
    Info (12023): Found entity 5: master_jtag_uart
Info (12021): Found 21 design units, including 21 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_cpu.v
    Info (12023): Found entity 1: master_cpu_register_bank_a_module
    Info (12023): Found entity 2: master_cpu_register_bank_b_module
    Info (12023): Found entity 3: master_cpu_nios2_oci_debug
    Info (12023): Found entity 4: master_cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: master_cpu_nios2_ocimem
    Info (12023): Found entity 6: master_cpu_nios2_avalon_reg
    Info (12023): Found entity 7: master_cpu_nios2_oci_break
    Info (12023): Found entity 8: master_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: master_cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: master_cpu_nios2_oci_itrace
    Info (12023): Found entity 11: master_cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: master_cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: master_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: master_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: master_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: master_cpu_nios2_oci_fifo
    Info (12023): Found entity 17: master_cpu_nios2_oci_pib
    Info (12023): Found entity 18: master_cpu_nios2_oci_im
    Info (12023): Found entity 19: master_cpu_nios2_performance_monitors
    Info (12023): Found entity 20: master_cpu_nios2_oci
    Info (12023): Found entity 21: master_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: master_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: master_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: master_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_cpu_oci_test_bench.v
    Info (12023): Found entity 1: master_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/master/qsys/master/synthesis/submodules/master_cpu_test_bench.v
    Info (12023): Found entity 1: master_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file master.v
    Info (12023): Found entity 1: MASTER
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(16): created implicit net for "clk_50"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(17): created implicit net for "reset_n"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(18): created implicit net for "pio_led_external_connection_export"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(19): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_start"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(20): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_start_N"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(21): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_auto"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(22): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_stop"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(23): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_fi_phm"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(24): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_detuning"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(25): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_syncpulse"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(26): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_TURN_ON_RF"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(27): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_d_fi_gate2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(28): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_d_i_gate2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(29): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_dx2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(30): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_dx1"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(31): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_DZ_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(32): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_DZ_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(33): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_PULSE_NUMBER"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(34): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_DZ_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(35): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_period_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(36): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_L"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(37): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_F2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(38): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_F1"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(39): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_count_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(40): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_dir_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(41): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_tp"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(42): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_tx"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(43): created implicit net for "commands_parameters_qsys_0_conduit_comm_par_tr"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(44): created implicit net for "commands_parameters_qsys_0_s0_address"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(45): created implicit net for "commands_parameters_qsys_0_s0_writedata"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(46): created implicit net for "commands_parameters_qsys_0_s0_readdata"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(47): created implicit net for "commands_parameters_qsys_0_s0_write"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(48): created implicit net for "commands_parameters_qsys_0_s0_read"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(49): created implicit net for "pulse_qsys_conduit_drv_pulse"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(50): created implicit net for "pulse_qsys_conduit_drv_dir"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(51): created implicit net for "pulse_qsys_conduit_enable"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(52): created implicit net for "pulse_qsys_conduit_counter_en"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(53): created implicit net for "pulse_qsys_conduit_drv_period"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(54): created implicit net for "pulse_qsys_conduit_PULSE_NUMBER"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(55): created implicit net for "mux_qsys_conduit_drv_period"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(56): created implicit net for "mux_qsys_conduit_drv_dir"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(57): created implicit net for "mux_qsys_conduit_enable"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(58): created implicit net for "mux_qsys_conduit_counter_en"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(59): created implicit net for "mux_qsys_conduit_period_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(60): created implicit net for "mux_qsys_conduit_period_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(61): created implicit net for "mux_qsys_conduit_period_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(62): created implicit net for "mux_qsys_conduit_detuning"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(63): created implicit net for "mux_qsys_conduit_fi_phm"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(64): created implicit net for "mux_qsys_conduit_tr"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(65): created implicit net for "mux_qsys_conduit_tx"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(66): created implicit net for "mux_qsys_conduit_tp"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(67): created implicit net for "mux_qsys_conduit_dir_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(68): created implicit net for "mux_qsys_conduit_dir_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(69): created implicit net for "mux_qsys_conduit_dir_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(70): created implicit net for "mux_qsys_conduit_drv_en_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(71): created implicit net for "mux_qsys_conduit_drv_en_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(72): created implicit net for "mux_qsys_conduit_drv_en_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(73): created implicit net for "mux_qsys_conduit_counter_en_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(74): created implicit net for "mux_qsys_conduit_syncpulse"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(75): created implicit net for "tp_qsys_conduit_k_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(76): created implicit net for "tp_qsys_conduit_d_fi_gate2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(77): created implicit net for "tp_qsys_conduit_L"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(78): created implicit net for "tp_qsys_conduit_DZ_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(79): created implicit net for "tp_qsys_conduit_F2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(80): created implicit net for "tp_qsys_conduit_F1"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(81): created implicit net for "tp_qsys_conduit_detuning"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(82): created implicit net for "tp_qsys_conduit_fi_set"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(83): created implicit net for "tp_qsys_conduit_fi_phm"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(84): created implicit net for "tp_qsys_conduit_tp_mode"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(85): created implicit net for "tp_qsys_conduit_data_valid_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(86): created implicit net for "tp_qsys_conduit_period_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(87): created implicit net for "tp_qsys_conduit_dir_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(88): created implicit net for "tp_qsys_conduit_drv_en_TP"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(89): created implicit net for "tx_qsys_conduit_syncpulse"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(90): created implicit net for "tx_qsys_conduit_k_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(91): created implicit net for "tx_qsys_conduit_d_i_gate2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(92): created implicit net for "tx_qsys_conduit_DZ_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(93): created implicit net for "tx_qsys_conduit_L"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(94): created implicit net for "tx_qsys_conduit_F2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(95): created implicit net for "tx_qsys_conduit_F1"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(96): created implicit net for "tx_qsys_conduit_i_fid_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(97): created implicit net for "tx_qsys_conduit_i_set"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(98): created implicit net for "tx_qsys_conduit_tx_mode"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(99): created implicit net for "tx_qsys_conduit_i_fid"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(100): created implicit net for "tx_qsys_conduit_data_valid_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(101): created implicit net for "tx_qsys_conduit_period_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(102): created implicit net for "tx_qsys_conduit_dir_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(103): created implicit net for "tx_qsys_conduit_drv_en_TX"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(104): created implicit net for "tr_qsys_conduit_drv_en_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(105): created implicit net for "tr_qsys_conduit_dir_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(106): created implicit net for "tr_qsys_conduit_counter_en_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(107): created implicit net for "tr_qsys_conduit_period_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(108): created implicit net for "tr_qsys_conduit_dir_AUTO"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(109): created implicit net for "tr_qsys_conduit_dir_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(110): created implicit net for "tr_qsys_conduit_auto"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(111): created implicit net for "tr_qsys_conduit_enable_AUTO"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(112): created implicit net for "tr_qsys_conduit_enable_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(113): created implicit net for "tr_qsys_conduit_period_AUTO"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(114): created implicit net for "tr_qsys_conduit_count_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(115): created implicit net for "tr_qsys_conduit_period_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(116): created implicit net for "tr_auto_qsys_conduit_enable_AUTO"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(117): created implicit net for "tr_auto_qsys_conduit_dir_AUTO"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(118): created implicit net for "tr_auto_qsys_conduit_period_AUTO"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(119): created implicit net for "tr_auto_qsys_conduit_data_valid_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(120): created implicit net for "tr_auto_qsys_conduit_tr_mode"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(121): created implicit net for "tr_auto_qsys_conduit_x_set"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(122): created implicit net for "tr_auto_qsys_conduit_x"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(123): created implicit net for "tr_auto_qsys_conduit_dx1"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(124): created implicit net for "tr_auto_qsys_conduit_dx2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(125): created implicit net for "tr_auto_qsys_conduit_F1"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(126): created implicit net for "tr_auto_qsys_conduit_F2"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(127): created implicit net for "tr_auto_qsys_conduit_DZ_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(128): created implicit net for "tr_auto_qsys_conduit_k_TR"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(129): created implicit net for "tr_auto_qsys_conduit_L"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(130): created implicit net for "tr_manual_qsys_conduit_count_N"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(131): created implicit net for "tr_manual_qsys_conduit_PULSE_NUMBER"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(132): created implicit net for "tr_manual_qsys_conduit_enable_MANUAL"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(133): created implicit net for "tr_manual_qsys_conduit_stop"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(134): created implicit net for "tr_manual_qsys_conduit_start_N"
Warning (10236): Verilog HDL Implicit Net warning at MASTER.v(135): created implicit net for "tr_manual_qsys_conduit_start"
Warning (10037): Verilog HDL or VHDL warning at master_cpu.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at master_cpu.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at master_cpu.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at master_cpu.v(2587): conditional expression evaluates to a constant
Info (12127): Elaborating entity "MASTER" for the top level hierarchy
Warning (10034): Output port "commands_parameters_0_conduit_comm_par_start" at MASTER.v(4) has no driver
Warning (10034): Output port "commands_parameters_0_conduit_comm_par_stop" at MASTER.v(5) has no driver
Warning (10034): Output port "commands_parameters_0_conduit_comm_par_start_N" at MASTER.v(6) has no driver
Warning (10034): Output port "commands_parameters_0_conduit_comm_par_avto" at MASTER.v(8) has no driver
Warning (10034): Output port "commands_parameters_0_conduit_comm_par_drv_pulse" at MASTER.v(9) has no driver
Warning (10034): Output port "commands_parameters_0_conduit_comm_par_drv_dir" at MASTER.v(12) has no driver
Info (12128): Elaborating entity "master" for hierarchy "master:u0"
Info (12128): Elaborating entity "master_cpu" for hierarchy "master:u0|master_cpu:cpu"
Info (12128): Elaborating entity "master_cpu_test_bench" for hierarchy "master:u0|master_cpu:cpu|master_cpu_test_bench:the_master_cpu_test_bench"
Info (12128): Elaborating entity "master_cpu_register_bank_a_module" for hierarchy "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "master_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2g1.tdf
    Info (12023): Found entity 1: altsyncram_d2g1
Info (12128): Elaborating entity "altsyncram_d2g1" for hierarchy "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated"
Info (12128): Elaborating entity "master_cpu_register_bank_b_module" for hierarchy "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "master_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2g1.tdf
    Info (12023): Found entity 1: altsyncram_e2g1
Info (12128): Elaborating entity "altsyncram_e2g1" for hierarchy "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated"
Info (12128): Elaborating entity "master_cpu_nios2_oci" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci"
Info (12128): Elaborating entity "master_cpu_nios2_oci_debug" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_debug:the_master_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "master_cpu_nios2_ocimem" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem"
Info (12128): Elaborating entity "master_cpu_ociram_sp_ram_module" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "master_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0981.tdf
    Info (12023): Found entity 1: altsyncram_0981
Info (12128): Elaborating entity "altsyncram_0981" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated"
Info (12128): Elaborating entity "master_cpu_nios2_avalon_reg" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_avalon_reg:the_master_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "master_cpu_nios2_oci_break" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_break:the_master_cpu_nios2_oci_break"
Info (12128): Elaborating entity "master_cpu_nios2_oci_xbrk" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_xbrk:the_master_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "master_cpu_nios2_oci_dbrk" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dbrk:the_master_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "master_cpu_nios2_oci_itrace" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_itrace:the_master_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "master_cpu_nios2_oci_dtrace" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dtrace:the_master_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "master_cpu_nios2_oci_td_mode" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_dtrace:the_master_cpu_nios2_oci_dtrace|master_cpu_nios2_oci_td_mode:master_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "master_cpu_nios2_oci_fifo" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "master_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo|master_cpu_nios2_oci_compute_input_tm_cnt:the_master_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "master_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo|master_cpu_nios2_oci_fifo_wrptr_inc:the_master_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "master_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo|master_cpu_nios2_oci_fifo_cnt_inc:the_master_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "master_cpu_oci_test_bench" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_fifo:the_master_cpu_nios2_oci_fifo|master_cpu_oci_test_bench:the_master_cpu_oci_test_bench"
Info (12128): Elaborating entity "master_cpu_nios2_oci_pib" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_pib:the_master_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "master_cpu_nios2_oci_im" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_oci_im:the_master_cpu_nios2_oci_im"
Info (12128): Elaborating entity "master_cpu_jtag_debug_module_wrapper" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "master_cpu_jtag_debug_module_tck" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_tck:the_master_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "master_cpu_jtag_debug_module_sysclk" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|master_cpu_jtag_debug_module_sysclk:the_master_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_jtag_debug_module_wrapper:the_master_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:master_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "master_jtag_uart" for hierarchy "master:u0|master_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "master_jtag_uart_scfifo_w" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "master_jtag_uart_scfifo_r" for hierarchy "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "master:u0|master_jtag_uart:jtag_uart|alt_jtag_atlantic:master_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "master_onchip_memory2" for hierarchy "master:u0|master_onchip_memory2:onchip_memory2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "master_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qrc1.tdf
    Info (12023): Found entity 1: altsyncram_qrc1
Info (12128): Elaborating entity "altsyncram_qrc1" for hierarchy "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated"
Info (12128): Elaborating entity "master_pio_led" for hierarchy "master:u0|master_pio_led:pio_led"
Info (12128): Elaborating entity "master_sysid" for hierarchy "master:u0|master_sysid:sysid"
Info (12128): Elaborating entity "COMMANDS_PARAMETERS" for hierarchy "master:u0|COMMANDS_PARAMETERS:commands_parameters_qsys_0"
Warning (10036): Verilog HDL or VHDL warning at COMMANDS_PARAMETERS.v(54): object "write_addr_err" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at COMMANDS_PARAMETERS.v(83): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at COMMANDS_PARAMETERS.v(84): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at COMMANDS_PARAMETERS.v(100): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "TR_MANUAL" for hierarchy "master:u0|TR_MANUAL:tr_manual_qsys_0"
Info (10264): Verilog HDL Case Statement information at TR_MANUAL.v(39): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "TR_AUTO" for hierarchy "master:u0|TR_AUTO:tr_auto_qsys_0"
Warning (10240): Verilog HDL Always Construct warning at TR_AUTO.v(123): inferring latch(es) for variable "n_async", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "n_async[3]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[4]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[5]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[6]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[7]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[8]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[9]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[10]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[11]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[12]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[13]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[14]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[15]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[16]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[17]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[18]" at TR_AUTO.v(123)
Info (10041): Inferred latch for "n_async[19]" at TR_AUTO.v(123)
Info (12128): Elaborating entity "TR" for hierarchy "master:u0|TR:tr_qsys_0"
Info (12128): Elaborating entity "TX" for hierarchy "master:u0|TX:tx_qsys_0"
Info (12128): Elaborating entity "TP" for hierarchy "master:u0|TP:tp_qsys_0"
Info (12128): Elaborating entity "MUX" for hierarchy "master:u0|MUX:mux_qsys_0"
Warning (10240): Verilog HDL Always Construct warning at MUX.v(131): inferring latch(es) for variable "enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MUX.v(131): inferring latch(es) for variable "drv_period", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MUX.v(131): inferring latch(es) for variable "drv_dir", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MUX.v(131): inferring latch(es) for variable "counter_en", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "counter_en" at MUX.v(137)
Info (10041): Inferred latch for "drv_dir" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[0]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[1]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[2]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[3]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[4]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[5]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[6]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[7]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[8]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[9]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[10]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[11]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[12]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[13]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[14]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[15]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[16]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[17]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[18]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[19]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[20]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[21]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[22]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[23]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[24]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[25]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[26]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[27]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[28]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[29]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[30]" at MUX.v(137)
Info (10041): Inferred latch for "drv_period[31]" at MUX.v(137)
Info (10041): Inferred latch for "enable" at MUX.v(137)
Info (12128): Elaborating entity "PULSE" for hierarchy "master:u0|PULSE:pulse_qsys_0"
Warning (10858): Verilog HDL warning at PULSE.v(22): object pulse_invert used but never assigned
Warning (10230): Verilog HDL assignment warning at PULSE.v(37): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at PULSE.v(54): truncated value with size 32 to match size of target (16)
Warning (10030): Net "pulse_invert" at PULSE.v(22) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "master_mm_interconnect_0" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "master_mm_interconnect_0_addr_router" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "master_mm_interconnect_0_addr_router_default_decode" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router:addr_router|master_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "master_mm_interconnect_0_addr_router_001" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "master_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_addr_router_001:addr_router_001|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "master_mm_interconnect_0_id_router" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "master_mm_interconnect_0_id_router_default_decode" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router:id_router|master_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "master_mm_interconnect_0_id_router_001" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "master_mm_interconnect_0_id_router_001_default_decode" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_001:id_router_001|master_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "master_mm_interconnect_0_id_router_004" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004"
Info (12128): Elaborating entity "master_mm_interconnect_0_id_router_004_default_decode" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_id_router_004:id_router_004|master_mm_interconnect_0_id_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "master_mm_interconnect_0_cmd_xbar_demux" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "master_mm_interconnect_0_cmd_xbar_mux" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "master_mm_interconnect_0_cmd_xbar_mux_001" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "master_mm_interconnect_0_rsp_xbar_demux" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "master_mm_interconnect_0_rsp_xbar_demux_001" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "master_mm_interconnect_0_rsp_xbar_mux" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "master:u0|master_mm_interconnect_0:mm_interconnect_0|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "master_irq_mapper" for hierarchy "master:u0|master_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "master:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "master:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "master:u0|altera_reset_controller:rst_controller_001"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "master:u0|master_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qrc1:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6]"
        Warning (14320): Synthesized away node "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_r:the_master_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_nios2_oci:the_master_cpu_nios2_oci|master_cpu_nios2_ocimem:the_master_cpu_nios2_ocimem|master_cpu_ociram_sp_ram_module:master_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0981:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_b_module:master_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_e2g1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "master:u0|master_cpu:cpu|master_cpu_register_bank_a_module:master_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_d2g1:auto_generated|q_b[31]"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "commands_parameters_0_conduit_comm_par_start" is stuck at GND
    Warning (13410): Pin "commands_parameters_0_conduit_comm_par_stop" is stuck at GND
    Warning (13410): Pin "commands_parameters_0_conduit_comm_par_start_N" is stuck at GND
    Warning (13410): Pin "commands_parameters_0_conduit_comm_par_avto" is stuck at GND
    Warning (13410): Pin "commands_parameters_0_conduit_comm_par_drv_pulse" is stuck at GND
    Warning (13410): Pin "commands_parameters_0_conduit_comm_par_drv_dir" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 310 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/quartus/master/quartus/output_files/MASTER.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "master:u0|master_jtag_uart:jtag_uart|master_jtag_uart_scfifo_w:the_master_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a6" has a port clk0 that is stuck at GND
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 292 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 304 warnings
    Info: Peak virtual memory: 4744 megabytes
    Info: Processing ended: Fri Jul 23 10:19:37 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/quartus/master/quartus/output_files/MASTER.map.smsg.


