
<html>
<meta name="viewport" content="width=device-width, initial-scale=1">
<head>
  <link rel="stylesheet" href="../../merly.css">
  <title>qemu Repo - hw\intc\arm_gicv3_cpuif.c Ctrl Expressions (214) - MerlyMentor</title>
</head>
<body>
  <h2>qemu Repo - hw\intc\arm_gicv3_cpuif.c Ctrl Expressions (214) - MerlyMentor</h2>
  
  <header>
    <nav>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Files" href="../../index.html">Files</a></li>
        <li class="mr-3"><a title="Anomalies" href="../../anomalies.html">Anomalies</a></li>
        <li class="mr-3"><a title="Notables" href="../../notables.html">Notables</a></li>
        <li class="mr-3"><a title="Known Good" href="../../known-good.html">Known Good</a></li>
        <li class="mr-3"><a title="Known Bad" href="../../known-bad.html">Known Bad</a></li>
        
      </ul>
    </nav>
  </header>

  <fieldset>
    <legend>&nbsp;hw\intc\arm_gicv3_cpuif.c Ctrl Expressions (214)&nbsp;</legend>
    <table class="code">
      <tr class="th"><td class="num">Line</td><td>Ctrl Expression</td><td class="num">Score</td></tr>
      <tr><td class="num line">2103</td><td><a href="arm_gicv3_cpuif.c.html#L2103">(<span style='background-color:#741da3;'>(cs->ich_hcr_el2 & ICH_HCR_EL2_TDIR) && arm_current_el(env) == 1 && !arm_is_secure_below_el3(env)</span>)</a></td><td class="num">1016.25</td></tr>
      <tr><td class="num line">2065</td><td><a href="arm_gicv3_cpuif.c.html#L2065">(<span style='background-color:#741da3;'>(cs->ich_hcr_el2 & ICH_HCR_EL2_TC) && el == 1 && !arm_is_secure_below_el3(env)</span>)</a></td><td class="num">1016.00</td></tr>
      <tr><td class="num line">2131</td><td><a href="arm_gicv3_cpuif.c.html#L2131">(<span style='background-color:#741da3;'>(cs->ich_hcr_el2 & ICH_HCR_EL2_TALL0) && el == 1 && !arm_is_secure_below_el3(env)</span>)</a></td><td class="num">1016.00</td></tr>
      <tr><td class="num line">2170</td><td><a href="arm_gicv3_cpuif.c.html#L2170">(<span style='background-color:#741da3;'>(cs->ich_hcr_el2 & ICH_HCR_EL2_TALL1) && el == 1 && !arm_is_secure_below_el3(env)</span>)</a></td><td class="num">1016.00</td></tr>
      <tr><td class="num line">990</td><td><a href="arm_gicv3_cpuif.c.html#L990">(<span style='background-color:#741da3;'>arm_feature(env, ARM_FEATURE_EL3) && !arm_is_secure(env) && (env->cp15.scr_el3 & SCR_FIQ)</span>)</a></td><td class="num">1015.25</td></tr>
      <tr><td class="num line">1021</td><td><a href="arm_gicv3_cpuif.c.html#L1021">(<span style='background-color:#741da3;'>arm_feature(env, ARM_FEATURE_EL3) && !arm_is_secure(env) && (env->cp15.scr_el3 & SCR_FIQ)</span>)</a></td><td class="num">1015.25</td></tr>
      <tr><td class="num line">1784</td><td><a href="arm_gicv3_cpuif.c.html#L1784">(<span style='background-color:#741da3;'>arm_feature(env, ARM_FEATURE_EL3) && !arm_is_secure(env) && (env->cp15.scr_el3 & SCR_FIQ)</span>)</a></td><td class="num">1015.25</td></tr>
      <tr><td class="num line">867</td><td><a href="arm_gicv3_cpuif.c.html#L867">((group == GICV3_G1 && cs->icc_ctlr_el1[GICV3_S] & ICC_CTLR_EL1_CBPR) || (group == GICV3_G1NS && cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_CBPR))</a></td><td class="num">74.00</td></tr>
      <tr><td class="num line">1471</td><td><a href="arm_gicv3_cpuif.c.html#L1471">((irq >= cs->gic->num_irq) && !(cs->gic->lpi_enable && (irq >= GICV3_LPI_INTID_START)))</a></td><td class="num">37.50</td></tr>
      <tr><td class="num line">2661</td><td><a href="arm_gicv3_cpuif.c.html#L2661">((lr & ICH_LR_EL2_STATE_MASK) == 0 && ((lr & ICH_LR_EL2_HW) != 0 || (lr & ICH_LR_EL2_EOI) == 0))</a></td><td class="num">36.75</td></tr>
      <tr><td class="num line">1576</td><td><a href="arm_gicv3_cpuif.c.html#L1576">(grp == GICV3_G1NS && arm_current_el(env) < 3 && (cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_CBPR))</a></td><td class="num">32.00</td></tr>
      <tr><td class="num line">1621</td><td><a href="arm_gicv3_cpuif.c.html#L1621">(grp == GICV3_G1NS && arm_current_el(env) < 3 && (cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_CBPR))</a></td><td class="num">32.00</td></tr>
      <tr><td class="num line">435</td><td><a href="arm_gicv3_cpuif.c.html#L435">((cs->ich_hcr_el2 & ICH_HCR_EL2_VGRP0DIE) && !(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG1))</a></td><td class="num">31.75</td></tr>
      <tr><td class="num line">444</td><td><a href="arm_gicv3_cpuif.c.html#L444">((cs->ich_hcr_el2 & ICH_HCR_EL2_VGRP1DIE) && !(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG1))</a></td><td class="num">31.75</td></tr>
      <tr><td class="num line">1568</td><td><a href="arm_gicv3_cpuif.c.html#L1568">(grp == GICV3_G1 && !arm_is_el3_or_mon(env) && (cs->icc_ctlr_el1[GICV3_S] & ICC_CTLR_EL1_CBPR))</a></td><td class="num">30.50</td></tr>
      <tr><td class="num line">1613</td><td><a href="arm_gicv3_cpuif.c.html#L1613">(grp == GICV3_G1 && !arm_is_el3_or_mon(env) && (cs->icc_ctlr_el1[GICV3_S] & ICC_CTLR_EL1_CBPR))</a></td><td class="num">30.50</td></tr>
      <tr><td class="num line">1490</td><td><a href="arm_gicv3_cpuif.c.html#L1490">(!(cs->gic->gicd_ctlr & GICD_CTLR_DS) && arm_feature(env, ARM_FEATURE_EL3) && !arm_is_secure(env))</a></td><td class="num">29.50</td></tr>
      <tr><td class="num line">1989</td><td><a href="arm_gicv3_cpuif.c.html#L1989">(arm_feature(env, ARM_FEATURE_EL3) && ((cs->gic->gicd_ctlr & GICD_CTLR_DS) == 0))</a></td><td class="num">29.00</td></tr>
      <tr><td class="num line">2115</td><td><a href="arm_gicv3_cpuif.c.html#L2115">(arm_current_el(env) == 1 && (arm_hcr_el2_eff(env) & HCR_IMO | HCR_FMO) != 0)</a></td><td class="num">26.25</td></tr>
      <tr><td class="num line">1241</td><td><a href="arm_gicv3_cpuif.c.html#L1241">(i < ARRAY_SIZE(cs->icc_apr[0]))</a></td><td class="num">23.25</td></tr>
      <tr><td class="num line">425</td><td><a href="arm_gicv3_cpuif.c.html#L425">((cs->ich_hcr_el2 & ICH_HCR_EL2_LRENPIE) && (cs->ich_hcr_el2 & ICH_HCR_EL2_EOICOUNT_MASK))</a></td><td class="num">16.75</td></tr>
      <tr><td class="num line">430</td><td><a href="arm_gicv3_cpuif.c.html#L430">((cs->ich_hcr_el2 & ICH_HCR_EL2_VGRP0EIE) && (cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG0))</a></td><td class="num">16.75</td></tr>
      <tr><td class="num line">439</td><td><a href="arm_gicv3_cpuif.c.html#L439">((cs->ich_hcr_el2 & ICH_HCR_EL2_VGRP1EIE) && (cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG1))</a></td><td class="num">16.75</td></tr>
      <tr><td class="num line">364</td><td><a href="arm_gicv3_cpuif.c.html#L364">((cs->hppvlpi.prio & mask) < (rprio & mask))</a></td><td class="num">13.25</td></tr>
      <tr><td class="num line">920</td><td><a href="arm_gicv3_cpuif.c.html#L920">((cs->hppi.prio & mask) < (rprio & mask))</a></td><td class="num">13.25</td></tr>
      <tr><td class="num line">522</td><td><a href="arm_gicv3_cpuif.c.html#L522">((cs->ich_hcr_el2 & ICH_HCR_EL2_EN) && maintenance_interrupt_state(cs) != 0)</a></td><td class="num">12.75</td></tr>
      <tr><td class="num line">268</td><td><a href="arm_gicv3_cpuif.c.html#L268">(group == GICV3_G1NS && cs->ich_vmcr_el2 & ICH_VMCR_EL2_VCBPR)</a></td><td class="num">12.50</td></tr>
      <tr><td class="num line">402</td><td><a href="arm_gicv3_cpuif.c.html#L402">(validcount < 2 && (cs->ich_hcr_el2 & ICH_HCR_EL2_UIE))</a></td><td class="num">12.50</td></tr>
      <tr><td class="num line">564</td><td><a href="arm_gicv3_cpuif.c.html#L564">(grp == GICV3_G1NS && (cs->ich_vmcr_el2 & ICH_VMCR_EL2_VCBPR))</a></td><td class="num">12.50</td></tr>
      <tr><td class="num line">591</td><td><a href="arm_gicv3_cpuif.c.html#L591">(grp == GICV3_G1NS && (cs->ich_vmcr_el2 & ICH_VMCR_EL2_VCBPR))</a></td><td class="num">12.50</td></tr>
      <tr><td class="num line">1814</td><td><a href="arm_gicv3_cpuif.c.html#L1814">(grp == GICV3_G1 && s->gicd_ctlr & GICD_CTLR_DS)</a></td><td class="num">12.50</td></tr>
      <tr><td class="num line">1751</td><td><a href="arm_gicv3_cpuif.c.html#L1751">(!irq_is_secure && !irq_is_grp0 && !route_irq_to_el3 && !route_irq_to_el2)</a></td><td class="num">11.75</td></tr>
      <tr><td class="num line">231</td><td><a href="arm_gicv3_cpuif.c.html#L231">(cs->hppvlpi.prio < prio && !arm_is_secure(env))</a></td><td class="num">11.50</td></tr>
      <tr><td class="num line">940</td><td><a href="arm_gicv3_cpuif.c.html#L940">(cs->hppi.grp == GICV3_G1 && !arm_feature(env, ARM_FEATURE_EL3))</a></td><td class="num">11.50</td></tr>
      <tr><td class="num line">1081</td><td><a href="arm_gicv3_cpuif.c.html#L1081">(cs->hppi.grp != GICV3_G0 && !arm_is_el3_or_mon(env))</a></td><td class="num">11.50</td></tr>
      <tr><td class="num line">1759</td><td><a href="arm_gicv3_cpuif.c.html#L1759">(!irq_is_grp0 && (!irq_is_secure || !single_sec_state) && !route_irq_to_el3)</a></td><td class="num">11.50</td></tr>
      <tr><td class="num line">405</td><td><a href="arm_gicv3_cpuif.c.html#L405">(!seenpending && (cs->ich_hcr_el2 & ICH_HCR_EL2_NPIE))</a></td><td class="num">11.00</td></tr>
      <tr><td class="num line">1682</td><td><a href="arm_gicv3_cpuif.c.html#L1682">(grp == GICV3_G1NS && regno < 2 && arm_feature(env, ARM_FEATURE_EL3))</a></td><td class="num">11.00</td></tr>
      <tr><td class="num line">766</td><td><a href="arm_gicv3_cpuif.c.html#L766">(cs->hppvlpi.grp == grp && icv_hppvlpi_can_preempt(cs))</a></td><td class="num">10.75</td></tr>
      <tr><td class="num line">1747</td><td><a href="arm_gicv3_cpuif.c.html#L1747">(single_sec_state && irq_is_grp0 && !route_fiq_to_el3 && !route_fiq_to_el2)</a></td><td class="num">10.25</td></tr>
      <tr><td class="num line">904</td><td><a href="arm_gicv3_cpuif.c.html#L904">(cs->hppi.prio >= cs->icc_pmr_el1)</a></td><td class="num">10.00</td></tr>
      <tr><td class="num line">2071</td><td><a href="arm_gicv3_cpuif.c.html#L2071">((env->cp15.scr_el3 & SCR_FIQ | SCR_IRQ) == SCR_FIQ | SCR_IRQ)</a></td><td class="num">10.00</td></tr>
      <tr><td class="num line">1349</td><td><a href="arm_gicv3_cpuif.c.html#L1349">(!*papr0 && !*papr1)</a></td><td class="num">9.75</td></tr>
      <tr><td class="num line">1292</td><td><a href="arm_gicv3_cpuif.c.html#L1292">((lr & ICH_LR_EL2_STATE_ACTIVE_BIT) && ich_lr_vintid(lr) == irq)</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">323</td><td><a href="arm_gicv3_cpuif.c.html#L323">((prio & mask) < (rprio & mask))</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">1839</td><td><a href="arm_gicv3_cpuif.c.html#L1839">(ocs->gicr_typer >> 40 != aff)</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">1741</td><td><a href="arm_gicv3_cpuif.c.html#L1741">(!irq_is_secure && !irq_is_grp0 && !route_irq_to_el3)</a></td><td class="num">8.50</td></tr>
      <tr><td class="num line">1246</td><td><a href="arm_gicv3_cpuif.c.html#L1246">(g1nsctz < g0ctz && g1nsctz < g1ctz)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">1443</td><td><a href="arm_gicv3_cpuif.c.html#L1443">(thisgrp == grp && lr_gprio == dropprio)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">2008</td><td><a href="arm_gicv3_cpuif.c.html#L2008">(cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_EOIMODE)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">2011</td><td><a href="arm_gicv3_cpuif.c.html#L2011">(cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_CBPR)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">2014</td><td><a href="arm_gicv3_cpuif.c.html#L2014">(cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_EOIMODE)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">2017</td><td><a href="arm_gicv3_cpuif.c.html#L2017">(cs->icc_ctlr_el1[GICV3_NS] & ICC_CTLR_EL1_CBPR)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">2137</td><td><a href="arm_gicv3_cpuif.c.html#L2137">(env->cp15.scr_el3 & SCR_FIQ)</a></td><td class="num">7.75</td></tr>
      <tr><td class="num line">2176</td><td><a href="arm_gicv3_cpuif.c.html#L2176">(env->cp15.scr_el3 & SCR_IRQ)</a></td><td class="num">7.75</td></tr>
      <tr><td class="num line">1706</td><td><a href="arm_gicv3_cpuif.c.html#L1706">(irq >= cs->gic->num_irq)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">2626</td><td><a href="arm_gicv3_cpuif.c.html#L2626">(cs->gic->revision < 4)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">193</td><td><a href="arm_gicv3_cpuif.c.html#L193">(!(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG0 | ICH_VMCR_EL2_VENG1))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">209</td><td><a href="arm_gicv3_cpuif.c.html#L209">(!(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG1))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">213</td><td><a href="arm_gicv3_cpuif.c.html#L213">(!(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG0))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">292</td><td><a href="arm_gicv3_cpuif.c.html#L292">(!(cs->ich_hcr_el2 & ICH_HCR_EL2_EN))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">339</td><td><a href="arm_gicv3_cpuif.c.html#L339">(!(cs->ich_hcr_el2 & ICH_HCR_EL2_EN))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">1026</td><td><a href="arm_gicv3_cpuif.c.html#L1026">(!(cs->icc_pmr_el1 & 0x80))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">1738</td><td><a href="arm_gicv3_cpuif.c.html#L1738">(single_sec_state && irq_is_grp0 && !route_fiq_to_el3)</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">1843</td><td><a href="arm_gicv3_cpuif.c.html#L1843">(aff0 > 15 || extract32(targetlist, aff0, 1) == 0)</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">2092</td><td><a href="arm_gicv3_cpuif.c.html#L2092">(r == CP_ACCESS_TRAP_EL3 && !arm_el_is_aa64(env, 3))</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">2157</td><td><a href="arm_gicv3_cpuif.c.html#L2157">(r == CP_ACCESS_TRAP_EL3 && !arm_el_is_aa64(env, 3))</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">2196</td><td><a href="arm_gicv3_cpuif.c.html#L2196">(r == CP_ACCESS_TRAP_EL3 && !arm_el_is_aa64(env, 3))</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">232</td><td><a href="arm_gicv3_cpuif.c.html#L232">(cs->hppvlpi.grp == GICV3_G0)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">347</td><td><a href="arm_gicv3_cpuif.c.html#L347">(cs->hppvlpi.prio >= vpmr)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">473</td><td><a href="arm_gicv3_cpuif.c.html#L473">(cs->hppvlpi.grp == GICV3_G0)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">712</td><td><a href="arm_gicv3_cpuif.c.html#L712">(cs->hppvlpi.grp == grp)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1069</td><td><a href="arm_gicv3_cpuif.c.html#L1069">(cs->hppi.prio == 0xff)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1089</td><td><a href="arm_gicv3_cpuif.c.html#L1089">(cs->hppi.grp != GICV3_G0)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1106</td><td><a href="arm_gicv3_cpuif.c.html#L1106">(cs->hppi.prio == 0xff)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1118</td><td><a href="arm_gicv3_cpuif.c.html#L1118">(cs->hppi.grp == GICV3_G0)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">233</td><td><a href="arm_gicv3_cpuif.c.html#L233">(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG0)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">237</td><td><a href="arm_gicv3_cpuif.c.html#L237">(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VENG1)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">668</td><td><a href="arm_gicv3_cpuif.c.html#L668">(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VEOIM)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">672</td><td><a href="arm_gicv3_cpuif.c.html#L672">(cs->ich_vmcr_el2 & ICH_VMCR_EL2_VCBPR)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">774</td><td><a href="arm_gicv3_cpuif.c.html#L774">(thisgrp == grp && icv_hppi_can_preempt(cs, lr))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">1564</td><td><a href="arm_gicv3_cpuif.c.html#L1564">(grp == GICV3_G1 && gicv3_use_ns_bank(env))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">1609</td><td><a href="arm_gicv3_cpuif.c.html#L1609">(grp == GICV3_G1 && gicv3_use_ns_bank(env))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">1648</td><td><a href="arm_gicv3_cpuif.c.html#L1648">(grp == GICV3_G1 && gicv3_use_ns_bank(env))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">1673</td><td><a href="arm_gicv3_cpuif.c.html#L1673">(grp == GICV3_G1 && gicv3_use_ns_bank(env))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">1899</td><td><a href="arm_gicv3_cpuif.c.html#L1899">(grp == GICV3_G1 && gicv3_use_ns_bank(env))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">1923</td><td><a href="arm_gicv3_cpuif.c.html#L1923">(grp == GICV3_G1 && gicv3_use_ns_bank(env))</a></td><td class="num">6.25</td></tr>
      <tr><td class="num line">2075</td><td><a href="arm_gicv3_cpuif.c.html#L2075">((arm_hcr_el2_eff(env) & HCR_IMO | HCR_FMO) == 0)</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">2083</td><td><a href="arm_gicv3_cpuif.c.html#L2083">(!is_a64(env) && !arm_is_el3_or_mon(env))</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">2140</td><td><a href="arm_gicv3_cpuif.c.html#L2140">((arm_hcr_el2_eff(env) & HCR_FMO) == 0)</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">2148</td><td><a href="arm_gicv3_cpuif.c.html#L2148">(!is_a64(env) && !arm_is_el3_or_mon(env))</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">2179</td><td><a href="arm_gicv3_cpuif.c.html#L2179">((arm_hcr_el2_eff(env) & HCR_IMO) == 0)</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">2187</td><td><a href="arm_gicv3_cpuif.c.html#L2187">(!is_a64(env) && !arm_is_el3_or_mon(env))</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">2860</td><td><a href="arm_gicv3_cpuif.c.html#L2860">(arm_feature(&cpu->env, ARM_FEATURE_EL2))</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">198</td><td><a href="arm_gicv3_cpuif.c.html#L198">(i < cs->num_list_regs)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">386</td><td><a href="arm_gicv3_cpuif.c.html#L386">(i < cs->num_list_regs)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">389</td><td><a href="arm_gicv3_cpuif.c.html#L389">((lr & ICH_LR_EL2_STATE_MASK | ICH_LR_EL2_HW | ICH_LR_EL2_EOI) == ICH_LR_EL2_EOI)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">995</td><td><a href="arm_gicv3_cpuif.c.html#L995">((value & 0x80) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1289</td><td><a href="arm_gicv3_cpuif.c.html#L1289">(i < cs->num_list_regs)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1787</td><td><a href="arm_gicv3_cpuif.c.html#L1787">((prio & 0x80) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1825</td><td><a href="arm_gicv3_cpuif.c.html#L1825">(i < s->num_cpu)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2566</td><td><a href="arm_gicv3_cpuif.c.html#L2566">(ri->state == ARM_CP_STATE_AA32)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2567</td><td><a href="arm_gicv3_cpuif.c.html#L2567">(ri->crm >= 14)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2593</td><td><a href="arm_gicv3_cpuif.c.html#L2593">(ri->state == ARM_CP_STATE_AA32)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2594</td><td><a href="arm_gicv3_cpuif.c.html#L2594">(ri->crm >= 14)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2606</td><td><a href="arm_gicv3_cpuif.c.html#L2606">(cs->vpribits < 8)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2658</td><td><a href="arm_gicv3_cpuif.c.html#L2658">(i < cs->num_list_regs)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2794</td><td><a href="arm_gicv3_cpuif.c.html#L2794">(i < s->num_cpu)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2840</td><td><a href="arm_gicv3_cpuif.c.html#L2840">(cs->prebits == 8)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2853</td><td><a href="arm_gicv3_cpuif.c.html#L2853">(cs->prebits >= 6)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2856</td><td><a href="arm_gicv3_cpuif.c.html#L2856">(cs->prebits == 7)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2877</td><td><a href="arm_gicv3_cpuif.c.html#L2877">(j < cs->num_list_regs)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2902</td><td><a href="arm_gicv3_cpuif.c.html#L2902">(cs->vprebits >= 6)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2905</td><td><a href="arm_gicv3_cpuif.c.html#L2905">(cs->vprebits == 7)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1127</td><td><a href="arm_gicv3_cpuif.c.html#L1127">(!arm_is_el3_or_mon(env) && arm_is_secure(env))</a></td><td class="num">5.00</td></tr>
      <tr><td class="num line">1507</td><td><a href="arm_gicv3_cpuif.c.html#L1507">(!arm_is_el3_or_mon(env) && arm_is_secure(env))</a></td><td class="num">5.00</td></tr>
      <tr><td class="num line">1084</td><td><a href="arm_gicv3_cpuif.c.html#L1084">(irq_is_secure && !arm_is_secure(env))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1560</td><td><a href="arm_gicv3_cpuif.c.html#L1560">(icv_access(env, grp == GICV3_G0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1601</td><td><a href="arm_gicv3_cpuif.c.html#L1601">(icv_access(env, grp == GICV3_G0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1644</td><td><a href="arm_gicv3_cpuif.c.html#L1644">(icv_access(env, grp == GICV3_G0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1666</td><td><a href="arm_gicv3_cpuif.c.html#L1666">(icv_access(env, grp == GICV3_G0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1895</td><td><a href="arm_gicv3_cpuif.c.html#L1895">(icv_access(env, grp == GICV3_G0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1915</td><td><a href="arm_gicv3_cpuif.c.html#L1915">(icv_access(env, grp == GICV3_G0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">1756</td><td><a href="arm_gicv3_cpuif.c.html#L1756">(irq_is_grp0 && !route_fiq_to_el3)</a></td><td class="num">4.50</td></tr>
      <tr><td class="num line">208</td><td><a href="arm_gicv3_cpuif.c.html#L208">(lr & ICH_LR_EL2_GROUP)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">393</td><td><a href="arm_gicv3_cpuif.c.html#L393">((lr & ICH_LR_EL2_STATE_MASK))</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">484</td><td><a href="arm_gicv3_cpuif.c.html#L484">(lr & ICH_LR_EL2_GROUP)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1305</td><td><a href="arm_gicv3_cpuif.c.html#L1305">(lr & ICH_LR_EL2_HW)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2035</td><td><a href="arm_gicv3_cpuif.c.html#L2035">(value & ICC_CTLR_EL3_EOIMODE_EL1NS)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2038</td><td><a href="arm_gicv3_cpuif.c.html#L2038">(value & ICC_CTLR_EL3_CBPR_EL1NS)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2043</td><td><a href="arm_gicv3_cpuif.c.html#L2043">(value & ICC_CTLR_EL3_EOIMODE_EL1S)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2046</td><td><a href="arm_gicv3_cpuif.c.html#L2046">(value & ICC_CTLR_EL3_CBPR_EL1S)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2823</td><td><a href="arm_gicv3_cpuif.c.html#L2823">(s->force_8bit_prio)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1204</td><td><a href="arm_gicv3_cpuif.c.html#L1204">(!*papr)</a></td><td class="num">3.00</td></tr>
      <tr><td class="num line">202</td><td><a href="arm_gicv3_cpuif.c.html#L202">(ich_lr_state(lr) != ICH_LR_EL2_STATE_PENDING)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">396</td><td><a href="arm_gicv3_cpuif.c.html#L396">(ich_lr_state(lr) == ICH_LR_EL2_STATE_PENDING)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">833</td><td><a href="arm_gicv3_cpuif.c.html#L833">(i < icc_num_aprs(cs))</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">1201</td><td><a href="arm_gicv3_cpuif.c.html#L1201">(i < icc_num_aprs(cs))</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">1463</td><td><a href="arm_gicv3_cpuif.c.html#L1463">(icv_access(env, is_eoir0 ? HCR_FMO : HCR_IMO))</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">109</td><td><a href="arm_gicv3_cpuif.c.html#L109">(grp == GICV3_G0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">125</td><td><a href="arm_gicv3_cpuif.c.html#L125">(grp != GICV3_G0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">131</td><td><a href="arm_gicv3_cpuif.c.html#L131">(grp == GICV3_G0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">158</td><td><a href="arm_gicv3_cpuif.c.html#L158">(i < aprmax)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">220</td><td><a href="arm_gicv3_cpuif.c.html#L220">(thisprio < prio)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">273</td><td><a href="arm_gicv3_cpuif.c.html#L273">(group == GICV3_G1NS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">305</td><td><a href="arm_gicv3_cpuif.c.html#L305">(prio >= vpmr)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">311</td><td><a href="arm_gicv3_cpuif.c.html#L311">(rprio == 0xff)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">353</td><td><a href="arm_gicv3_cpuif.c.html#L353">(rprio == 0xff)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">471</td><td><a href="arm_gicv3_cpuif.c.html#L471">(idx == HPPVI_INDEX_VLPI)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">479</td><td><a href="arm_gicv3_cpuif.c.html#L479">(idx >= 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">711</td><td><a href="arm_gicv3_cpuif.c.html#L711">(idx == HPPVI_INDEX_VLPI)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">715</td><td><a href="arm_gicv3_cpuif.c.html#L715">(idx >= 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">719</td><td><a href="arm_gicv3_cpuif.c.html#L719">(grp == thisgrp)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">765</td><td><a href="arm_gicv3_cpuif.c.html#L765">(idx == HPPVI_INDEX_VLPI)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">770</td><td><a href="arm_gicv3_cpuif.c.html#L770">(idx >= 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">875</td><td><a href="arm_gicv3_cpuif.c.html#L875">(group == GICV3_G1NS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">910</td><td><a href="arm_gicv3_cpuif.c.html#L910">(rprio == 0xff)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">998</td><td><a href="arm_gicv3_cpuif.c.html#L998">(value != 0xff)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1049</td><td><a href="arm_gicv3_cpuif.c.html#L1049">(irq < GIC_INTERNAL)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1053</td><td><a href="arm_gicv3_cpuif.c.html#L1053">(irq < GICV3_LPI_INTID_START)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1249</td><td><a href="arm_gicv3_cpuif.c.html#L1249">(g1ctz < g0ctz)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1252</td><td><a href="arm_gicv3_cpuif.c.html#L1252">(g0ctz < 32)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1264</td><td><a href="arm_gicv3_cpuif.c.html#L1264">(irq < GIC_INTERNAL)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1309</td><td><a href="arm_gicv3_cpuif.c.html#L1309">(pirq < INTID_SECURE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1344</td><td><a href="arm_gicv3_cpuif.c.html#L1344">(i < aprmax)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1360</td><td><a href="arm_gicv3_cpuif.c.html#L1360">(apr0count <= apr1count)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1381</td><td><a href="arm_gicv3_cpuif.c.html#L1381">(irq >= GICV3_MAXIRQ)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1392</td><td><a href="arm_gicv3_cpuif.c.html#L1392">(idx < 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1425</td><td><a href="arm_gicv3_cpuif.c.html#L1425">(dropprio == 0xff)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1435</td><td><a href="arm_gicv3_cpuif.c.html#L1435">(idx < 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1628</td><td><a href="arm_gicv3_cpuif.c.html#L1628">(value < minval)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1790</td><td><a href="arm_gicv3_cpuif.c.html#L1790">(prio != 0xff)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1830</td><td><a href="arm_gicv3_cpuif.c.html#L1830">(cs == ocs)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">776</td><td><a href="arm_gicv3_cpuif.c.html#L776">(!gicv3_intid_is_special(intid))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1123</td><td><a href="arm_gicv3_cpuif.c.html#L1123">(!arm_is_secure(env))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1144</td><td><a href="arm_gicv3_cpuif.c.html#L1144">(!icc_hppi_can_preempt(cs))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1150</td><td><a href="arm_gicv3_cpuif.c.html#L1150">(!gicv3_intid_is_special(intid))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1167</td><td><a href="arm_gicv3_cpuif.c.html#L1167">(!icc_hppi_can_preempt(cs))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1173</td><td><a href="arm_gicv3_cpuif.c.html#L1173">(!gicv3_intid_is_special(intid))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1386</td><td><a href="arm_gicv3_cpuif.c.html#L1386">(!icv_eoi_split(env, cs))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1444</td><td><a href="arm_gicv3_cpuif.c.html#L1444">(!icv_eoi_split(env, cs))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1499</td><td><a href="arm_gicv3_cpuif.c.html#L1499">(!arm_is_secure(env))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1519</td><td><a href="arm_gicv3_cpuif.c.html#L1519">(!icc_eoi_split(env, cs))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1711</td><td><a href="arm_gicv3_cpuif.c.html#L1711">(!icc_eoi_split(env, cs))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1746</td><td><a href="arm_gicv3_cpuif.c.html#L1746">(!arm_is_secure_below_el3(env))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">162</td><td><a href="arm_gicv3_cpuif.c.html#L162">(!apr)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">837</td><td><a href="arm_gicv3_cpuif.c.html#L837">(!apr)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1487</td><td><a href="arm_gicv3_cpuif.c.html#L1487">(!is_eoir0)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">472</td><td><a href="arm_gicv3_cpuif.c.html#L472">(icv_hppvlpi_can_preempt(cs))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">482</td><td><a href="arm_gicv3_cpuif.c.html#L482">(icv_hppi_can_preempt(cs, lr))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">900</td><td><a href="arm_gicv3_cpuif.c.html#L900">(icc_no_enabled_hppi(cs))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">947</td><td><a href="arm_gicv3_cpuif.c.html#L947">(icc_hppi_can_preempt(cs))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">986</td><td><a href="arm_gicv3_cpuif.c.html#L986">(icv_access(env, HCR_FMO | HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1013</td><td><a href="arm_gicv3_cpuif.c.html#L1013">(icv_access(env, HCR_FMO | HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1140</td><td><a href="arm_gicv3_cpuif.c.html#L1140">(icv_access(env, HCR_FMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1163</td><td><a href="arm_gicv3_cpuif.c.html#L1163">(icv_access(env, HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1221</td><td><a href="arm_gicv3_cpuif.c.html#L1221">(arm_is_el3_or_mon(env))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1224</td><td><a href="arm_gicv3_cpuif.c.html#L1224">(arm_is_secure_below_el3(env))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1416</td><td><a href="arm_gicv3_cpuif.c.html#L1416">(gicv3_intid_is_special(irq))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1530</td><td><a href="arm_gicv3_cpuif.c.html#L1530">(icv_access(env, HCR_FMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1544</td><td><a href="arm_gicv3_cpuif.c.html#L1544">(icv_access(env, HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1699</td><td><a href="arm_gicv3_cpuif.c.html#L1699">(icv_access(env, HCR_FMO | HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1778</td><td><a href="arm_gicv3_cpuif.c.html#L1778">(icv_access(env, HCR_FMO | HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1961</td><td><a href="arm_gicv3_cpuif.c.html#L1961">(icv_access(env, HCR_FMO | HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1977</td><td><a href="arm_gicv3_cpuif.c.html#L1977">(icv_access(env, HCR_FMO | HCR_IMO))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">401</td><td><a href="arm_gicv3_cpuif.c.html#L401">(misr)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">408</td><td><a href="arm_gicv3_cpuif.c.html#L408">(value)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">572</td><td><a href="arm_gicv3_cpuif.c.html#L572">(satinc)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">968</td><td><a href="arm_gicv3_cpuif.c.html#L968">(isfiq)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1122</td><td><a href="arm_gicv3_cpuif.c.html#L1122">(irq_is_secure)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1496</td><td><a href="arm_gicv3_cpuif.c.html#L1496">(is_eoir0)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1504</td><td><a href="arm_gicv3_cpuif.c.html#L1504">(is_eoir0)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1584</td><td><a href="arm_gicv3_cpuif.c.html#L1584">(satinc)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1828</td><td><a href="arm_gicv3_cpuif.c.html#L1828">(irm)</a></td><td class="num">0.00</td></tr>

    </table>
  </fieldset>
  
  <footer class="footer width-full container-xl p-responsive">
    <nav>
      <p></p>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Merly" href="https://merly.ai">© 2022 Merly, Inc.</a></li>
        <!--
        <li class="mr-3"><a>Terms</a></li>
        <li class="mr-3"><a>Privacy</a></li>
        <li class="mr-3"><a>Security</a></li>
        -->
        <li class="mr-3"><a href="https://merly.ai/_files/ugd/c392f8_90d33fd2e7644dcd9aa97ac2b7736c75.pdf">User Manual</a></li>
        <li class="mr-3"><a href="mailto:sales@merly.ai">Contact Merly</a></li>
        <li class="mr-3"><a href="https://merly.ai/mentor-pricing">Pricing</a></li>
        <li class="mr-3"><a href="https://merly.ai/timeline">About</a></li>
      </ul>
    </nav>
  </footer>

</body>
</html>
