
*** Running vivado
    with args -log sub_spi_fsm_template_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_spi_fsm_template_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sub_spi_fsm_template_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.242 ; gain = 0.023 ; free physical = 1898 ; free virtual = 10335
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sub_spi_fsm_template_0_0
Command: synth_design -top sub_spi_fsm_template_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48400
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1703.020 ; gain = 387.777 ; free physical = 599 ; free virtual = 9041
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sub_spi_fsm_template_0_0' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.gen/sources_1/bd/sub_spi/ip/sub_spi_fsm_template_0_0/synth/sub_spi_fsm_template_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'fsm_template' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/fsm_template.vhd:51]
	Parameter n_bits bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'bit_counter' is read in the process but is not in the sensitivity list [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/fsm_template.vhd:99]
WARNING: [Synth 8-614] signal 'shift_reg' is read in the process but is not in the sensitivity list [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/fsm_template.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'fsm_template' (0#1) [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/fsm_template.vhd:51]
INFO: [Synth 8-6155] done synthesizing module 'sub_spi_fsm_template_0_0' (0#1) [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.gen/sources_1/bd/sub_spi/ip/sub_spi_fsm_template_0_0/synth/sub_spi_fsm_template_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1777.957 ; gain = 462.715 ; free physical = 408 ; free virtual = 8852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.770 ; gain = 480.527 ; free physical = 398 ; free virtual = 8843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1803.773 ; gain = 488.531 ; free physical = 398 ; free virtual = 8843
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_template'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_transmit |                              001 |                              001
               s_receive |                              010 |                              010
                 s_latch |                              011 |                              011
                 s_delay |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_template'
WARNING: [Synth 8-327] inferring latch for variable 'MISO_reg' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/fsm_template.vhd:155]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/fsm_template.vhd:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1812.680 ; gain = 497.438 ; free physical = 385 ; free virtual = 8832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 166 ; free virtual = 8539
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 168 ; free virtual = 8542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 168 ; free virtual = 8541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    10|
|2     |LUT3 |     9|
|3     |LUT4 |     2|
|4     |LUT5 |     2|
|5     |LUT6 |     1|
|6     |FDCE |    19|
|7     |FDPE |     1|
|8     |LD   |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    53|
|2     |  inst   |fsm_template |    53|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 157 ; free virtual = 8532
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.914 ; gain = 650.672 ; free physical = 156 ; free virtual = 8532
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.922 ; gain = 650.672 ; free physical = 156 ; free virtual = 8532
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.922 ; gain = 0.000 ; free physical = 710 ; free virtual = 9087
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.629 ; gain = 0.000 ; free physical = 548 ; free virtual = 8939
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

Synth Design complete | Checksum: b400b992
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2104.664 ; gain = 789.422 ; free physical = 544 ; free virtual = 8942
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1504.249; main = 1283.160; forked = 339.506
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2956.570; main = 2104.633; forked = 990.652
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.602 ; gain = 0.000 ; free physical = 234 ; free virtual = 8549
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_fsm_template_0_0_synth_1/sub_spi_fsm_template_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2451.602 ; gain = 346.938 ; free physical = 236 ; free virtual = 8551
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sub_spi_fsm_template_0_0, cache-ID = 38af107a2261ddea
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.602 ; gain = 0.000 ; free physical = 234 ; free virtual = 8549
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_fsm_template_0_0_synth_1/sub_spi_fsm_template_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sub_spi_fsm_template_0_0_utilization_synth.rpt -pb sub_spi_fsm_template_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 16:00:05 2024...
