-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BlackBoxJam_DoCompute is
port (
    m_axi_hostmem_AWVALID : OUT STD_LOGIC;
    m_axi_hostmem_AWREADY : IN STD_LOGIC;
    m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_WVALID : OUT STD_LOGIC;
    m_axi_hostmem_WREADY : IN STD_LOGIC;
    m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_hostmem_WLAST : OUT STD_LOGIC;
    m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_ARVALID : OUT STD_LOGIC;
    m_axi_hostmem_ARREADY : IN STD_LOGIC;
    m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_RVALID : IN STD_LOGIC;
    m_axi_hostmem_RREADY : OUT STD_LOGIC;
    m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_RLAST : IN STD_LOGIC;
    m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BVALID : IN STD_LOGIC;
    m_axi_hostmem_BREADY : OUT STD_LOGIC;
    m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_r : IN STD_LOGIC_VECTOR (63 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0);
    numReps : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_0_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_0_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_0_we0 : OUT STD_LOGIC;
    p_ZL8weights0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_0_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_0_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_0_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_0_we1 : OUT STD_LOGIC;
    p_ZL8weights0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_1_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_1_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_1_we0 : OUT STD_LOGIC;
    p_ZL8weights0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_1_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_1_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_1_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_1_we1 : OUT STD_LOGIC;
    p_ZL8weights0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_2_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_2_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_2_we0 : OUT STD_LOGIC;
    p_ZL8weights0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_2_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_2_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_2_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_2_we1 : OUT STD_LOGIC;
    p_ZL8weights0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_3_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_3_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_3_we0 : OUT STD_LOGIC;
    p_ZL8weights0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_3_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_3_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_3_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_3_we1 : OUT STD_LOGIC;
    p_ZL8weights0_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_4_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_4_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_4_we0 : OUT STD_LOGIC;
    p_ZL8weights0_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_4_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_4_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_4_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_4_we1 : OUT STD_LOGIC;
    p_ZL8weights0_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_5_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_5_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_5_we0 : OUT STD_LOGIC;
    p_ZL8weights0_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_5_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_5_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_5_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_5_we1 : OUT STD_LOGIC;
    p_ZL8weights0_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_6_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_6_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_6_we0 : OUT STD_LOGIC;
    p_ZL8weights0_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_6_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_6_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_6_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_6_we1 : OUT STD_LOGIC;
    p_ZL8weights0_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_7_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_7_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_7_we0 : OUT STD_LOGIC;
    p_ZL8weights0_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_7_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_7_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_7_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_7_we1 : OUT STD_LOGIC;
    p_ZL8weights0_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_8_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_8_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_8_we0 : OUT STD_LOGIC;
    p_ZL8weights0_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_8_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_8_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_8_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_8_we1 : OUT STD_LOGIC;
    p_ZL8weights0_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_9_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_9_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_9_we0 : OUT STD_LOGIC;
    p_ZL8weights0_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_9_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_9_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_9_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_9_we1 : OUT STD_LOGIC;
    p_ZL8weights0_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_10_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_10_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_10_we0 : OUT STD_LOGIC;
    p_ZL8weights0_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_10_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_10_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_10_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_10_we1 : OUT STD_LOGIC;
    p_ZL8weights0_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_11_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_11_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_11_we0 : OUT STD_LOGIC;
    p_ZL8weights0_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_11_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_11_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_11_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_11_we1 : OUT STD_LOGIC;
    p_ZL8weights0_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_12_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_12_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_12_we0 : OUT STD_LOGIC;
    p_ZL8weights0_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_12_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_12_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_12_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_12_we1 : OUT STD_LOGIC;
    p_ZL8weights0_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_13_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_13_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_13_we0 : OUT STD_LOGIC;
    p_ZL8weights0_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_13_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_13_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_13_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_13_we1 : OUT STD_LOGIC;
    p_ZL8weights0_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_14_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_14_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_14_we0 : OUT STD_LOGIC;
    p_ZL8weights0_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_14_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_14_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_14_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_14_we1 : OUT STD_LOGIC;
    p_ZL8weights0_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_15_ce0 : OUT STD_LOGIC;
    p_ZL8weights0_15_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_15_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_15_we0 : OUT STD_LOGIC;
    p_ZL8weights0_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights0_15_ce1 : OUT STD_LOGIC;
    p_ZL8weights0_15_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_15_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8weights0_15_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_0_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_0_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_0_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_0_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_1_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_1_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_1_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_1_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_2_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_2_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_2_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_2_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_3_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_3_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_3_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_3_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_4_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_4_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_4_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_4_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_5_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_5_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_5_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_5_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_6_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_6_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_6_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_6_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_7_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_7_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_7_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_7_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_8_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_8_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_8_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_8_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_9_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_9_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_9_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_9_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_10_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_10_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_10_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_10_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_11_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_11_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_11_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_11_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_12_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_12_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_12_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_12_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_13_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_13_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_13_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_13_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_14_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_14_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_14_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_14_we1 : OUT STD_LOGIC;
    p_ZL8threshs0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_15_ce0 : OUT STD_LOGIC;
    p_ZL8threshs0_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_15_we0 : OUT STD_LOGIC;
    p_ZL8threshs0_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZL8threshs0_15_ce1 : OUT STD_LOGIC;
    p_ZL8threshs0_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_ZL8threshs0_15_we1 : OUT STD_LOGIC;
    p_ZL8weights1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_0_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_0_we0 : OUT STD_LOGIC;
    p_ZL8weights1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_0_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_0_we1 : OUT STD_LOGIC;
    p_ZL8weights1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_1_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_1_we0 : OUT STD_LOGIC;
    p_ZL8weights1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_1_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_1_we1 : OUT STD_LOGIC;
    p_ZL8weights1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_2_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_2_we0 : OUT STD_LOGIC;
    p_ZL8weights1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_2_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_2_we1 : OUT STD_LOGIC;
    p_ZL8weights1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_3_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_3_we0 : OUT STD_LOGIC;
    p_ZL8weights1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_3_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_3_we1 : OUT STD_LOGIC;
    p_ZL8weights1_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_4_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_4_we0 : OUT STD_LOGIC;
    p_ZL8weights1_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_4_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_4_we1 : OUT STD_LOGIC;
    p_ZL8weights1_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_5_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_5_we0 : OUT STD_LOGIC;
    p_ZL8weights1_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_5_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_5_we1 : OUT STD_LOGIC;
    p_ZL8weights1_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_6_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_6_we0 : OUT STD_LOGIC;
    p_ZL8weights1_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_6_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_6_we1 : OUT STD_LOGIC;
    p_ZL8weights1_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_7_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_7_we0 : OUT STD_LOGIC;
    p_ZL8weights1_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_7_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_7_we1 : OUT STD_LOGIC;
    p_ZL8weights1_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_8_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_8_we0 : OUT STD_LOGIC;
    p_ZL8weights1_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_8_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_8_we1 : OUT STD_LOGIC;
    p_ZL8weights1_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_9_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_9_we0 : OUT STD_LOGIC;
    p_ZL8weights1_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_9_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_9_we1 : OUT STD_LOGIC;
    p_ZL8weights1_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_10_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_10_we0 : OUT STD_LOGIC;
    p_ZL8weights1_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_10_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_10_we1 : OUT STD_LOGIC;
    p_ZL8weights1_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_11_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_11_we0 : OUT STD_LOGIC;
    p_ZL8weights1_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_11_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_11_we1 : OUT STD_LOGIC;
    p_ZL8weights1_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_12_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_12_we0 : OUT STD_LOGIC;
    p_ZL8weights1_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_12_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_12_we1 : OUT STD_LOGIC;
    p_ZL8weights1_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_13_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_13_we0 : OUT STD_LOGIC;
    p_ZL8weights1_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_13_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_13_we1 : OUT STD_LOGIC;
    p_ZL8weights1_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_14_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_14_we0 : OUT STD_LOGIC;
    p_ZL8weights1_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_14_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_14_we1 : OUT STD_LOGIC;
    p_ZL8weights1_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_15_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_15_we0 : OUT STD_LOGIC;
    p_ZL8weights1_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_15_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_15_we1 : OUT STD_LOGIC;
    p_ZL8weights1_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_16_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_16_we0 : OUT STD_LOGIC;
    p_ZL8weights1_16_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_16_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_16_we1 : OUT STD_LOGIC;
    p_ZL8weights1_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_17_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_17_we0 : OUT STD_LOGIC;
    p_ZL8weights1_17_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_17_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_17_we1 : OUT STD_LOGIC;
    p_ZL8weights1_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_18_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_18_we0 : OUT STD_LOGIC;
    p_ZL8weights1_18_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_18_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_18_we1 : OUT STD_LOGIC;
    p_ZL8weights1_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_19_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_19_we0 : OUT STD_LOGIC;
    p_ZL8weights1_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_19_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_19_we1 : OUT STD_LOGIC;
    p_ZL8weights1_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_20_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_20_we0 : OUT STD_LOGIC;
    p_ZL8weights1_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_20_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_20_we1 : OUT STD_LOGIC;
    p_ZL8weights1_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_21_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_21_we0 : OUT STD_LOGIC;
    p_ZL8weights1_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_21_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_21_we1 : OUT STD_LOGIC;
    p_ZL8weights1_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_22_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_22_we0 : OUT STD_LOGIC;
    p_ZL8weights1_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_22_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_22_we1 : OUT STD_LOGIC;
    p_ZL8weights1_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_23_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_23_we0 : OUT STD_LOGIC;
    p_ZL8weights1_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_23_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_23_we1 : OUT STD_LOGIC;
    p_ZL8weights1_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_24_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_24_we0 : OUT STD_LOGIC;
    p_ZL8weights1_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_24_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_24_we1 : OUT STD_LOGIC;
    p_ZL8weights1_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_25_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_25_we0 : OUT STD_LOGIC;
    p_ZL8weights1_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_25_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_25_we1 : OUT STD_LOGIC;
    p_ZL8weights1_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_26_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_26_we0 : OUT STD_LOGIC;
    p_ZL8weights1_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_26_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_26_we1 : OUT STD_LOGIC;
    p_ZL8weights1_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_27_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_27_we0 : OUT STD_LOGIC;
    p_ZL8weights1_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_27_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_27_we1 : OUT STD_LOGIC;
    p_ZL8weights1_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_28_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_28_we0 : OUT STD_LOGIC;
    p_ZL8weights1_28_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_28_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_28_we1 : OUT STD_LOGIC;
    p_ZL8weights1_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_29_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_29_we0 : OUT STD_LOGIC;
    p_ZL8weights1_29_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_29_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_29_we1 : OUT STD_LOGIC;
    p_ZL8weights1_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_30_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_30_we0 : OUT STD_LOGIC;
    p_ZL8weights1_30_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_30_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_30_we1 : OUT STD_LOGIC;
    p_ZL8weights1_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_31_ce0 : OUT STD_LOGIC;
    p_ZL8weights1_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_31_we0 : OUT STD_LOGIC;
    p_ZL8weights1_31_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8weights1_31_ce1 : OUT STD_LOGIC;
    p_ZL8weights1_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights1_31_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_0_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_0_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_0_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_0_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_1_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_1_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_1_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_1_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_2_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_2_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_2_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_2_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_3_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_3_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_3_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_3_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_4_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_4_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_4_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_4_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_4_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_5_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_5_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_5_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_5_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_5_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_6_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_6_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_6_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_6_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_6_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_7_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_7_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_7_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_7_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_7_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_8_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_8_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_8_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_8_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_8_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_9_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_9_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_9_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_9_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_9_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_10_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_10_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_10_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_10_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_10_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_11_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_11_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_11_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_11_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_11_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_12_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_12_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_12_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_12_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_12_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_13_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_13_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_13_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_13_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_13_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_14_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_14_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_14_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_14_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_14_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_15_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_15_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_15_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_15_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_15_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_16_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_16_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_16_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_16_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_16_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_17_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_17_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_17_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_17_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_17_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_18_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_18_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_18_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_18_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_18_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_19_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_19_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_19_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_19_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_19_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_20_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_20_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_20_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_20_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_20_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_21_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_21_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_21_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_21_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_21_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_22_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_22_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_22_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_22_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_22_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_23_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_23_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_23_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_23_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_23_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_24_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_24_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_24_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_24_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_24_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_25_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_25_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_25_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_25_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_25_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_25_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_26_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_26_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_26_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_26_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_26_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_26_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_26_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_27_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_27_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_27_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_27_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_27_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_27_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_28_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_28_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_28_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_28_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_28_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_28_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_28_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_29_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_29_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_29_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_29_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_29_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_29_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_30_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_30_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_30_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_30_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_30_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_30_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_30_we1 : OUT STD_LOGIC;
    p_ZL8threshs1_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_31_ce0 : OUT STD_LOGIC;
    p_ZL8threshs1_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_31_we0 : OUT STD_LOGIC;
    p_ZL8threshs1_31_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8threshs1_31_ce1 : OUT STD_LOGIC;
    p_ZL8threshs1_31_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_31_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs1_31_we1 : OUT STD_LOGIC;
    p_ZL8weights2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_0_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_0_we0 : OUT STD_LOGIC;
    p_ZL8weights2_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_0_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_0_we1 : OUT STD_LOGIC;
    p_ZL8weights2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_1_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_1_we0 : OUT STD_LOGIC;
    p_ZL8weights2_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_1_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_1_we1 : OUT STD_LOGIC;
    p_ZL8weights2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_2_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_2_we0 : OUT STD_LOGIC;
    p_ZL8weights2_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_2_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_2_we1 : OUT STD_LOGIC;
    p_ZL8weights2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_3_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_3_we0 : OUT STD_LOGIC;
    p_ZL8weights2_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_3_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_3_we1 : OUT STD_LOGIC;
    p_ZL8weights2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_4_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_4_we0 : OUT STD_LOGIC;
    p_ZL8weights2_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_4_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_4_we1 : OUT STD_LOGIC;
    p_ZL8weights2_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_5_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_5_we0 : OUT STD_LOGIC;
    p_ZL8weights2_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_5_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_5_we1 : OUT STD_LOGIC;
    p_ZL8weights2_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_6_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_6_we0 : OUT STD_LOGIC;
    p_ZL8weights2_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_6_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_6_we1 : OUT STD_LOGIC;
    p_ZL8weights2_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_7_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_7_we0 : OUT STD_LOGIC;
    p_ZL8weights2_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_7_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_7_we1 : OUT STD_LOGIC;
    p_ZL8weights2_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_8_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_8_we0 : OUT STD_LOGIC;
    p_ZL8weights2_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_8_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_8_we1 : OUT STD_LOGIC;
    p_ZL8weights2_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_9_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_9_we0 : OUT STD_LOGIC;
    p_ZL8weights2_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_9_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_9_we1 : OUT STD_LOGIC;
    p_ZL8weights2_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_10_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_10_we0 : OUT STD_LOGIC;
    p_ZL8weights2_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_10_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_10_we1 : OUT STD_LOGIC;
    p_ZL8weights2_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_11_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_11_we0 : OUT STD_LOGIC;
    p_ZL8weights2_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_11_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_11_we1 : OUT STD_LOGIC;
    p_ZL8weights2_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_12_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_12_we0 : OUT STD_LOGIC;
    p_ZL8weights2_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_12_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_12_we1 : OUT STD_LOGIC;
    p_ZL8weights2_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_13_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_13_we0 : OUT STD_LOGIC;
    p_ZL8weights2_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_13_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_13_we1 : OUT STD_LOGIC;
    p_ZL8weights2_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_14_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_14_we0 : OUT STD_LOGIC;
    p_ZL8weights2_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_14_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_14_we1 : OUT STD_LOGIC;
    p_ZL8weights2_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_15_ce0 : OUT STD_LOGIC;
    p_ZL8weights2_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_15_we0 : OUT STD_LOGIC;
    p_ZL8weights2_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL8weights2_15_ce1 : OUT STD_LOGIC;
    p_ZL8weights2_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights2_15_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_0_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_0_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_0_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_0_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_1_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_1_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_1_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_1_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_2_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_2_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_2_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_2_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_3_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_3_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_3_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_3_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_4_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_4_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_4_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_4_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_5_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_5_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_5_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_5_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_6_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_6_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_6_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_6_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_7_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_7_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_7_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_7_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_8_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_8_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_8_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_8_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_9_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_9_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_9_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_9_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_10_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_10_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_10_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_10_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_11_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_11_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_11_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_11_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_12_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_12_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_12_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_12_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_13_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_13_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_13_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_13_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_14_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_14_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_14_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_14_we1 : OUT STD_LOGIC;
    p_ZL8threshs2_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_15_ce0 : OUT STD_LOGIC;
    p_ZL8threshs2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_15_we0 : OUT STD_LOGIC;
    p_ZL8threshs2_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs2_15_ce1 : OUT STD_LOGIC;
    p_ZL8threshs2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs2_15_we1 : OUT STD_LOGIC;
    p_ZL8weights3_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_0_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_0_we0 : OUT STD_LOGIC;
    p_ZL8weights3_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_0_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_0_we1 : OUT STD_LOGIC;
    p_ZL8weights3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_1_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_1_we0 : OUT STD_LOGIC;
    p_ZL8weights3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_1_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_1_we1 : OUT STD_LOGIC;
    p_ZL8weights3_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_2_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_2_we0 : OUT STD_LOGIC;
    p_ZL8weights3_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_2_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_2_we1 : OUT STD_LOGIC;
    p_ZL8weights3_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_3_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_3_we0 : OUT STD_LOGIC;
    p_ZL8weights3_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_3_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_3_we1 : OUT STD_LOGIC;
    p_ZL8weights3_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_4_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_4_we0 : OUT STD_LOGIC;
    p_ZL8weights3_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_4_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_4_we1 : OUT STD_LOGIC;
    p_ZL8weights3_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_5_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_5_we0 : OUT STD_LOGIC;
    p_ZL8weights3_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_5_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_5_we1 : OUT STD_LOGIC;
    p_ZL8weights3_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_6_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_6_we0 : OUT STD_LOGIC;
    p_ZL8weights3_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_6_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_6_we1 : OUT STD_LOGIC;
    p_ZL8weights3_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_7_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_7_we0 : OUT STD_LOGIC;
    p_ZL8weights3_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_7_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_7_we1 : OUT STD_LOGIC;
    p_ZL8weights3_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_8_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_8_we0 : OUT STD_LOGIC;
    p_ZL8weights3_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_8_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_8_we1 : OUT STD_LOGIC;
    p_ZL8weights3_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_9_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_9_we0 : OUT STD_LOGIC;
    p_ZL8weights3_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_9_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_9_we1 : OUT STD_LOGIC;
    p_ZL8weights3_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_10_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_10_we0 : OUT STD_LOGIC;
    p_ZL8weights3_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_10_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_10_we1 : OUT STD_LOGIC;
    p_ZL8weights3_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_11_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_11_we0 : OUT STD_LOGIC;
    p_ZL8weights3_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_11_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_11_we1 : OUT STD_LOGIC;
    p_ZL8weights3_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_12_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_12_we0 : OUT STD_LOGIC;
    p_ZL8weights3_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_12_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_12_we1 : OUT STD_LOGIC;
    p_ZL8weights3_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_13_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_13_we0 : OUT STD_LOGIC;
    p_ZL8weights3_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_13_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_13_we1 : OUT STD_LOGIC;
    p_ZL8weights3_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_14_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_14_we0 : OUT STD_LOGIC;
    p_ZL8weights3_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_14_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_14_we1 : OUT STD_LOGIC;
    p_ZL8weights3_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_15_ce0 : OUT STD_LOGIC;
    p_ZL8weights3_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_15_we0 : OUT STD_LOGIC;
    p_ZL8weights3_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL8weights3_15_ce1 : OUT STD_LOGIC;
    p_ZL8weights3_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights3_15_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_0_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_0_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_0_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_0_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_1_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_1_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_1_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_1_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_2_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_2_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_2_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_2_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_3_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_3_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_3_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_3_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_4_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_4_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_4_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_4_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_5_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_5_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_5_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_5_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_6_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_6_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_6_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_6_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_7_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_7_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_7_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_7_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_8_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_8_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_8_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_8_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_9_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_9_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_9_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_9_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_10_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_10_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_10_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_10_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_11_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_11_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_11_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_11_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_12_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_12_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_12_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_12_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_13_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_13_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_13_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_13_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_14_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_14_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_14_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_14_we1 : OUT STD_LOGIC;
    p_ZL8threshs3_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_15_ce0 : OUT STD_LOGIC;
    p_ZL8threshs3_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_15_we0 : OUT STD_LOGIC;
    p_ZL8threshs3_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL8threshs3_15_ce1 : OUT STD_LOGIC;
    p_ZL8threshs3_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs3_15_we1 : OUT STD_LOGIC;
    p_ZL8weights4_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_0_ce0 : OUT STD_LOGIC;
    p_ZL8weights4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_0_we0 : OUT STD_LOGIC;
    p_ZL8weights4_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_0_ce1 : OUT STD_LOGIC;
    p_ZL8weights4_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_0_we1 : OUT STD_LOGIC;
    p_ZL8weights4_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_1_ce0 : OUT STD_LOGIC;
    p_ZL8weights4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_1_we0 : OUT STD_LOGIC;
    p_ZL8weights4_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_1_ce1 : OUT STD_LOGIC;
    p_ZL8weights4_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_1_we1 : OUT STD_LOGIC;
    p_ZL8weights4_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_2_ce0 : OUT STD_LOGIC;
    p_ZL8weights4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_2_we0 : OUT STD_LOGIC;
    p_ZL8weights4_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_2_ce1 : OUT STD_LOGIC;
    p_ZL8weights4_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_2_we1 : OUT STD_LOGIC;
    p_ZL8weights4_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_3_ce0 : OUT STD_LOGIC;
    p_ZL8weights4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_3_we0 : OUT STD_LOGIC;
    p_ZL8weights4_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL8weights4_3_ce1 : OUT STD_LOGIC;
    p_ZL8weights4_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL8weights4_3_we1 : OUT STD_LOGIC;
    p_ZL8threshs4_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_0_ce0 : OUT STD_LOGIC;
    p_ZL8threshs4_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_0_we0 : OUT STD_LOGIC;
    p_ZL8threshs4_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_0_ce1 : OUT STD_LOGIC;
    p_ZL8threshs4_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_0_we1 : OUT STD_LOGIC;
    p_ZL8threshs4_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_1_ce0 : OUT STD_LOGIC;
    p_ZL8threshs4_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_1_we0 : OUT STD_LOGIC;
    p_ZL8threshs4_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_1_ce1 : OUT STD_LOGIC;
    p_ZL8threshs4_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_1_we1 : OUT STD_LOGIC;
    p_ZL8threshs4_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_2_ce0 : OUT STD_LOGIC;
    p_ZL8threshs4_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_2_we0 : OUT STD_LOGIC;
    p_ZL8threshs4_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_2_ce1 : OUT STD_LOGIC;
    p_ZL8threshs4_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_2_we1 : OUT STD_LOGIC;
    p_ZL8threshs4_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_3_ce0 : OUT STD_LOGIC;
    p_ZL8threshs4_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_3_we0 : OUT STD_LOGIC;
    p_ZL8threshs4_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZL8threshs4_3_ce1 : OUT STD_LOGIC;
    p_ZL8threshs4_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL8threshs4_3_we1 : OUT STD_LOGIC;
    weights5_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights5_ce0 : OUT STD_LOGIC;
    weights5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights5_we0 : OUT STD_LOGIC;
    weights5_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights5_ce1 : OUT STD_LOGIC;
    weights5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights5_we1 : OUT STD_LOGIC;
    threshs5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs5_ce0 : OUT STD_LOGIC;
    threshs5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs5_we0 : OUT STD_LOGIC;
    threshs5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs5_ce1 : OUT STD_LOGIC;
    threshs5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs5_we1 : OUT STD_LOGIC;
    weights6_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights6_ce0 : OUT STD_LOGIC;
    weights6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights6_we0 : OUT STD_LOGIC;
    weights6_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights6_ce1 : OUT STD_LOGIC;
    weights6_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights6_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights6_we1 : OUT STD_LOGIC;
    threshs6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_ce0 : OUT STD_LOGIC;
    threshs6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs6_we0 : OUT STD_LOGIC;
    threshs6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_ce1 : OUT STD_LOGIC;
    threshs6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs6_we1 : OUT STD_LOGIC;
    weights7_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights7_ce0 : OUT STD_LOGIC;
    weights7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weights7_we0 : OUT STD_LOGIC;
    weights7_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weights7_ce1 : OUT STD_LOGIC;
    weights7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights7_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    weights7_we1 : OUT STD_LOGIC;
    threshs7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs7_ce0 : OUT STD_LOGIC;
    threshs7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_we0 : OUT STD_LOGIC;
    threshs7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs7_ce1 : OUT STD_LOGIC;
    threshs7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_we1 : OUT STD_LOGIC;
    p_ZL8weights8_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_0_ce0 : OUT STD_LOGIC;
    p_ZL8weights8_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_0_we0 : OUT STD_LOGIC;
    p_ZL8weights8_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_0_ce1 : OUT STD_LOGIC;
    p_ZL8weights8_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_0_we1 : OUT STD_LOGIC;
    p_ZL8weights8_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_1_ce0 : OUT STD_LOGIC;
    p_ZL8weights8_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_1_we0 : OUT STD_LOGIC;
    p_ZL8weights8_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_1_ce1 : OUT STD_LOGIC;
    p_ZL8weights8_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_1_we1 : OUT STD_LOGIC;
    p_ZL8weights8_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_2_ce0 : OUT STD_LOGIC;
    p_ZL8weights8_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_2_we0 : OUT STD_LOGIC;
    p_ZL8weights8_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_2_ce1 : OUT STD_LOGIC;
    p_ZL8weights8_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_2_we1 : OUT STD_LOGIC;
    p_ZL8weights8_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_3_ce0 : OUT STD_LOGIC;
    p_ZL8weights8_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_3_we0 : OUT STD_LOGIC;
    p_ZL8weights8_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    p_ZL8weights8_3_ce1 : OUT STD_LOGIC;
    p_ZL8weights8_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZL8weights8_3_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    out_r_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    in_r_ap_vld : IN STD_LOGIC;
    numReps_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of BlackBoxJam_DoCompute is 
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_out_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_out_c_write : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_ap_start : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_ap_done : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_ap_continue : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_ap_idle : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_ap_ready : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_start_out : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_start_write : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWVALID : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WVALID : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WLAST : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARVALID : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_RREADY : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_BREADY : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_inter0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_inter0_write : STD_LOGIC;
    signal Mem2Stream_Batch_64u_3072u_U0_numReps_c160_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch_64u_3072u_U0_numReps_c160_write : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_read : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_1_din : STD_LOGIC_VECTOR (191 downto 0);
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_1_write : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_c159_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_c159_write : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_1_read : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_2_din : STD_LOGIC_VECTOR (23 downto 0);
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_2_write : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_c158_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_c158_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_inter0_233_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_convInp_i_din : STD_LOGIC_VECTOR (23 downto 0);
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_convInp_i_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_c157_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_c157_write : STD_LOGIC;
    signal DoCompute_Block_entry5993_proc_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_entry5993_proc_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_entry5993_proc_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_entry5993_proc_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_entry5993_proc_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_entry5993_proc_U0_numReps : STD_LOGIC_VECTOR (29 downto 0);
    signal DoCompute_Block_entry5993_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (29 downto 0);
    signal DoCompute_Block_entry5993_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_channel_done_mul_ln121_cast_loc_channel : STD_LOGIC;
    signal mul_ln121_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mul_ln121_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_mul_ln121_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_p_loc_channel : STD_LOGIC;
    signal p_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_loc_channel : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_convInp_5_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_mvOut_m_buffer_10_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_mvOut_m_buffer_10_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_15_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_mvOut_m_buffer_10_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_inter1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_inter1_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_c156_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_c156_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_wa_in_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_wa_in_12_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_inter1_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_c155_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_c155_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_wa_in_i126_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_convInp_i3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_convInp_i3_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_c154_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_c154_write : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_return : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln121_1_cast_loc_channel_full_n : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_convInp_4_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_mvOut_m_buffer_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_mvOut_m_buffer_9_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_16_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_17_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_18_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_19_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_20_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_21_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_22_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_23_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_24_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_25_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_26_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_27_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_28_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_29_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_30_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_30_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_31_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_31_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_16_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_17_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_18_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_19_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_20_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_21_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_22_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_23_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_24_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_25_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_26_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_27_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_28_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_29_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_30_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_31_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_mvOut_m_buffer_9_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_inter2_din : STD_LOGIC_VECTOR (63 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_inter2_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_c153_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_c153_write : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_ap_start : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_ap_done : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_ap_continue : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_ap_idle : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_ap_ready : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_start_out : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_start_write : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_inter2_read : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_inter3_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_inter3_write : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_read : STD_LOGIC;
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_c152_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_c152_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_wa_in_11_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_wa_in_11_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_inter3_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_c151_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_c151_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_wa_in_i822_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_convInp_i10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_convInp_i10_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_c150_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_c150_write : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps : STD_LOGIC_VECTOR (24 downto 0);
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_return_1 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_channel_done_add_ln121_loc_channel : STD_LOGIC;
    signal add_ln121_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_add_ln121_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_add_ln121_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln121_loc_channel : STD_LOGIC;
    signal shl_ln121_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln121_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln121_loc_channel : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_convInp_3_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_mvOut_m_buffer_8_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_mvOut_m_buffer_8_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_15_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_mvOut_m_buffer_8_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_inter4_din : STD_LOGIC_VECTOR (127 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_inter4_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_c149_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_c149_write : STD_LOGIC;
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps : STD_LOGIC_VECTOR (25 downto 0);
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_totalIters_16_loc_c139_channel : STD_LOGIC;
    signal totalIters_16_loc_c139_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_totalIters_16_loc_c139_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_totalIters_16_loc_c139_channel : STD_LOGIC;
    signal ap_channel_done_totalIters_10_loc_c137_channel : STD_LOGIC;
    signal totalIters_10_loc_c137_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_totalIters_10_loc_c137_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_totalIters_10_loc_c137_channel : STD_LOGIC;
    signal ap_channel_done_totalIters_11_loc_c135_channel : STD_LOGIC;
    signal totalIters_11_loc_c135_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_totalIters_11_loc_c135_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_totalIters_11_loc_c135_channel : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_wa_in_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_wa_in_10_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_inter4_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_totalIters_11_loc_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_totalIters_11_loc_c_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_wa_in_i1518_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_convInp_i17_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_convInp_i17_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_c148_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_c148_write : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_return_1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_channel_done_totalIters_13_cast_loc_channel : STD_LOGIC;
    signal totalIters_13_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_totalIters_13_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_totalIters_13_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_totalIters_13_loc_channel : STD_LOGIC;
    signal totalIters_13_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_totalIters_13_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_totalIters_13_loc_channel : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_convInp_2_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_mvOut_m_buffer_7_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_mvOut_m_buffer_7_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_15_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_mvOut_m_buffer_7_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_inter5_din : STD_LOGIC_VECTOR (127 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_inter5_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_c147_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_c147_write : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_ap_start : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_ap_done : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_ap_continue : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_ap_idle : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_ap_ready : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_inter5_read : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_inter6_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_inter6_write : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_read : STD_LOGIC;
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_c146_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_c146_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_inter6_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_wa_in_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_wa_in_9_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_start_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_wa_in_i2214_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_convInp_i24_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_convInp_i24_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_c145_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_c145_write : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps : STD_LOGIC_VECTOR (28 downto 0);
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_channel_done_add_ln121_1_loc_channel : STD_LOGIC;
    signal add_ln121_1_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_add_ln121_1_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_add_ln121_1_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln121_2_loc_channel : STD_LOGIC;
    signal shl_ln121_2_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln121_2_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln121_2_loc_channel : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_convInp_1_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_mvOut_m_buffer_6_din : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_mvOut_m_buffer_6_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_3_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_totalIters_11_loc_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_mvOut_m_buffer_6_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_inter7_din : STD_LOGIC_VECTOR (255 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_inter7_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_full_n : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_wa_in_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_wa_in_8_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_inter7_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_totalIters_10_loc_c136_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_totalIters_10_loc_c136_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_wa_in_i2910_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_convInp_i31_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_convInp_i31_write : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_c144_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_c144_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_convInp_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_mvOut_m_buffer_din : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_6_U0_mvOut_m_buffer_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_numReps_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_numReps_c143_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activate_Batch_6_U0_numReps_c143_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_weights5_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal Matrix_Vector_Activate_Batch_6_U0_weights5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_6_U0_threshs5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activate_Batch_6_U0_threshs5_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_mvOut_m_buffer_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_inter8_din : STD_LOGIC_VECTOR (255 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_inter8_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_c142_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_c142_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_wa_in_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_wa_in_2_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_inter8_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_c_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_wa_in_2_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_wa_out_m_buffer_2_din : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_5_U0_wa_out_m_buffer_2_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_numReps_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_numReps_c141_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activate_Batch_5_U0_numReps_c141_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_weights6_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal Matrix_Vector_Activate_Batch_5_U0_weights6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_5_U0_threshs6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_5_U0_threshs6_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_wa_out_m_buffer_2_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_inter9_din : STD_LOGIC_VECTOR (63 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_inter9_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_totalIters_16_loc_c138_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_totalIters_16_loc_c138_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_totalIters_10_loc_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_wa_in_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_wa_in_1_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_inter9_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_wa_in_1_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_wa_out_m_buffer_din : STD_LOGIC_VECTOR (0 downto 0);
    signal Matrix_Vector_Activate_Batch_3_U0_wa_out_m_buffer_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_numReps_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_numReps_c140_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activate_Batch_3_U0_numReps_c140_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_weights7_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal Matrix_Vector_Activate_Batch_3_U0_weights7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_3_U0_threshs7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activate_Batch_3_U0_threshs7_ce0 : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_wa_out_m_buffer_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_inter10_din : STD_LOGIC_VECTOR (63 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_inter10_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_c_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_totalIters_16_loc_read : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_wa_in_din : STD_LOGIC_VECTOR (0 downto 0);
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_wa_in_write : STD_LOGIC;
    signal DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_inter10_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_wa_in_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_memOutStrm_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Matrix_Vector_Activate_Batch_2_U0_memOutStrm_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_numReps_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_numReps_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activate_Batch_2_U0_numReps_c_write : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_0_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_3_ce0 : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_ap_start : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_ap_done : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_ap_continue : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_ap_idle : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_ap_ready : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_memOutStrm34_read : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWVALID : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WVALID : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WLAST : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARVALID : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_RREADY : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_BREADY : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_out_r_read : STD_LOGIC;
    signal Stream2Mem_Batch_64u_128u_U0_numReps_read : STD_LOGIC;
    signal out_c_full_n : STD_LOGIC;
    signal out_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal out_c_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal out_c_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal out_c_empty_n : STD_LOGIC;
    signal inter0_full_n : STD_LOGIC;
    signal inter0_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inter0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inter0_empty_n : STD_LOGIC;
    signal numReps_c160_full_n : STD_LOGIC;
    signal numReps_c160_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c160_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c160_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c160_empty_n : STD_LOGIC;
    signal inter0_1_full_n : STD_LOGIC;
    signal inter0_1_dout : STD_LOGIC_VECTOR (191 downto 0);
    signal inter0_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inter0_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inter0_1_empty_n : STD_LOGIC;
    signal numReps_c159_full_n : STD_LOGIC;
    signal numReps_c159_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c159_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c159_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c159_empty_n : STD_LOGIC;
    signal inter0_2_full_n : STD_LOGIC;
    signal inter0_2_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter0_2_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal inter0_2_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal inter0_2_empty_n : STD_LOGIC;
    signal numReps_c158_full_n : STD_LOGIC;
    signal numReps_c158_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c158_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c158_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c158_empty_n : STD_LOGIC;
    signal convInp_5_full_n : STD_LOGIC;
    signal convInp_5_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal convInp_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_5_empty_n : STD_LOGIC;
    signal numReps_c157_full_n : STD_LOGIC;
    signal numReps_c157_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c157_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c157_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c157_empty_n : STD_LOGIC;
    signal p_loc_channel_dout : STD_LOGIC_VECTOR (29 downto 0);
    signal p_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc_channel_empty_n : STD_LOGIC;
    signal mul_ln121_cast_loc_channel_dout : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln121_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln121_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln121_cast_loc_channel_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_5_full_n : STD_LOGIC;
    signal mvOut_m_buffer_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_5_empty_n : STD_LOGIC;
    signal inter1_full_n : STD_LOGIC;
    signal inter1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter1_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal inter1_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal inter1_empty_n : STD_LOGIC;
    signal numReps_c156_full_n : STD_LOGIC;
    signal numReps_c156_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c156_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c156_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c156_empty_n : STD_LOGIC;
    signal wa_in_7_full_n : STD_LOGIC;
    signal wa_in_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_7_empty_n : STD_LOGIC;
    signal numReps_c155_full_n : STD_LOGIC;
    signal numReps_c155_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c155_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c155_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c155_empty_n : STD_LOGIC;
    signal convInp_4_full_n : STD_LOGIC;
    signal convInp_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_4_empty_n : STD_LOGIC;
    signal numReps_c154_full_n : STD_LOGIC;
    signal numReps_c154_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c154_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c154_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c154_empty_n : STD_LOGIC;
    signal mul_ln121_1_cast_loc_channel_dout : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln121_1_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln121_1_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln121_1_cast_loc_channel_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_4_full_n : STD_LOGIC;
    signal mvOut_m_buffer_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvOut_m_buffer_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_4_empty_n : STD_LOGIC;
    signal inter2_full_n : STD_LOGIC;
    signal inter2_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inter2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inter2_empty_n : STD_LOGIC;
    signal numReps_c153_full_n : STD_LOGIC;
    signal numReps_c153_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c153_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c153_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c153_empty_n : STD_LOGIC;
    signal inter3_full_n : STD_LOGIC;
    signal inter3_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter3_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal inter3_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal inter3_empty_n : STD_LOGIC;
    signal numReps_c152_full_n : STD_LOGIC;
    signal numReps_c152_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c152_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c152_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c152_empty_n : STD_LOGIC;
    signal wa_in_6_full_n : STD_LOGIC;
    signal wa_in_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_6_empty_n : STD_LOGIC;
    signal numReps_c151_full_n : STD_LOGIC;
    signal numReps_c151_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c151_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c151_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c151_empty_n : STD_LOGIC;
    signal convInp_3_full_n : STD_LOGIC;
    signal convInp_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_3_empty_n : STD_LOGIC;
    signal numReps_c150_full_n : STD_LOGIC;
    signal numReps_c150_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c150_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c150_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c150_empty_n : STD_LOGIC;
    signal shl_ln121_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln121_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln121_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln121_loc_channel_empty_n : STD_LOGIC;
    signal add_ln121_loc_channel_dout : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln121_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln121_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln121_loc_channel_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_3_full_n : STD_LOGIC;
    signal mvOut_m_buffer_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_3_empty_n : STD_LOGIC;
    signal inter4_full_n : STD_LOGIC;
    signal inter4_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter4_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal inter4_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal inter4_empty_n : STD_LOGIC;
    signal numReps_c149_full_n : STD_LOGIC;
    signal numReps_c149_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c149_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c149_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c149_empty_n : STD_LOGIC;
    signal totalIters_11_loc_c135_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_11_loc_c135_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal totalIters_11_loc_c135_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal totalIters_11_loc_c135_channel_empty_n : STD_LOGIC;
    signal totalIters_10_loc_c137_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_10_loc_c137_channel_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_10_loc_c137_channel_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_10_loc_c137_channel_empty_n : STD_LOGIC;
    signal totalIters_16_loc_c139_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_16_loc_c139_channel_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_16_loc_c139_channel_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_16_loc_c139_channel_empty_n : STD_LOGIC;
    signal wa_in_5_full_n : STD_LOGIC;
    signal wa_in_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_5_empty_n : STD_LOGIC;
    signal totalIters_11_loc_c_full_n : STD_LOGIC;
    signal totalIters_11_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_11_loc_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal totalIters_11_loc_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal totalIters_11_loc_c_empty_n : STD_LOGIC;
    signal convInp_2_full_n : STD_LOGIC;
    signal convInp_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_2_empty_n : STD_LOGIC;
    signal numReps_c148_full_n : STD_LOGIC;
    signal numReps_c148_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c148_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c148_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c148_empty_n : STD_LOGIC;
    signal totalIters_13_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_13_loc_channel_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_13_loc_channel_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_13_loc_channel_empty_n : STD_LOGIC;
    signal totalIters_13_cast_loc_channel_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal totalIters_13_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_13_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal totalIters_13_cast_loc_channel_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_2_full_n : STD_LOGIC;
    signal mvOut_m_buffer_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_2_empty_n : STD_LOGIC;
    signal inter5_full_n : STD_LOGIC;
    signal inter5_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inter5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inter5_empty_n : STD_LOGIC;
    signal numReps_c147_full_n : STD_LOGIC;
    signal numReps_c147_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c147_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c147_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c147_empty_n : STD_LOGIC;
    signal inter6_full_n : STD_LOGIC;
    signal inter6_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter6_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal inter6_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal inter6_empty_n : STD_LOGIC;
    signal numReps_c146_full_n : STD_LOGIC;
    signal numReps_c146_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c146_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c146_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c146_empty_n : STD_LOGIC;
    signal wa_in_4_full_n : STD_LOGIC;
    signal wa_in_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_4_empty_n : STD_LOGIC;
    signal convInp_1_full_n : STD_LOGIC;
    signal convInp_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_1_empty_n : STD_LOGIC;
    signal numReps_c145_full_n : STD_LOGIC;
    signal numReps_c145_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c145_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal numReps_c145_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal numReps_c145_empty_n : STD_LOGIC;
    signal shl_ln121_2_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln121_2_loc_channel_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln121_2_loc_channel_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln121_2_loc_channel_empty_n : STD_LOGIC;
    signal add_ln121_1_loc_channel_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln121_1_loc_channel_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln121_1_loc_channel_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln121_1_loc_channel_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_1_full_n : STD_LOGIC;
    signal mvOut_m_buffer_1_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal mvOut_m_buffer_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_1_empty_n : STD_LOGIC;
    signal inter7_full_n : STD_LOGIC;
    signal inter7_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal inter7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal inter7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal inter7_empty_n : STD_LOGIC;
    signal wa_in_3_full_n : STD_LOGIC;
    signal wa_in_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_3_empty_n : STD_LOGIC;
    signal totalIters_10_loc_c136_full_n : STD_LOGIC;
    signal totalIters_10_loc_c136_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_10_loc_c136_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal totalIters_10_loc_c136_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal totalIters_10_loc_c136_empty_n : STD_LOGIC;
    signal convInp_full_n : STD_LOGIC;
    signal convInp_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_empty_n : STD_LOGIC;
    signal numReps_c144_full_n : STD_LOGIC;
    signal numReps_c144_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c144_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c144_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c144_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_full_n : STD_LOGIC;
    signal mvOut_m_buffer_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mvOut_m_buffer_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mvOut_m_buffer_empty_n : STD_LOGIC;
    signal numReps_c143_full_n : STD_LOGIC;
    signal numReps_c143_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c143_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c143_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c143_empty_n : STD_LOGIC;
    signal inter8_full_n : STD_LOGIC;
    signal inter8_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal inter8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal inter8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal inter8_empty_n : STD_LOGIC;
    signal numReps_c142_full_n : STD_LOGIC;
    signal numReps_c142_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c142_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c142_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c142_empty_n : STD_LOGIC;
    signal wa_in_2_full_n : STD_LOGIC;
    signal wa_in_2_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal wa_in_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_2_empty_n : STD_LOGIC;
    signal totalIters_10_loc_c_full_n : STD_LOGIC;
    signal totalIters_10_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_10_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal totalIters_10_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal totalIters_10_loc_c_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_1_full_n : STD_LOGIC;
    signal wa_out_m_buffer_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal wa_out_m_buffer_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_out_m_buffer_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_out_m_buffer_1_empty_n : STD_LOGIC;
    signal numReps_c141_full_n : STD_LOGIC;
    signal numReps_c141_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c141_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c141_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c141_empty_n : STD_LOGIC;
    signal inter9_full_n : STD_LOGIC;
    signal inter9_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter9_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal inter9_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal inter9_empty_n : STD_LOGIC;
    signal totalIters_16_loc_c138_full_n : STD_LOGIC;
    signal totalIters_16_loc_c138_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_16_loc_c138_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal totalIters_16_loc_c138_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal totalIters_16_loc_c138_empty_n : STD_LOGIC;
    signal wa_in_1_full_n : STD_LOGIC;
    signal wa_in_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal wa_in_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_1_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_full_n : STD_LOGIC;
    signal wa_out_m_buffer_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal wa_out_m_buffer_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_out_m_buffer_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_out_m_buffer_empty_n : STD_LOGIC;
    signal numReps_c140_full_n : STD_LOGIC;
    signal numReps_c140_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c140_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c140_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c140_empty_n : STD_LOGIC;
    signal inter10_full_n : STD_LOGIC;
    signal inter10_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter10_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inter10_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inter10_empty_n : STD_LOGIC;
    signal totalIters_16_loc_c_full_n : STD_LOGIC;
    signal totalIters_16_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal totalIters_16_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal totalIters_16_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal totalIters_16_loc_c_empty_n : STD_LOGIC;
    signal wa_in_full_n : STD_LOGIC;
    signal wa_in_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal wa_in_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal wa_in_empty_n : STD_LOGIC;
    signal memOutStrm_full_n : STD_LOGIC;
    signal memOutStrm_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal memOutStrm_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal memOutStrm_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal memOutStrm_empty_n : STD_LOGIC;
    signal numReps_c_full_n : STD_LOGIC;
    signal numReps_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal numReps_c_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Mem2Stream_Batch_64u_3072u_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_DoCompute_Block_entry5993_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_4_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_1_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_8_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_7_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_6_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_5_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_3_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activate_Batch_2_U0_ap_ready : STD_LOGIC;
    signal start_for_Stream2Mem_Batch_64u_128u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_Batch_64u_128u_U0_full_n : STD_LOGIC;
    signal start_for_Stream2Mem_Batch_64u_128u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_Batch_64u_128u_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_full_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_full_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component BlackBoxJam_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        out_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_c_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        out_c_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        out_c_full_n : IN STD_LOGIC;
        out_c_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_Mem2Stream_Batch_64u_3072u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_hostmem_AWVALID : OUT STD_LOGIC;
        m_axi_hostmem_AWREADY : IN STD_LOGIC;
        m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WVALID : OUT STD_LOGIC;
        m_axi_hostmem_WREADY : IN STD_LOGIC;
        m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_hostmem_WLAST : OUT STD_LOGIC;
        m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARVALID : OUT STD_LOGIC;
        m_axi_hostmem_ARREADY : IN STD_LOGIC;
        m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RVALID : IN STD_LOGIC;
        m_axi_hostmem_RREADY : OUT STD_LOGIC;
        m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_RLAST : IN STD_LOGIC;
        m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BVALID : IN STD_LOGIC;
        m_axi_hostmem_BREADY : OUT STD_LOGIC;
        m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r : IN STD_LOGIC_VECTOR (63 downto 0);
        inter0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_full_n : IN STD_LOGIC;
        inter0_write : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_c160_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c160_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c160_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c160_full_n : IN STD_LOGIC;
        numReps_c160_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_StreamingDataWidthConverter_Batch_64u_192u_384u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inter0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inter0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_empty_n : IN STD_LOGIC;
        inter0_read : OUT STD_LOGIC;
        inter0_1_din : OUT STD_LOGIC_VECTOR (191 downto 0);
        inter0_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_1_full_n : IN STD_LOGIC;
        inter0_1_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c159_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c159_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c159_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c159_full_n : IN STD_LOGIC;
        numReps_c159_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_StreamingDataWidthConverter_Batch_192u_24u_128u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inter0_1_dout : IN STD_LOGIC_VECTOR (191 downto 0);
        inter0_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter0_1_empty_n : IN STD_LOGIC;
        inter0_1_read : OUT STD_LOGIC;
        inter0_2_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter0_2_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter0_2_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter0_2_full_n : IN STD_LOGIC;
        inter0_2_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c158_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c158_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c158_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c158_full_n : IN STD_LOGIC;
        numReps_c158_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter0_233_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter0_233_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter0_233_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter0_233_empty_n : IN STD_LOGIC;
        inter0_233_read : OUT STD_LOGIC;
        convInp_i_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        convInp_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i_full_n : IN STD_LOGIC;
        convInp_i_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c157_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c157_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c157_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c157_full_n : IN STD_LOGIC;
        numReps_c157_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Block_entry5993_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (29 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (29 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        convInp_5_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        convInp_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_5_empty_n : IN STD_LOGIC;
        convInp_5_read : OUT STD_LOGIC;
        mvOut_m_buffer_10_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        mvOut_m_buffer_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_10_full_n : IN STD_LOGIC;
        mvOut_m_buffer_10_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (29 downto 0);
        p_ZL8weights0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_0_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_1_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_1_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_2_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_2_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_3_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_3_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_4_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_4_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_5_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_5_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_6_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_6_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_7_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_7_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_8_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_8_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_9_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_9_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_10_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_10_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_11_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_11_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_12_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_12_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_13_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_13_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_14_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_14_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8weights0_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights0_15_ce0 : OUT STD_LOGIC;
        p_ZL8weights0_15_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_0_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_1_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_2_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_3_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_4_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_5_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_6_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_7_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_8_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_9_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_10_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_11_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_12_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_13_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_14_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8threshs0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZL8threshs0_15_ce0 : OUT STD_LOGIC;
        p_ZL8threshs0_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        mvOut_m_buffer_10_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        mvOut_m_buffer_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_10_empty_n : IN STD_LOGIC;
        mvOut_m_buffer_10_read : OUT STD_LOGIC;
        inter1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter1_full_n : IN STD_LOGIC;
        inter1_write : OUT STD_LOGIC;
        numReps_c156_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c156_full_n : IN STD_LOGIC;
        numReps_c156_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        wa_in_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        wa_in_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_12_full_n : IN STD_LOGIC;
        wa_in_12_write : OUT STD_LOGIC;
        inter1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inter1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter1_empty_n : IN STD_LOGIC;
        inter1_read : OUT STD_LOGIC;
        numReps_c155_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c155_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c155_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c155_full_n : IN STD_LOGIC;
        numReps_c155_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_i126_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_i126_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i126_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i126_empty_n : IN STD_LOGIC;
        wa_in_i126_read : OUT STD_LOGIC;
        convInp_i3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        convInp_i3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i3_full_n : IN STD_LOGIC;
        convInp_i3_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c154_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c154_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c154_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c154_full_n : IN STD_LOGIC;
        numReps_c154_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (29 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        convInp_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convInp_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_4_empty_n : IN STD_LOGIC;
        convInp_4_read : OUT STD_LOGIC;
        mvOut_m_buffer_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mvOut_m_buffer_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_9_full_n : IN STD_LOGIC;
        mvOut_m_buffer_9_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (29 downto 0);
        p_ZL8weights1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_0_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_1_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_2_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_3_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_4_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_5_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_6_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_7_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_8_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_9_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_10_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_11_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_12_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_13_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_14_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_15_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_16_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_17_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_18_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_19_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_20_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_21_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_22_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_23_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_24_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_25_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_26_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_27_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_28_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_29_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_30_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights1_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8weights1_31_ce0 : OUT STD_LOGIC;
        p_ZL8weights1_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8threshs1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_0_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_1_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_2_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_3_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_4_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_5_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_6_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_7_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_8_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_9_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_10_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_11_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_12_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_13_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_14_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_15_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_16_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_17_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_18_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_19_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_20_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_21_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_22_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_23_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_24_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_25_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_26_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_27_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_28_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_29_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_30_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs1_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8threshs1_31_ce0 : OUT STD_LOGIC;
        p_ZL8threshs1_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc228 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        mvOut_m_buffer_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mvOut_m_buffer_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_9_empty_n : IN STD_LOGIC;
        mvOut_m_buffer_9_read : OUT STD_LOGIC;
        inter2_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter2_full_n : IN STD_LOGIC;
        inter2_write : OUT STD_LOGIC;
        numReps_c153_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c153_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c153_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c153_full_n : IN STD_LOGIC;
        numReps_c153_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inter2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inter2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter2_empty_n : IN STD_LOGIC;
        inter2_read : OUT STD_LOGIC;
        inter3_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter3_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter3_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter3_full_n : IN STD_LOGIC;
        inter3_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c152_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c152_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c152_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c152_full_n : IN STD_LOGIC;
        numReps_c152_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc329 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        wa_in_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        wa_in_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_11_full_n : IN STD_LOGIC;
        wa_in_11_write : OUT STD_LOGIC;
        inter3_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inter3_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter3_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter3_empty_n : IN STD_LOGIC;
        inter3_read : OUT STD_LOGIC;
        numReps_c151_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c151_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c151_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c151_full_n : IN STD_LOGIC;
        numReps_c151_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_i822_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_i822_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i822_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i822_empty_n : IN STD_LOGIC;
        wa_in_i822_read : OUT STD_LOGIC;
        convInp_i10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        convInp_i10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i10_full_n : IN STD_LOGIC;
        convInp_i10_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c150_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c150_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c150_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c150_full_n : IN STD_LOGIC;
        numReps_c150_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (24 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        convInp_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convInp_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_3_empty_n : IN STD_LOGIC;
        convInp_3_read : OUT STD_LOGIC;
        mvOut_m_buffer_8_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        mvOut_m_buffer_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_8_full_n : IN STD_LOGIC;
        mvOut_m_buffer_8_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (27 downto 0);
        p_ZL8weights2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_0_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_1_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_2_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_3_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_4_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_5_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_6_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_7_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_8_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_9_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_10_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_11_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_12_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_13_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_14_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights2_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL8weights2_15_ce0 : OUT STD_LOGIC;
        p_ZL8weights2_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8threshs2_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_0_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_1_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_2_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_3_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_4_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_5_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_6_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_7_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_8_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_9_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_10_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_11_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_12_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_13_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_14_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs2_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs2_15_ce0 : OUT STD_LOGIC;
        p_ZL8threshs2_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mvOut_m_buffer_8_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        mvOut_m_buffer_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_8_empty_n : IN STD_LOGIC;
        mvOut_m_buffer_8_read : OUT STD_LOGIC;
        inter4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        inter4_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter4_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter4_full_n : IN STD_LOGIC;
        inter4_write : OUT STD_LOGIC;
        numReps_c149_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c149_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c149_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c149_full_n : IN STD_LOGIC;
        numReps_c149_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (25 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        wa_in_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_10_full_n : IN STD_LOGIC;
        wa_in_10_write : OUT STD_LOGIC;
        inter4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        inter4_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter4_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter4_empty_n : IN STD_LOGIC;
        inter4_read : OUT STD_LOGIC;
        totalIters_11_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        totalIters_11_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        totalIters_11_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        totalIters_11_loc_c_full_n : IN STD_LOGIC;
        totalIters_11_loc_c_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_i1518_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_i1518_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i1518_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i1518_empty_n : IN STD_LOGIC;
        wa_in_i1518_read : OUT STD_LOGIC;
        convInp_i17_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        convInp_i17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i17_full_n : IN STD_LOGIC;
        convInp_i17_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c148_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c148_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c148_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c148_full_n : IN STD_LOGIC;
        numReps_c148_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        convInp_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convInp_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_2_empty_n : IN STD_LOGIC;
        convInp_2_read : OUT STD_LOGIC;
        mvOut_m_buffer_7_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        mvOut_m_buffer_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_7_full_n : IN STD_LOGIC;
        mvOut_m_buffer_7_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (26 downto 0);
        p_ZL8weights3_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_0_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_1_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_2_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_3_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_4_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_5_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_6_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_7_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_8_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_9_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_10_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_11_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_12_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_13_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_14_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights3_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL8weights3_15_ce0 : OUT STD_LOGIC;
        p_ZL8weights3_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8threshs3_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_0_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_1_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_2_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_3_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_4_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_5_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_6_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_7_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_8_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_9_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_10_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_11_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_12_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_13_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_14_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs3_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL8threshs3_15_ce0 : OUT STD_LOGIC;
        p_ZL8threshs3_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc830 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        mvOut_m_buffer_7_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        mvOut_m_buffer_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_7_empty_n : IN STD_LOGIC;
        mvOut_m_buffer_7_read : OUT STD_LOGIC;
        inter5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        inter5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter5_full_n : IN STD_LOGIC;
        inter5_write : OUT STD_LOGIC;
        numReps_c147_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c147_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c147_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c147_full_n : IN STD_LOGIC;
        numReps_c147_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        inter5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter5_empty_n : IN STD_LOGIC;
        inter5_read : OUT STD_LOGIC;
        inter6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        inter6_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter6_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter6_full_n : IN STD_LOGIC;
        inter6_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c146_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c146_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c146_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c146_full_n : IN STD_LOGIC;
        numReps_c146_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        inter6_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter6_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter6_empty_n : IN STD_LOGIC;
        inter6_read : OUT STD_LOGIC;
        wa_in_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        wa_in_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_9_full_n : IN STD_LOGIC;
        wa_in_9_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_i2214_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_i2214_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i2214_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i2214_empty_n : IN STD_LOGIC;
        wa_in_i2214_read : OUT STD_LOGIC;
        convInp_i24_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        convInp_i24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i24_full_n : IN STD_LOGIC;
        convInp_i24_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c145_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c145_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        numReps_c145_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        numReps_c145_full_n : IN STD_LOGIC;
        numReps_c145_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (28 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        convInp_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convInp_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_1_empty_n : IN STD_LOGIC;
        convInp_1_read : OUT STD_LOGIC;
        mvOut_m_buffer_6_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        mvOut_m_buffer_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_6_full_n : IN STD_LOGIC;
        mvOut_m_buffer_6_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (23 downto 0);
        p_ZL8weights4_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZL8weights4_0_ce0 : OUT STD_LOGIC;
        p_ZL8weights4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights4_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZL8weights4_1_ce0 : OUT STD_LOGIC;
        p_ZL8weights4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights4_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZL8weights4_2_ce0 : OUT STD_LOGIC;
        p_ZL8weights4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8weights4_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZL8weights4_3_ce0 : OUT STD_LOGIC;
        p_ZL8weights4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL8threshs4_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8threshs4_0_ce0 : OUT STD_LOGIC;
        p_ZL8threshs4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs4_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8threshs4_1_ce0 : OUT STD_LOGIC;
        p_ZL8threshs4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs4_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8threshs4_2_ce0 : OUT STD_LOGIC;
        p_ZL8threshs4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL8threshs4_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZL8threshs4_3_ce0 : OUT STD_LOGIC;
        p_ZL8threshs4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        totalIters_11_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        totalIters_11_loc_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        totalIters_11_loc_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        totalIters_11_loc_empty_n : IN STD_LOGIC;
        totalIters_11_loc_read : OUT STD_LOGIC;
        mvOut_m_buffer_6_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        mvOut_m_buffer_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_6_empty_n : IN STD_LOGIC;
        mvOut_m_buffer_6_read : OUT STD_LOGIC;
        inter7_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        inter7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        inter7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        inter7_full_n : IN STD_LOGIC;
        inter7_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        wa_in_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_8_full_n : IN STD_LOGIC;
        wa_in_8_write : OUT STD_LOGIC;
        inter7_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        inter7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        inter7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        inter7_empty_n : IN STD_LOGIC;
        inter7_read : OUT STD_LOGIC;
        totalIters_10_loc_c136_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        totalIters_10_loc_c136_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        totalIters_10_loc_c136_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        totalIters_10_loc_c136_full_n : IN STD_LOGIC;
        totalIters_10_loc_c136_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_i2910_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_in_i2910_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i2910_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_i2910_empty_n : IN STD_LOGIC;
        wa_in_i2910_read : OUT STD_LOGIC;
        convInp_i31_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        convInp_i31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_i31_full_n : IN STD_LOGIC;
        convInp_i31_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c144_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c144_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c144_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c144_full_n : IN STD_LOGIC;
        numReps_c144_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        convInp_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convInp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_empty_n : IN STD_LOGIC;
        convInp_read : OUT STD_LOGIC;
        mvOut_m_buffer_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        mvOut_m_buffer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_full_n : IN STD_LOGIC;
        mvOut_m_buffer_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c143_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c143_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c143_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c143_full_n : IN STD_LOGIC;
        numReps_c143_write : OUT STD_LOGIC;
        weights5_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weights5_ce0 : OUT STD_LOGIC;
        weights5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        threshs5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs5_ce0 : OUT STD_LOGIC;
        threshs5_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc1531 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        mvOut_m_buffer_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        mvOut_m_buffer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mvOut_m_buffer_empty_n : IN STD_LOGIC;
        mvOut_m_buffer_read : OUT STD_LOGIC;
        inter8_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        inter8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        inter8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        inter8_full_n : IN STD_LOGIC;
        inter8_write : OUT STD_LOGIC;
        numReps_c142_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c142_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c142_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c142_full_n : IN STD_LOGIC;
        numReps_c142_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        totalIters_10_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        totalIters_10_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        totalIters_10_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        totalIters_10_loc_empty_n : IN STD_LOGIC;
        totalIters_10_loc_read : OUT STD_LOGIC;
        wa_in_2_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        wa_in_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_2_full_n : IN STD_LOGIC;
        wa_in_2_write : OUT STD_LOGIC;
        inter8_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        inter8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        inter8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        inter8_empty_n : IN STD_LOGIC;
        inter8_read : OUT STD_LOGIC;
        totalIters_10_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        totalIters_10_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_10_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_10_loc_c_full_n : IN STD_LOGIC;
        totalIters_10_loc_c_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_2_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        wa_in_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_2_empty_n : IN STD_LOGIC;
        wa_in_2_read : OUT STD_LOGIC;
        wa_out_m_buffer_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        wa_out_m_buffer_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_2_full_n : IN STD_LOGIC;
        wa_out_m_buffer_2_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c141_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c141_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c141_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c141_full_n : IN STD_LOGIC;
        numReps_c141_write : OUT STD_LOGIC;
        weights6_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weights6_ce0 : OUT STD_LOGIC;
        weights6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        threshs6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshs6_ce0 : OUT STD_LOGIC;
        threshs6_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        wa_out_m_buffer_2_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        wa_out_m_buffer_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_2_empty_n : IN STD_LOGIC;
        wa_out_m_buffer_2_read : OUT STD_LOGIC;
        inter9_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter9_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter9_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter9_full_n : IN STD_LOGIC;
        inter9_write : OUT STD_LOGIC;
        totalIters_16_loc_c138_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        totalIters_16_loc_c138_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_c138_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_c138_full_n : IN STD_LOGIC;
        totalIters_16_loc_c138_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        totalIters_10_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        totalIters_10_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_10_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_10_loc_empty_n : IN STD_LOGIC;
        totalIters_10_loc_read : OUT STD_LOGIC;
        wa_in_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        wa_in_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_1_full_n : IN STD_LOGIC;
        wa_in_1_write : OUT STD_LOGIC;
        inter9_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inter9_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        inter9_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        inter9_empty_n : IN STD_LOGIC;
        inter9_read : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        wa_in_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        wa_in_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_1_empty_n : IN STD_LOGIC;
        wa_in_1_read : OUT STD_LOGIC;
        wa_out_m_buffer_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        wa_out_m_buffer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_full_n : IN STD_LOGIC;
        wa_out_m_buffer_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c140_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c140_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c140_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c140_full_n : IN STD_LOGIC;
        numReps_c140_write : OUT STD_LOGIC;
        weights7_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weights7_ce0 : OUT STD_LOGIC;
        weights7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshs7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshs7_ce0 : OUT STD_LOGIC;
        threshs7_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        totalIters_16_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        totalIters_16_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_empty_n : IN STD_LOGIC;
        totalIters_16_loc_read : OUT STD_LOGIC;
        wa_out_m_buffer_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        wa_out_m_buffer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_out_m_buffer_empty_n : IN STD_LOGIC;
        wa_out_m_buffer_read : OUT STD_LOGIC;
        inter10_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter10_full_n : IN STD_LOGIC;
        inter10_write : OUT STD_LOGIC;
        totalIters_16_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        totalIters_16_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_c_full_n : IN STD_LOGIC;
        totalIters_16_loc_c_write : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        totalIters_16_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        totalIters_16_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        totalIters_16_loc_empty_n : IN STD_LOGIC;
        totalIters_16_loc_read : OUT STD_LOGIC;
        wa_in_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        wa_in_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_full_n : IN STD_LOGIC;
        wa_in_write : OUT STD_LOGIC;
        inter10_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inter10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inter10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inter10_empty_n : IN STD_LOGIC;
        inter10_read : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_Matrix_Vector_Activate_Batch_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wa_in_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        wa_in_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        wa_in_empty_n : IN STD_LOGIC;
        wa_in_read : OUT STD_LOGIC;
        memOutStrm_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        memOutStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm_full_n : IN STD_LOGIC;
        memOutStrm_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_c_full_n : IN STD_LOGIC;
        numReps_c_write : OUT STD_LOGIC;
        p_ZL8weights8_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        p_ZL8weights8_0_ce0 : OUT STD_LOGIC;
        p_ZL8weights8_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8weights8_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        p_ZL8weights8_1_ce0 : OUT STD_LOGIC;
        p_ZL8weights8_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8weights8_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        p_ZL8weights8_2_ce0 : OUT STD_LOGIC;
        p_ZL8weights8_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZL8weights8_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        p_ZL8weights8_3_ce0 : OUT STD_LOGIC;
        p_ZL8weights8_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component BlackBoxJam_Stream2Mem_Batch_64u_128u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        memOutStrm34_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        memOutStrm34_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm34_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm34_empty_n : IN STD_LOGIC;
        memOutStrm34_read : OUT STD_LOGIC;
        m_axi_hostmem_AWVALID : OUT STD_LOGIC;
        m_axi_hostmem_AWREADY : IN STD_LOGIC;
        m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WVALID : OUT STD_LOGIC;
        m_axi_hostmem_WREADY : IN STD_LOGIC;
        m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_hostmem_WLAST : OUT STD_LOGIC;
        m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARVALID : OUT STD_LOGIC;
        m_axi_hostmem_ARREADY : IN STD_LOGIC;
        m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RVALID : IN STD_LOGIC;
        m_axi_hostmem_RREADY : OUT STD_LOGIC;
        m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_RLAST : IN STD_LOGIC;
        m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BVALID : IN STD_LOGIC;
        m_axi_hostmem_BREADY : OUT STD_LOGIC;
        m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        out_r_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        out_r_empty_n : IN STD_LOGIC;
        out_r_read : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w64_d38_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w192_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (191 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (191 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w24_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w24_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w30_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (29 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (29 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w30_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (29 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (29 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w64_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w30_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (29 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (29 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d15_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w28_d14_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (27 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (27 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w128_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d25_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d31_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d9_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d21_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w27_d18_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (26 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (26 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w128_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w128_d81_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w24_d23_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w4_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w256_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w32_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component BlackBoxJam_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => start_for_Stream2Mem_Batch_64u_128u_U0_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        out_r => out_r,
        out_c_din => entry_proc_U0_out_c_din,
        out_c_num_data_valid => out_c_num_data_valid,
        out_c_fifo_cap => out_c_fifo_cap,
        out_c_full_n => out_c_full_n,
        out_c_write => entry_proc_U0_out_c_write);

    Mem2Stream_Batch_64u_3072u_U0 : component BlackBoxJam_Mem2Stream_Batch_64u_3072u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mem2Stream_Batch_64u_3072u_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_full_n,
        ap_done => Mem2Stream_Batch_64u_3072u_U0_ap_done,
        ap_continue => Mem2Stream_Batch_64u_3072u_U0_ap_continue,
        ap_idle => Mem2Stream_Batch_64u_3072u_U0_ap_idle,
        ap_ready => Mem2Stream_Batch_64u_3072u_U0_ap_ready,
        start_out => Mem2Stream_Batch_64u_3072u_U0_start_out,
        start_write => Mem2Stream_Batch_64u_3072u_U0_start_write,
        m_axi_hostmem_AWVALID => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY => ap_const_logic_0,
        m_axi_hostmem_AWADDR => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY => ap_const_logic_0,
        m_axi_hostmem_WDATA => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WLAST,
        m_axi_hostmem_WID => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WID,
        m_axi_hostmem_WUSER => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY => m_axi_hostmem_ARREADY,
        m_axi_hostmem_ARADDR => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID => m_axi_hostmem_RVALID,
        m_axi_hostmem_RREADY => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA => m_axi_hostmem_RDATA,
        m_axi_hostmem_RLAST => m_axi_hostmem_RLAST,
        m_axi_hostmem_RID => m_axi_hostmem_RID,
        m_axi_hostmem_RFIFONUM => m_axi_hostmem_RFIFONUM,
        m_axi_hostmem_RUSER => m_axi_hostmem_RUSER,
        m_axi_hostmem_RRESP => m_axi_hostmem_RRESP,
        m_axi_hostmem_BVALID => ap_const_logic_0,
        m_axi_hostmem_BREADY => Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP => ap_const_lv2_0,
        m_axi_hostmem_BID => ap_const_lv1_0,
        m_axi_hostmem_BUSER => ap_const_lv1_0,
        in_r => in_r,
        inter0_din => Mem2Stream_Batch_64u_3072u_U0_inter0_din,
        inter0_num_data_valid => inter0_num_data_valid,
        inter0_fifo_cap => inter0_fifo_cap,
        inter0_full_n => inter0_full_n,
        inter0_write => Mem2Stream_Batch_64u_3072u_U0_inter0_write,
        numReps => numReps,
        numReps_c160_din => Mem2Stream_Batch_64u_3072u_U0_numReps_c160_din,
        numReps_c160_num_data_valid => numReps_c160_num_data_valid,
        numReps_c160_fifo_cap => numReps_c160_fifo_cap,
        numReps_c160_full_n => numReps_c160_full_n,
        numReps_c160_write => Mem2Stream_Batch_64u_3072u_U0_numReps_c160_write);

    StreamingDataWidthConverter_Batch_64u_192u_384u_U0 : component BlackBoxJam_StreamingDataWidthConverter_Batch_64u_192u_384u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_full_n,
        ap_done => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_done,
        ap_continue => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_continue,
        ap_idle => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_idle,
        ap_ready => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_ready,
        start_out => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_start_out,
        start_write => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_start_write,
        inter0_dout => inter0_dout,
        inter0_num_data_valid => inter0_num_data_valid,
        inter0_fifo_cap => inter0_fifo_cap,
        inter0_empty_n => inter0_empty_n,
        inter0_read => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_read,
        inter0_1_din => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_1_din,
        inter0_1_num_data_valid => inter0_1_num_data_valid,
        inter0_1_fifo_cap => inter0_1_fifo_cap,
        inter0_1_full_n => inter0_1_full_n,
        inter0_1_write => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_1_write,
        numReps_dout => numReps_c160_dout,
        numReps_num_data_valid => numReps_c160_num_data_valid,
        numReps_fifo_cap => numReps_c160_fifo_cap,
        numReps_empty_n => numReps_c160_empty_n,
        numReps_read => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_read,
        numReps_c159_din => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_c159_din,
        numReps_c159_num_data_valid => numReps_c159_num_data_valid,
        numReps_c159_fifo_cap => numReps_c159_fifo_cap,
        numReps_c159_full_n => numReps_c159_full_n,
        numReps_c159_write => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_c159_write);

    StreamingDataWidthConverter_Batch_192u_24u_128u_U0 : component BlackBoxJam_StreamingDataWidthConverter_Batch_192u_24u_128u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_full_n,
        ap_done => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_done,
        ap_continue => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_continue,
        ap_idle => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_idle,
        ap_ready => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_ready,
        start_out => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_start_out,
        start_write => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_start_write,
        inter0_1_dout => inter0_1_dout,
        inter0_1_num_data_valid => inter0_1_num_data_valid,
        inter0_1_fifo_cap => inter0_1_fifo_cap,
        inter0_1_empty_n => inter0_1_empty_n,
        inter0_1_read => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_1_read,
        inter0_2_din => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_2_din,
        inter0_2_num_data_valid => inter0_2_num_data_valid,
        inter0_2_fifo_cap => inter0_2_fifo_cap,
        inter0_2_full_n => inter0_2_full_n,
        inter0_2_write => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_2_write,
        numReps_dout => numReps_c159_dout,
        numReps_num_data_valid => numReps_c159_num_data_valid,
        numReps_fifo_cap => numReps_c159_fifo_cap,
        numReps_empty_n => numReps_c159_empty_n,
        numReps_read => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_read,
        numReps_c158_din => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_c158_din,
        numReps_c158_num_data_valid => numReps_c158_num_data_valid,
        numReps_c158_fifo_cap => numReps_c158_fifo_cap,
        numReps_c158_full_n => numReps_c158_full_n,
        numReps_c158_write => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_c158_write);

    ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 : component BlackBoxJam_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_start,
        ap_done => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_ready,
        inter0_233_dout => inter0_2_dout,
        inter0_233_num_data_valid => inter0_2_num_data_valid,
        inter0_233_fifo_cap => inter0_2_fifo_cap,
        inter0_233_empty_n => inter0_2_empty_n,
        inter0_233_read => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_inter0_233_read,
        convInp_i_din => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_convInp_i_din,
        convInp_i_num_data_valid => convInp_5_num_data_valid,
        convInp_i_fifo_cap => convInp_5_fifo_cap,
        convInp_i_full_n => convInp_5_full_n,
        convInp_i_write => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_convInp_i_write,
        numReps_dout => numReps_c158_dout,
        numReps_num_data_valid => numReps_c158_num_data_valid,
        numReps_fifo_cap => numReps_c158_fifo_cap,
        numReps_empty_n => numReps_c158_empty_n,
        numReps_read => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_read,
        numReps_c157_din => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_c157_din,
        numReps_c157_num_data_valid => numReps_c157_num_data_valid,
        numReps_c157_fifo_cap => numReps_c157_fifo_cap,
        numReps_c157_full_n => numReps_c157_full_n,
        numReps_c157_write => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_c157_write);

    DoCompute_Block_entry5993_proc_U0 : component BlackBoxJam_DoCompute_Block_entry5993_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_entry5993_proc_U0_ap_start,
        ap_done => DoCompute_Block_entry5993_proc_U0_ap_done,
        ap_continue => DoCompute_Block_entry5993_proc_U0_ap_continue,
        ap_idle => DoCompute_Block_entry5993_proc_U0_ap_idle,
        ap_ready => DoCompute_Block_entry5993_proc_U0_ap_ready,
        numReps => DoCompute_Block_entry5993_proc_U0_numReps,
        ap_return_0 => DoCompute_Block_entry5993_proc_U0_ap_return_0,
        ap_return_1 => DoCompute_Block_entry5993_proc_U0_ap_return_1);

    Matrix_Vector_Activate_Batch_4_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_4_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_full_n,
        ap_done => Matrix_Vector_Activate_Batch_4_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_4_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_4_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_4_U0_ap_ready,
        start_out => Matrix_Vector_Activate_Batch_4_U0_start_out,
        start_write => Matrix_Vector_Activate_Batch_4_U0_start_write,
        convInp_5_dout => convInp_5_dout,
        convInp_5_num_data_valid => convInp_5_num_data_valid,
        convInp_5_fifo_cap => convInp_5_fifo_cap,
        convInp_5_empty_n => convInp_5_empty_n,
        convInp_5_read => Matrix_Vector_Activate_Batch_4_U0_convInp_5_read,
        mvOut_m_buffer_10_din => Matrix_Vector_Activate_Batch_4_U0_mvOut_m_buffer_10_din,
        mvOut_m_buffer_10_num_data_valid => mvOut_m_buffer_5_num_data_valid,
        mvOut_m_buffer_10_fifo_cap => mvOut_m_buffer_5_fifo_cap,
        mvOut_m_buffer_10_full_n => mvOut_m_buffer_5_full_n,
        mvOut_m_buffer_10_write => Matrix_Vector_Activate_Batch_4_U0_mvOut_m_buffer_10_write,
        p_read => mul_ln121_cast_loc_channel_dout,
        p_ZL8weights0_0_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_0_address0,
        p_ZL8weights0_0_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_0_ce0,
        p_ZL8weights0_0_q0 => p_ZL8weights0_0_q0,
        p_ZL8weights0_1_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_1_address0,
        p_ZL8weights0_1_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_1_ce0,
        p_ZL8weights0_1_q0 => p_ZL8weights0_1_q0,
        p_ZL8weights0_2_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_2_address0,
        p_ZL8weights0_2_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_2_ce0,
        p_ZL8weights0_2_q0 => p_ZL8weights0_2_q0,
        p_ZL8weights0_3_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_3_address0,
        p_ZL8weights0_3_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_3_ce0,
        p_ZL8weights0_3_q0 => p_ZL8weights0_3_q0,
        p_ZL8weights0_4_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_4_address0,
        p_ZL8weights0_4_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_4_ce0,
        p_ZL8weights0_4_q0 => p_ZL8weights0_4_q0,
        p_ZL8weights0_5_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_5_address0,
        p_ZL8weights0_5_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_5_ce0,
        p_ZL8weights0_5_q0 => p_ZL8weights0_5_q0,
        p_ZL8weights0_6_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_6_address0,
        p_ZL8weights0_6_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_6_ce0,
        p_ZL8weights0_6_q0 => p_ZL8weights0_6_q0,
        p_ZL8weights0_7_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_7_address0,
        p_ZL8weights0_7_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_7_ce0,
        p_ZL8weights0_7_q0 => p_ZL8weights0_7_q0,
        p_ZL8weights0_8_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_8_address0,
        p_ZL8weights0_8_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_8_ce0,
        p_ZL8weights0_8_q0 => p_ZL8weights0_8_q0,
        p_ZL8weights0_9_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_9_address0,
        p_ZL8weights0_9_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_9_ce0,
        p_ZL8weights0_9_q0 => p_ZL8weights0_9_q0,
        p_ZL8weights0_10_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_10_address0,
        p_ZL8weights0_10_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_10_ce0,
        p_ZL8weights0_10_q0 => p_ZL8weights0_10_q0,
        p_ZL8weights0_11_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_11_address0,
        p_ZL8weights0_11_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_11_ce0,
        p_ZL8weights0_11_q0 => p_ZL8weights0_11_q0,
        p_ZL8weights0_12_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_12_address0,
        p_ZL8weights0_12_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_12_ce0,
        p_ZL8weights0_12_q0 => p_ZL8weights0_12_q0,
        p_ZL8weights0_13_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_13_address0,
        p_ZL8weights0_13_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_13_ce0,
        p_ZL8weights0_13_q0 => p_ZL8weights0_13_q0,
        p_ZL8weights0_14_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_14_address0,
        p_ZL8weights0_14_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_14_ce0,
        p_ZL8weights0_14_q0 => p_ZL8weights0_14_q0,
        p_ZL8weights0_15_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_15_address0,
        p_ZL8weights0_15_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_15_ce0,
        p_ZL8weights0_15_q0 => p_ZL8weights0_15_q0,
        p_ZL8threshs0_0_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_0_address0,
        p_ZL8threshs0_0_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_0_ce0,
        p_ZL8threshs0_0_q0 => p_ZL8threshs0_0_q0,
        p_ZL8threshs0_1_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_1_address0,
        p_ZL8threshs0_1_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_1_ce0,
        p_ZL8threshs0_1_q0 => p_ZL8threshs0_1_q0,
        p_ZL8threshs0_2_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_2_address0,
        p_ZL8threshs0_2_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_2_ce0,
        p_ZL8threshs0_2_q0 => p_ZL8threshs0_2_q0,
        p_ZL8threshs0_3_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_3_address0,
        p_ZL8threshs0_3_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_3_ce0,
        p_ZL8threshs0_3_q0 => p_ZL8threshs0_3_q0,
        p_ZL8threshs0_4_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_4_address0,
        p_ZL8threshs0_4_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_4_ce0,
        p_ZL8threshs0_4_q0 => p_ZL8threshs0_4_q0,
        p_ZL8threshs0_5_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_5_address0,
        p_ZL8threshs0_5_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_5_ce0,
        p_ZL8threshs0_5_q0 => p_ZL8threshs0_5_q0,
        p_ZL8threshs0_6_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_6_address0,
        p_ZL8threshs0_6_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_6_ce0,
        p_ZL8threshs0_6_q0 => p_ZL8threshs0_6_q0,
        p_ZL8threshs0_7_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_7_address0,
        p_ZL8threshs0_7_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_7_ce0,
        p_ZL8threshs0_7_q0 => p_ZL8threshs0_7_q0,
        p_ZL8threshs0_8_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_8_address0,
        p_ZL8threshs0_8_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_8_ce0,
        p_ZL8threshs0_8_q0 => p_ZL8threshs0_8_q0,
        p_ZL8threshs0_9_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_9_address0,
        p_ZL8threshs0_9_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_9_ce0,
        p_ZL8threshs0_9_q0 => p_ZL8threshs0_9_q0,
        p_ZL8threshs0_10_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_10_address0,
        p_ZL8threshs0_10_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_10_ce0,
        p_ZL8threshs0_10_q0 => p_ZL8threshs0_10_q0,
        p_ZL8threshs0_11_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_11_address0,
        p_ZL8threshs0_11_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_11_ce0,
        p_ZL8threshs0_11_q0 => p_ZL8threshs0_11_q0,
        p_ZL8threshs0_12_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_12_address0,
        p_ZL8threshs0_12_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_12_ce0,
        p_ZL8threshs0_12_q0 => p_ZL8threshs0_12_q0,
        p_ZL8threshs0_13_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_13_address0,
        p_ZL8threshs0_13_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_13_ce0,
        p_ZL8threshs0_13_q0 => p_ZL8threshs0_13_q0,
        p_ZL8threshs0_14_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_14_address0,
        p_ZL8threshs0_14_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_14_ce0,
        p_ZL8threshs0_14_q0 => p_ZL8threshs0_14_q0,
        p_ZL8threshs0_15_address0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_15_address0,
        p_ZL8threshs0_15_ce0 => Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_15_ce0,
        p_ZL8threshs0_15_q0 => p_ZL8threshs0_15_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_start_write,
        numReps_dout => numReps_c157_dout,
        numReps_num_data_valid => numReps_c157_num_data_valid,
        numReps_fifo_cap => numReps_c157_fifo_cap,
        numReps_empty_n => numReps_c157_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_read,
        mvOut_m_buffer_10_dout => mvOut_m_buffer_5_dout,
        mvOut_m_buffer_10_num_data_valid => mvOut_m_buffer_5_num_data_valid,
        mvOut_m_buffer_10_fifo_cap => mvOut_m_buffer_5_fifo_cap,
        mvOut_m_buffer_10_empty_n => mvOut_m_buffer_5_empty_n,
        mvOut_m_buffer_10_read => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_mvOut_m_buffer_10_read,
        inter1_din => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_inter1_din,
        inter1_num_data_valid => inter1_num_data_valid,
        inter1_fifo_cap => inter1_fifo_cap,
        inter1_full_n => inter1_full_n,
        inter1_write => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_inter1_write,
        numReps_c156_din => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_c156_din,
        numReps_c156_num_data_valid => numReps_c156_num_data_valid,
        numReps_c156_fifo_cap => numReps_c156_fifo_cap,
        numReps_c156_full_n => numReps_c156_full_n,
        numReps_c156_write => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_c156_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_start_write,
        numReps_dout => numReps_c156_dout,
        numReps_num_data_valid => numReps_c156_num_data_valid,
        numReps_fifo_cap => numReps_c156_fifo_cap,
        numReps_empty_n => numReps_c156_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_read,
        wa_in_12_din => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_wa_in_12_din,
        wa_in_12_num_data_valid => wa_in_7_num_data_valid,
        wa_in_12_fifo_cap => wa_in_7_fifo_cap,
        wa_in_12_full_n => wa_in_7_full_n,
        wa_in_12_write => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_wa_in_12_write,
        inter1_dout => inter1_dout,
        inter1_num_data_valid => inter1_num_data_valid,
        inter1_fifo_cap => inter1_fifo_cap,
        inter1_empty_n => inter1_empty_n,
        inter1_read => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_inter1_read,
        numReps_c155_din => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_c155_din,
        numReps_c155_num_data_valid => numReps_c155_num_data_valid,
        numReps_c155_fifo_cap => numReps_c155_fifo_cap,
        numReps_c155_full_n => numReps_c155_full_n,
        numReps_c155_write => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_c155_write);

    ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 : component BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_start,
        ap_done => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_ready,
        wa_in_i126_dout => wa_in_7_dout,
        wa_in_i126_num_data_valid => wa_in_7_num_data_valid,
        wa_in_i126_fifo_cap => wa_in_7_fifo_cap,
        wa_in_i126_empty_n => wa_in_7_empty_n,
        wa_in_i126_read => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_wa_in_i126_read,
        convInp_i3_din => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_convInp_i3_din,
        convInp_i3_num_data_valid => convInp_4_num_data_valid,
        convInp_i3_fifo_cap => convInp_4_fifo_cap,
        convInp_i3_full_n => convInp_4_full_n,
        convInp_i3_write => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_convInp_i3_write,
        numReps_dout => numReps_c155_dout,
        numReps_num_data_valid => numReps_c155_num_data_valid,
        numReps_fifo_cap => numReps_c155_fifo_cap,
        numReps_empty_n => numReps_c155_empty_n,
        numReps_read => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_read,
        numReps_c154_din => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_c154_din,
        numReps_c154_num_data_valid => numReps_c154_num_data_valid,
        numReps_c154_fifo_cap => numReps_c154_fifo_cap,
        numReps_c154_full_n => numReps_c154_full_n,
        numReps_c154_write => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_c154_write);

    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 : component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_start,
        ap_done => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_done,
        ap_continue => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_continue,
        ap_idle => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_idle,
        ap_ready => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_ready,
        p_read => p_loc_channel_dout,
        ap_return => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_return);

    Matrix_Vector_Activate_Batch_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_full_n,
        ap_done => Matrix_Vector_Activate_Batch_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_U0_ap_ready,
        start_out => Matrix_Vector_Activate_Batch_U0_start_out,
        start_write => Matrix_Vector_Activate_Batch_U0_start_write,
        convInp_4_dout => convInp_4_dout,
        convInp_4_num_data_valid => convInp_4_num_data_valid,
        convInp_4_fifo_cap => convInp_4_fifo_cap,
        convInp_4_empty_n => convInp_4_empty_n,
        convInp_4_read => Matrix_Vector_Activate_Batch_U0_convInp_4_read,
        mvOut_m_buffer_9_din => Matrix_Vector_Activate_Batch_U0_mvOut_m_buffer_9_din,
        mvOut_m_buffer_9_num_data_valid => mvOut_m_buffer_4_num_data_valid,
        mvOut_m_buffer_9_fifo_cap => mvOut_m_buffer_4_fifo_cap,
        mvOut_m_buffer_9_full_n => mvOut_m_buffer_4_full_n,
        mvOut_m_buffer_9_write => Matrix_Vector_Activate_Batch_U0_mvOut_m_buffer_9_write,
        p_read => mul_ln121_1_cast_loc_channel_dout,
        p_ZL8weights1_0_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_0_address0,
        p_ZL8weights1_0_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_0_ce0,
        p_ZL8weights1_0_q0 => p_ZL8weights1_0_q0,
        p_ZL8weights1_1_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_1_address0,
        p_ZL8weights1_1_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_1_ce0,
        p_ZL8weights1_1_q0 => p_ZL8weights1_1_q0,
        p_ZL8weights1_2_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_2_address0,
        p_ZL8weights1_2_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_2_ce0,
        p_ZL8weights1_2_q0 => p_ZL8weights1_2_q0,
        p_ZL8weights1_3_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_3_address0,
        p_ZL8weights1_3_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_3_ce0,
        p_ZL8weights1_3_q0 => p_ZL8weights1_3_q0,
        p_ZL8weights1_4_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_4_address0,
        p_ZL8weights1_4_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_4_ce0,
        p_ZL8weights1_4_q0 => p_ZL8weights1_4_q0,
        p_ZL8weights1_5_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_5_address0,
        p_ZL8weights1_5_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_5_ce0,
        p_ZL8weights1_5_q0 => p_ZL8weights1_5_q0,
        p_ZL8weights1_6_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_6_address0,
        p_ZL8weights1_6_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_6_ce0,
        p_ZL8weights1_6_q0 => p_ZL8weights1_6_q0,
        p_ZL8weights1_7_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_7_address0,
        p_ZL8weights1_7_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_7_ce0,
        p_ZL8weights1_7_q0 => p_ZL8weights1_7_q0,
        p_ZL8weights1_8_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_8_address0,
        p_ZL8weights1_8_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_8_ce0,
        p_ZL8weights1_8_q0 => p_ZL8weights1_8_q0,
        p_ZL8weights1_9_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_9_address0,
        p_ZL8weights1_9_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_9_ce0,
        p_ZL8weights1_9_q0 => p_ZL8weights1_9_q0,
        p_ZL8weights1_10_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_10_address0,
        p_ZL8weights1_10_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_10_ce0,
        p_ZL8weights1_10_q0 => p_ZL8weights1_10_q0,
        p_ZL8weights1_11_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_11_address0,
        p_ZL8weights1_11_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_11_ce0,
        p_ZL8weights1_11_q0 => p_ZL8weights1_11_q0,
        p_ZL8weights1_12_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_12_address0,
        p_ZL8weights1_12_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_12_ce0,
        p_ZL8weights1_12_q0 => p_ZL8weights1_12_q0,
        p_ZL8weights1_13_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_13_address0,
        p_ZL8weights1_13_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_13_ce0,
        p_ZL8weights1_13_q0 => p_ZL8weights1_13_q0,
        p_ZL8weights1_14_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_14_address0,
        p_ZL8weights1_14_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_14_ce0,
        p_ZL8weights1_14_q0 => p_ZL8weights1_14_q0,
        p_ZL8weights1_15_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_15_address0,
        p_ZL8weights1_15_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_15_ce0,
        p_ZL8weights1_15_q0 => p_ZL8weights1_15_q0,
        p_ZL8weights1_16_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_16_address0,
        p_ZL8weights1_16_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_16_ce0,
        p_ZL8weights1_16_q0 => p_ZL8weights1_16_q0,
        p_ZL8weights1_17_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_17_address0,
        p_ZL8weights1_17_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_17_ce0,
        p_ZL8weights1_17_q0 => p_ZL8weights1_17_q0,
        p_ZL8weights1_18_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_18_address0,
        p_ZL8weights1_18_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_18_ce0,
        p_ZL8weights1_18_q0 => p_ZL8weights1_18_q0,
        p_ZL8weights1_19_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_19_address0,
        p_ZL8weights1_19_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_19_ce0,
        p_ZL8weights1_19_q0 => p_ZL8weights1_19_q0,
        p_ZL8weights1_20_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_20_address0,
        p_ZL8weights1_20_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_20_ce0,
        p_ZL8weights1_20_q0 => p_ZL8weights1_20_q0,
        p_ZL8weights1_21_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_21_address0,
        p_ZL8weights1_21_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_21_ce0,
        p_ZL8weights1_21_q0 => p_ZL8weights1_21_q0,
        p_ZL8weights1_22_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_22_address0,
        p_ZL8weights1_22_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_22_ce0,
        p_ZL8weights1_22_q0 => p_ZL8weights1_22_q0,
        p_ZL8weights1_23_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_23_address0,
        p_ZL8weights1_23_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_23_ce0,
        p_ZL8weights1_23_q0 => p_ZL8weights1_23_q0,
        p_ZL8weights1_24_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_24_address0,
        p_ZL8weights1_24_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_24_ce0,
        p_ZL8weights1_24_q0 => p_ZL8weights1_24_q0,
        p_ZL8weights1_25_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_25_address0,
        p_ZL8weights1_25_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_25_ce0,
        p_ZL8weights1_25_q0 => p_ZL8weights1_25_q0,
        p_ZL8weights1_26_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_26_address0,
        p_ZL8weights1_26_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_26_ce0,
        p_ZL8weights1_26_q0 => p_ZL8weights1_26_q0,
        p_ZL8weights1_27_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_27_address0,
        p_ZL8weights1_27_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_27_ce0,
        p_ZL8weights1_27_q0 => p_ZL8weights1_27_q0,
        p_ZL8weights1_28_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_28_address0,
        p_ZL8weights1_28_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_28_ce0,
        p_ZL8weights1_28_q0 => p_ZL8weights1_28_q0,
        p_ZL8weights1_29_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_29_address0,
        p_ZL8weights1_29_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_29_ce0,
        p_ZL8weights1_29_q0 => p_ZL8weights1_29_q0,
        p_ZL8weights1_30_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_30_address0,
        p_ZL8weights1_30_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_30_ce0,
        p_ZL8weights1_30_q0 => p_ZL8weights1_30_q0,
        p_ZL8weights1_31_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_31_address0,
        p_ZL8weights1_31_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_31_ce0,
        p_ZL8weights1_31_q0 => p_ZL8weights1_31_q0,
        p_ZL8threshs1_0_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_0_address0,
        p_ZL8threshs1_0_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_0_ce0,
        p_ZL8threshs1_0_q0 => p_ZL8threshs1_0_q0,
        p_ZL8threshs1_1_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_1_address0,
        p_ZL8threshs1_1_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_1_ce0,
        p_ZL8threshs1_1_q0 => p_ZL8threshs1_1_q0,
        p_ZL8threshs1_2_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_2_address0,
        p_ZL8threshs1_2_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_2_ce0,
        p_ZL8threshs1_2_q0 => p_ZL8threshs1_2_q0,
        p_ZL8threshs1_3_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_3_address0,
        p_ZL8threshs1_3_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_3_ce0,
        p_ZL8threshs1_3_q0 => p_ZL8threshs1_3_q0,
        p_ZL8threshs1_4_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_4_address0,
        p_ZL8threshs1_4_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_4_ce0,
        p_ZL8threshs1_4_q0 => p_ZL8threshs1_4_q0,
        p_ZL8threshs1_5_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_5_address0,
        p_ZL8threshs1_5_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_5_ce0,
        p_ZL8threshs1_5_q0 => p_ZL8threshs1_5_q0,
        p_ZL8threshs1_6_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_6_address0,
        p_ZL8threshs1_6_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_6_ce0,
        p_ZL8threshs1_6_q0 => p_ZL8threshs1_6_q0,
        p_ZL8threshs1_7_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_7_address0,
        p_ZL8threshs1_7_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_7_ce0,
        p_ZL8threshs1_7_q0 => p_ZL8threshs1_7_q0,
        p_ZL8threshs1_8_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_8_address0,
        p_ZL8threshs1_8_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_8_ce0,
        p_ZL8threshs1_8_q0 => p_ZL8threshs1_8_q0,
        p_ZL8threshs1_9_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_9_address0,
        p_ZL8threshs1_9_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_9_ce0,
        p_ZL8threshs1_9_q0 => p_ZL8threshs1_9_q0,
        p_ZL8threshs1_10_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_10_address0,
        p_ZL8threshs1_10_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_10_ce0,
        p_ZL8threshs1_10_q0 => p_ZL8threshs1_10_q0,
        p_ZL8threshs1_11_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_11_address0,
        p_ZL8threshs1_11_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_11_ce0,
        p_ZL8threshs1_11_q0 => p_ZL8threshs1_11_q0,
        p_ZL8threshs1_12_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_12_address0,
        p_ZL8threshs1_12_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_12_ce0,
        p_ZL8threshs1_12_q0 => p_ZL8threshs1_12_q0,
        p_ZL8threshs1_13_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_13_address0,
        p_ZL8threshs1_13_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_13_ce0,
        p_ZL8threshs1_13_q0 => p_ZL8threshs1_13_q0,
        p_ZL8threshs1_14_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_14_address0,
        p_ZL8threshs1_14_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_14_ce0,
        p_ZL8threshs1_14_q0 => p_ZL8threshs1_14_q0,
        p_ZL8threshs1_15_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_15_address0,
        p_ZL8threshs1_15_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_15_ce0,
        p_ZL8threshs1_15_q0 => p_ZL8threshs1_15_q0,
        p_ZL8threshs1_16_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_16_address0,
        p_ZL8threshs1_16_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_16_ce0,
        p_ZL8threshs1_16_q0 => p_ZL8threshs1_16_q0,
        p_ZL8threshs1_17_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_17_address0,
        p_ZL8threshs1_17_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_17_ce0,
        p_ZL8threshs1_17_q0 => p_ZL8threshs1_17_q0,
        p_ZL8threshs1_18_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_18_address0,
        p_ZL8threshs1_18_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_18_ce0,
        p_ZL8threshs1_18_q0 => p_ZL8threshs1_18_q0,
        p_ZL8threshs1_19_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_19_address0,
        p_ZL8threshs1_19_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_19_ce0,
        p_ZL8threshs1_19_q0 => p_ZL8threshs1_19_q0,
        p_ZL8threshs1_20_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_20_address0,
        p_ZL8threshs1_20_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_20_ce0,
        p_ZL8threshs1_20_q0 => p_ZL8threshs1_20_q0,
        p_ZL8threshs1_21_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_21_address0,
        p_ZL8threshs1_21_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_21_ce0,
        p_ZL8threshs1_21_q0 => p_ZL8threshs1_21_q0,
        p_ZL8threshs1_22_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_22_address0,
        p_ZL8threshs1_22_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_22_ce0,
        p_ZL8threshs1_22_q0 => p_ZL8threshs1_22_q0,
        p_ZL8threshs1_23_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_23_address0,
        p_ZL8threshs1_23_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_23_ce0,
        p_ZL8threshs1_23_q0 => p_ZL8threshs1_23_q0,
        p_ZL8threshs1_24_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_24_address0,
        p_ZL8threshs1_24_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_24_ce0,
        p_ZL8threshs1_24_q0 => p_ZL8threshs1_24_q0,
        p_ZL8threshs1_25_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_25_address0,
        p_ZL8threshs1_25_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_25_ce0,
        p_ZL8threshs1_25_q0 => p_ZL8threshs1_25_q0,
        p_ZL8threshs1_26_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_26_address0,
        p_ZL8threshs1_26_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_26_ce0,
        p_ZL8threshs1_26_q0 => p_ZL8threshs1_26_q0,
        p_ZL8threshs1_27_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_27_address0,
        p_ZL8threshs1_27_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_27_ce0,
        p_ZL8threshs1_27_q0 => p_ZL8threshs1_27_q0,
        p_ZL8threshs1_28_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_28_address0,
        p_ZL8threshs1_28_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_28_ce0,
        p_ZL8threshs1_28_q0 => p_ZL8threshs1_28_q0,
        p_ZL8threshs1_29_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_29_address0,
        p_ZL8threshs1_29_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_29_ce0,
        p_ZL8threshs1_29_q0 => p_ZL8threshs1_29_q0,
        p_ZL8threshs1_30_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_30_address0,
        p_ZL8threshs1_30_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_30_ce0,
        p_ZL8threshs1_30_q0 => p_ZL8threshs1_30_q0,
        p_ZL8threshs1_31_address0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_31_address0,
        p_ZL8threshs1_31_ce0 => Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_31_ce0,
        p_ZL8threshs1_31_q0 => p_ZL8threshs1_31_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc228
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_start,
        start_full_n => start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_start_write,
        numReps_dout => numReps_c154_dout,
        numReps_num_data_valid => numReps_c154_num_data_valid,
        numReps_fifo_cap => numReps_c154_fifo_cap,
        numReps_empty_n => numReps_c154_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_read,
        mvOut_m_buffer_9_dout => mvOut_m_buffer_4_dout,
        mvOut_m_buffer_9_num_data_valid => mvOut_m_buffer_4_num_data_valid,
        mvOut_m_buffer_9_fifo_cap => mvOut_m_buffer_4_fifo_cap,
        mvOut_m_buffer_9_empty_n => mvOut_m_buffer_4_empty_n,
        mvOut_m_buffer_9_read => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_mvOut_m_buffer_9_read,
        inter2_din => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_inter2_din,
        inter2_num_data_valid => inter2_num_data_valid,
        inter2_fifo_cap => inter2_fifo_cap,
        inter2_full_n => inter2_full_n,
        inter2_write => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_inter2_write,
        numReps_c153_din => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_c153_din,
        numReps_c153_num_data_valid => numReps_c153_num_data_valid,
        numReps_c153_fifo_cap => numReps_c153_fifo_cap,
        numReps_c153_full_n => numReps_c153_full_n,
        numReps_c153_write => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_c153_write);

    StreamingMaxPool_Batch_28u_2u_64u_U0 : component BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMaxPool_Batch_28u_2u_64u_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_full_n,
        ap_done => StreamingMaxPool_Batch_28u_2u_64u_U0_ap_done,
        ap_continue => StreamingMaxPool_Batch_28u_2u_64u_U0_ap_continue,
        ap_idle => StreamingMaxPool_Batch_28u_2u_64u_U0_ap_idle,
        ap_ready => StreamingMaxPool_Batch_28u_2u_64u_U0_ap_ready,
        start_out => StreamingMaxPool_Batch_28u_2u_64u_U0_start_out,
        start_write => StreamingMaxPool_Batch_28u_2u_64u_U0_start_write,
        inter2_dout => inter2_dout,
        inter2_num_data_valid => inter2_num_data_valid,
        inter2_fifo_cap => inter2_fifo_cap,
        inter2_empty_n => inter2_empty_n,
        inter2_read => StreamingMaxPool_Batch_28u_2u_64u_U0_inter2_read,
        inter3_din => StreamingMaxPool_Batch_28u_2u_64u_U0_inter3_din,
        inter3_num_data_valid => inter3_num_data_valid,
        inter3_fifo_cap => inter3_fifo_cap,
        inter3_full_n => inter3_full_n,
        inter3_write => StreamingMaxPool_Batch_28u_2u_64u_U0_inter3_write,
        numReps_dout => numReps_c153_dout,
        numReps_num_data_valid => numReps_c153_num_data_valid,
        numReps_fifo_cap => numReps_c153_fifo_cap,
        numReps_empty_n => numReps_c153_empty_n,
        numReps_read => StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_read,
        numReps_c152_din => StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_c152_din,
        numReps_c152_num_data_valid => numReps_c152_num_data_valid,
        numReps_c152_fifo_cap => numReps_c152_fifo_cap,
        numReps_c152_full_n => numReps_c152_full_n,
        numReps_c152_write => StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_c152_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc329
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_start_write,
        numReps_dout => numReps_c152_dout,
        numReps_num_data_valid => numReps_c152_num_data_valid,
        numReps_fifo_cap => numReps_c152_fifo_cap,
        numReps_empty_n => numReps_c152_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_read,
        wa_in_11_din => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_wa_in_11_din,
        wa_in_11_num_data_valid => wa_in_6_num_data_valid,
        wa_in_11_fifo_cap => wa_in_6_fifo_cap,
        wa_in_11_full_n => wa_in_6_full_n,
        wa_in_11_write => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_wa_in_11_write,
        inter3_dout => inter3_dout,
        inter3_num_data_valid => inter3_num_data_valid,
        inter3_fifo_cap => inter3_fifo_cap,
        inter3_empty_n => inter3_empty_n,
        inter3_read => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_inter3_read,
        numReps_c151_din => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_c151_din,
        numReps_c151_num_data_valid => numReps_c151_num_data_valid,
        numReps_c151_fifo_cap => numReps_c151_fifo_cap,
        numReps_c151_full_n => numReps_c151_full_n,
        numReps_c151_write => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_c151_write);

    ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 : component BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_start,
        ap_done => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_ready,
        wa_in_i822_dout => wa_in_6_dout,
        wa_in_i822_num_data_valid => wa_in_6_num_data_valid,
        wa_in_i822_fifo_cap => wa_in_6_fifo_cap,
        wa_in_i822_empty_n => wa_in_6_empty_n,
        wa_in_i822_read => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_wa_in_i822_read,
        convInp_i10_din => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_convInp_i10_din,
        convInp_i10_num_data_valid => convInp_3_num_data_valid,
        convInp_i10_fifo_cap => convInp_3_fifo_cap,
        convInp_i10_full_n => convInp_3_full_n,
        convInp_i10_write => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_convInp_i10_write,
        numReps_dout => numReps_c151_dout,
        numReps_num_data_valid => numReps_c151_num_data_valid,
        numReps_fifo_cap => numReps_c151_fifo_cap,
        numReps_empty_n => numReps_c151_empty_n,
        numReps_read => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_read,
        numReps_c150_din => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_c150_din,
        numReps_c150_num_data_valid => numReps_c150_num_data_valid,
        numReps_c150_fifo_cap => numReps_c150_fifo_cap,
        numReps_c150_full_n => numReps_c150_full_n,
        numReps_c150_write => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_c150_write);

    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 : component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_start,
        ap_done => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_done,
        ap_continue => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_continue,
        ap_idle => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_idle,
        ap_ready => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready,
        numReps => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps,
        ap_return_0 => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_return_0,
        ap_return_1 => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_return_1);

    Matrix_Vector_Activate_Batch_1_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_1_U0_ap_start,
        ap_done => Matrix_Vector_Activate_Batch_1_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_1_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_1_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_1_U0_ap_ready,
        convInp_3_dout => convInp_3_dout,
        convInp_3_num_data_valid => convInp_3_num_data_valid,
        convInp_3_fifo_cap => convInp_3_fifo_cap,
        convInp_3_empty_n => convInp_3_empty_n,
        convInp_3_read => Matrix_Vector_Activate_Batch_1_U0_convInp_3_read,
        mvOut_m_buffer_8_din => Matrix_Vector_Activate_Batch_1_U0_mvOut_m_buffer_8_din,
        mvOut_m_buffer_8_num_data_valid => mvOut_m_buffer_3_num_data_valid,
        mvOut_m_buffer_8_fifo_cap => mvOut_m_buffer_3_fifo_cap,
        mvOut_m_buffer_8_full_n => mvOut_m_buffer_3_full_n,
        mvOut_m_buffer_8_write => Matrix_Vector_Activate_Batch_1_U0_mvOut_m_buffer_8_write,
        p_read => add_ln121_loc_channel_dout,
        p_ZL8weights2_0_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_0_address0,
        p_ZL8weights2_0_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_0_ce0,
        p_ZL8weights2_0_q0 => p_ZL8weights2_0_q0,
        p_ZL8weights2_1_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_1_address0,
        p_ZL8weights2_1_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_1_ce0,
        p_ZL8weights2_1_q0 => p_ZL8weights2_1_q0,
        p_ZL8weights2_2_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_2_address0,
        p_ZL8weights2_2_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_2_ce0,
        p_ZL8weights2_2_q0 => p_ZL8weights2_2_q0,
        p_ZL8weights2_3_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_3_address0,
        p_ZL8weights2_3_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_3_ce0,
        p_ZL8weights2_3_q0 => p_ZL8weights2_3_q0,
        p_ZL8weights2_4_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_4_address0,
        p_ZL8weights2_4_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_4_ce0,
        p_ZL8weights2_4_q0 => p_ZL8weights2_4_q0,
        p_ZL8weights2_5_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_5_address0,
        p_ZL8weights2_5_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_5_ce0,
        p_ZL8weights2_5_q0 => p_ZL8weights2_5_q0,
        p_ZL8weights2_6_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_6_address0,
        p_ZL8weights2_6_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_6_ce0,
        p_ZL8weights2_6_q0 => p_ZL8weights2_6_q0,
        p_ZL8weights2_7_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_7_address0,
        p_ZL8weights2_7_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_7_ce0,
        p_ZL8weights2_7_q0 => p_ZL8weights2_7_q0,
        p_ZL8weights2_8_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_8_address0,
        p_ZL8weights2_8_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_8_ce0,
        p_ZL8weights2_8_q0 => p_ZL8weights2_8_q0,
        p_ZL8weights2_9_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_9_address0,
        p_ZL8weights2_9_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_9_ce0,
        p_ZL8weights2_9_q0 => p_ZL8weights2_9_q0,
        p_ZL8weights2_10_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_10_address0,
        p_ZL8weights2_10_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_10_ce0,
        p_ZL8weights2_10_q0 => p_ZL8weights2_10_q0,
        p_ZL8weights2_11_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_11_address0,
        p_ZL8weights2_11_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_11_ce0,
        p_ZL8weights2_11_q0 => p_ZL8weights2_11_q0,
        p_ZL8weights2_12_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_12_address0,
        p_ZL8weights2_12_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_12_ce0,
        p_ZL8weights2_12_q0 => p_ZL8weights2_12_q0,
        p_ZL8weights2_13_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_13_address0,
        p_ZL8weights2_13_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_13_ce0,
        p_ZL8weights2_13_q0 => p_ZL8weights2_13_q0,
        p_ZL8weights2_14_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_14_address0,
        p_ZL8weights2_14_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_14_ce0,
        p_ZL8weights2_14_q0 => p_ZL8weights2_14_q0,
        p_ZL8weights2_15_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_15_address0,
        p_ZL8weights2_15_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_15_ce0,
        p_ZL8weights2_15_q0 => p_ZL8weights2_15_q0,
        p_ZL8threshs2_0_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_0_address0,
        p_ZL8threshs2_0_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_0_ce0,
        p_ZL8threshs2_0_q0 => p_ZL8threshs2_0_q0,
        p_ZL8threshs2_1_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_1_address0,
        p_ZL8threshs2_1_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_1_ce0,
        p_ZL8threshs2_1_q0 => p_ZL8threshs2_1_q0,
        p_ZL8threshs2_2_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_2_address0,
        p_ZL8threshs2_2_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_2_ce0,
        p_ZL8threshs2_2_q0 => p_ZL8threshs2_2_q0,
        p_ZL8threshs2_3_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_3_address0,
        p_ZL8threshs2_3_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_3_ce0,
        p_ZL8threshs2_3_q0 => p_ZL8threshs2_3_q0,
        p_ZL8threshs2_4_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_4_address0,
        p_ZL8threshs2_4_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_4_ce0,
        p_ZL8threshs2_4_q0 => p_ZL8threshs2_4_q0,
        p_ZL8threshs2_5_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_5_address0,
        p_ZL8threshs2_5_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_5_ce0,
        p_ZL8threshs2_5_q0 => p_ZL8threshs2_5_q0,
        p_ZL8threshs2_6_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_6_address0,
        p_ZL8threshs2_6_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_6_ce0,
        p_ZL8threshs2_6_q0 => p_ZL8threshs2_6_q0,
        p_ZL8threshs2_7_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_7_address0,
        p_ZL8threshs2_7_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_7_ce0,
        p_ZL8threshs2_7_q0 => p_ZL8threshs2_7_q0,
        p_ZL8threshs2_8_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_8_address0,
        p_ZL8threshs2_8_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_8_ce0,
        p_ZL8threshs2_8_q0 => p_ZL8threshs2_8_q0,
        p_ZL8threshs2_9_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_9_address0,
        p_ZL8threshs2_9_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_9_ce0,
        p_ZL8threshs2_9_q0 => p_ZL8threshs2_9_q0,
        p_ZL8threshs2_10_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_10_address0,
        p_ZL8threshs2_10_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_10_ce0,
        p_ZL8threshs2_10_q0 => p_ZL8threshs2_10_q0,
        p_ZL8threshs2_11_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_11_address0,
        p_ZL8threshs2_11_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_11_ce0,
        p_ZL8threshs2_11_q0 => p_ZL8threshs2_11_q0,
        p_ZL8threshs2_12_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_12_address0,
        p_ZL8threshs2_12_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_12_ce0,
        p_ZL8threshs2_12_q0 => p_ZL8threshs2_12_q0,
        p_ZL8threshs2_13_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_13_address0,
        p_ZL8threshs2_13_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_13_ce0,
        p_ZL8threshs2_13_q0 => p_ZL8threshs2_13_q0,
        p_ZL8threshs2_14_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_14_address0,
        p_ZL8threshs2_14_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_14_ce0,
        p_ZL8threshs2_14_q0 => p_ZL8threshs2_14_q0,
        p_ZL8threshs2_15_address0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_15_address0,
        p_ZL8threshs2_15_ce0 => Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_15_ce0,
        p_ZL8threshs2_15_q0 => p_ZL8threshs2_15_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_start_write,
        numReps_dout => numReps_c150_dout,
        numReps_num_data_valid => numReps_c150_num_data_valid,
        numReps_fifo_cap => numReps_c150_fifo_cap,
        numReps_empty_n => numReps_c150_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_read,
        p_read => shl_ln121_loc_channel_dout,
        mvOut_m_buffer_8_dout => mvOut_m_buffer_3_dout,
        mvOut_m_buffer_8_num_data_valid => mvOut_m_buffer_3_num_data_valid,
        mvOut_m_buffer_8_fifo_cap => mvOut_m_buffer_3_fifo_cap,
        mvOut_m_buffer_8_empty_n => mvOut_m_buffer_3_empty_n,
        mvOut_m_buffer_8_read => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_mvOut_m_buffer_8_read,
        inter4_din => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_inter4_din,
        inter4_num_data_valid => inter4_num_data_valid,
        inter4_fifo_cap => inter4_fifo_cap,
        inter4_full_n => inter4_full_n,
        inter4_write => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_inter4_write,
        numReps_c149_din => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_c149_din,
        numReps_c149_num_data_valid => numReps_c149_num_data_valid,
        numReps_c149_fifo_cap => numReps_c149_fifo_cap,
        numReps_c149_full_n => numReps_c149_full_n,
        numReps_c149_write => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_c149_write);

    DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 : component BlackBoxJam_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_start,
        ap_done => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done,
        ap_continue => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_continue,
        ap_idle => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_idle,
        ap_ready => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready,
        numReps => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps,
        ap_return_0 => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_0,
        ap_return_1 => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_1,
        ap_return_2 => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_2);

    DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_start,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_ready,
        p_read => totalIters_11_loc_c135_channel_dout,
        wa_in_10_din => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_wa_in_10_din,
        wa_in_10_num_data_valid => wa_in_5_num_data_valid,
        wa_in_10_fifo_cap => wa_in_5_fifo_cap,
        wa_in_10_full_n => wa_in_5_full_n,
        wa_in_10_write => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_wa_in_10_write,
        inter4_dout => inter4_dout,
        inter4_num_data_valid => inter4_num_data_valid,
        inter4_fifo_cap => inter4_fifo_cap,
        inter4_empty_n => inter4_empty_n,
        inter4_read => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_inter4_read,
        totalIters_11_loc_c_din => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_totalIters_11_loc_c_din,
        totalIters_11_loc_c_num_data_valid => totalIters_11_loc_c_num_data_valid,
        totalIters_11_loc_c_fifo_cap => totalIters_11_loc_c_fifo_cap,
        totalIters_11_loc_c_full_n => totalIters_11_loc_c_full_n,
        totalIters_11_loc_c_write => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_totalIters_11_loc_c_write);

    ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 : component BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_start,
        ap_done => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_ready,
        wa_in_i1518_dout => wa_in_5_dout,
        wa_in_i1518_num_data_valid => wa_in_5_num_data_valid,
        wa_in_i1518_fifo_cap => wa_in_5_fifo_cap,
        wa_in_i1518_empty_n => wa_in_5_empty_n,
        wa_in_i1518_read => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_wa_in_i1518_read,
        convInp_i17_din => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_convInp_i17_din,
        convInp_i17_num_data_valid => convInp_2_num_data_valid,
        convInp_i17_fifo_cap => convInp_2_fifo_cap,
        convInp_i17_full_n => convInp_2_full_n,
        convInp_i17_write => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_convInp_i17_write,
        numReps_dout => numReps_c149_dout,
        numReps_num_data_valid => numReps_c149_num_data_valid,
        numReps_fifo_cap => numReps_c149_fifo_cap,
        numReps_empty_n => numReps_c149_empty_n,
        numReps_read => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_read,
        numReps_c148_din => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_c148_din,
        numReps_c148_num_data_valid => numReps_c148_num_data_valid,
        numReps_c148_fifo_cap => numReps_c148_fifo_cap,
        numReps_c148_full_n => numReps_c148_full_n,
        numReps_c148_write => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_c148_write);

    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 : component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_start,
        ap_done => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_done,
        ap_continue => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_continue,
        ap_idle => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_idle,
        ap_ready => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready,
        numReps => numReps,
        ap_return_0 => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_return_0,
        ap_return_1 => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_return_1);

    Matrix_Vector_Activate_Batch_8_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_8_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_full_n,
        ap_done => Matrix_Vector_Activate_Batch_8_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_8_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_8_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_8_U0_ap_ready,
        start_out => Matrix_Vector_Activate_Batch_8_U0_start_out,
        start_write => Matrix_Vector_Activate_Batch_8_U0_start_write,
        convInp_2_dout => convInp_2_dout,
        convInp_2_num_data_valid => convInp_2_num_data_valid,
        convInp_2_fifo_cap => convInp_2_fifo_cap,
        convInp_2_empty_n => convInp_2_empty_n,
        convInp_2_read => Matrix_Vector_Activate_Batch_8_U0_convInp_2_read,
        mvOut_m_buffer_7_din => Matrix_Vector_Activate_Batch_8_U0_mvOut_m_buffer_7_din,
        mvOut_m_buffer_7_num_data_valid => mvOut_m_buffer_2_num_data_valid,
        mvOut_m_buffer_7_fifo_cap => mvOut_m_buffer_2_fifo_cap,
        mvOut_m_buffer_7_full_n => mvOut_m_buffer_2_full_n,
        mvOut_m_buffer_7_write => Matrix_Vector_Activate_Batch_8_U0_mvOut_m_buffer_7_write,
        p_read => totalIters_13_cast_loc_channel_dout,
        p_ZL8weights3_0_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_0_address0,
        p_ZL8weights3_0_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_0_ce0,
        p_ZL8weights3_0_q0 => p_ZL8weights3_0_q0,
        p_ZL8weights3_1_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_1_address0,
        p_ZL8weights3_1_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_1_ce0,
        p_ZL8weights3_1_q0 => p_ZL8weights3_1_q0,
        p_ZL8weights3_2_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_2_address0,
        p_ZL8weights3_2_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_2_ce0,
        p_ZL8weights3_2_q0 => p_ZL8weights3_2_q0,
        p_ZL8weights3_3_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_3_address0,
        p_ZL8weights3_3_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_3_ce0,
        p_ZL8weights3_3_q0 => p_ZL8weights3_3_q0,
        p_ZL8weights3_4_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_4_address0,
        p_ZL8weights3_4_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_4_ce0,
        p_ZL8weights3_4_q0 => p_ZL8weights3_4_q0,
        p_ZL8weights3_5_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_5_address0,
        p_ZL8weights3_5_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_5_ce0,
        p_ZL8weights3_5_q0 => p_ZL8weights3_5_q0,
        p_ZL8weights3_6_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_6_address0,
        p_ZL8weights3_6_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_6_ce0,
        p_ZL8weights3_6_q0 => p_ZL8weights3_6_q0,
        p_ZL8weights3_7_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_7_address0,
        p_ZL8weights3_7_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_7_ce0,
        p_ZL8weights3_7_q0 => p_ZL8weights3_7_q0,
        p_ZL8weights3_8_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_8_address0,
        p_ZL8weights3_8_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_8_ce0,
        p_ZL8weights3_8_q0 => p_ZL8weights3_8_q0,
        p_ZL8weights3_9_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_9_address0,
        p_ZL8weights3_9_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_9_ce0,
        p_ZL8weights3_9_q0 => p_ZL8weights3_9_q0,
        p_ZL8weights3_10_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_10_address0,
        p_ZL8weights3_10_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_10_ce0,
        p_ZL8weights3_10_q0 => p_ZL8weights3_10_q0,
        p_ZL8weights3_11_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_11_address0,
        p_ZL8weights3_11_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_11_ce0,
        p_ZL8weights3_11_q0 => p_ZL8weights3_11_q0,
        p_ZL8weights3_12_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_12_address0,
        p_ZL8weights3_12_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_12_ce0,
        p_ZL8weights3_12_q0 => p_ZL8weights3_12_q0,
        p_ZL8weights3_13_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_13_address0,
        p_ZL8weights3_13_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_13_ce0,
        p_ZL8weights3_13_q0 => p_ZL8weights3_13_q0,
        p_ZL8weights3_14_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_14_address0,
        p_ZL8weights3_14_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_14_ce0,
        p_ZL8weights3_14_q0 => p_ZL8weights3_14_q0,
        p_ZL8weights3_15_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_15_address0,
        p_ZL8weights3_15_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_15_ce0,
        p_ZL8weights3_15_q0 => p_ZL8weights3_15_q0,
        p_ZL8threshs3_0_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_0_address0,
        p_ZL8threshs3_0_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_0_ce0,
        p_ZL8threshs3_0_q0 => p_ZL8threshs3_0_q0,
        p_ZL8threshs3_1_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_1_address0,
        p_ZL8threshs3_1_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_1_ce0,
        p_ZL8threshs3_1_q0 => p_ZL8threshs3_1_q0,
        p_ZL8threshs3_2_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_2_address0,
        p_ZL8threshs3_2_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_2_ce0,
        p_ZL8threshs3_2_q0 => p_ZL8threshs3_2_q0,
        p_ZL8threshs3_3_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_3_address0,
        p_ZL8threshs3_3_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_3_ce0,
        p_ZL8threshs3_3_q0 => p_ZL8threshs3_3_q0,
        p_ZL8threshs3_4_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_4_address0,
        p_ZL8threshs3_4_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_4_ce0,
        p_ZL8threshs3_4_q0 => p_ZL8threshs3_4_q0,
        p_ZL8threshs3_5_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_5_address0,
        p_ZL8threshs3_5_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_5_ce0,
        p_ZL8threshs3_5_q0 => p_ZL8threshs3_5_q0,
        p_ZL8threshs3_6_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_6_address0,
        p_ZL8threshs3_6_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_6_ce0,
        p_ZL8threshs3_6_q0 => p_ZL8threshs3_6_q0,
        p_ZL8threshs3_7_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_7_address0,
        p_ZL8threshs3_7_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_7_ce0,
        p_ZL8threshs3_7_q0 => p_ZL8threshs3_7_q0,
        p_ZL8threshs3_8_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_8_address0,
        p_ZL8threshs3_8_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_8_ce0,
        p_ZL8threshs3_8_q0 => p_ZL8threshs3_8_q0,
        p_ZL8threshs3_9_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_9_address0,
        p_ZL8threshs3_9_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_9_ce0,
        p_ZL8threshs3_9_q0 => p_ZL8threshs3_9_q0,
        p_ZL8threshs3_10_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_10_address0,
        p_ZL8threshs3_10_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_10_ce0,
        p_ZL8threshs3_10_q0 => p_ZL8threshs3_10_q0,
        p_ZL8threshs3_11_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_11_address0,
        p_ZL8threshs3_11_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_11_ce0,
        p_ZL8threshs3_11_q0 => p_ZL8threshs3_11_q0,
        p_ZL8threshs3_12_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_12_address0,
        p_ZL8threshs3_12_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_12_ce0,
        p_ZL8threshs3_12_q0 => p_ZL8threshs3_12_q0,
        p_ZL8threshs3_13_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_13_address0,
        p_ZL8threshs3_13_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_13_ce0,
        p_ZL8threshs3_13_q0 => p_ZL8threshs3_13_q0,
        p_ZL8threshs3_14_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_14_address0,
        p_ZL8threshs3_14_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_14_ce0,
        p_ZL8threshs3_14_q0 => p_ZL8threshs3_14_q0,
        p_ZL8threshs3_15_address0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_15_address0,
        p_ZL8threshs3_15_ce0 => Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_15_ce0,
        p_ZL8threshs3_15_q0 => p_ZL8threshs3_15_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc830
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_start,
        start_full_n => start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_start_write,
        numReps_dout => numReps_c148_dout,
        numReps_num_data_valid => numReps_c148_num_data_valid,
        numReps_fifo_cap => numReps_c148_fifo_cap,
        numReps_empty_n => numReps_c148_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_read,
        mvOut_m_buffer_7_dout => mvOut_m_buffer_2_dout,
        mvOut_m_buffer_7_num_data_valid => mvOut_m_buffer_2_num_data_valid,
        mvOut_m_buffer_7_fifo_cap => mvOut_m_buffer_2_fifo_cap,
        mvOut_m_buffer_7_empty_n => mvOut_m_buffer_2_empty_n,
        mvOut_m_buffer_7_read => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_mvOut_m_buffer_7_read,
        inter5_din => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_inter5_din,
        inter5_num_data_valid => inter5_num_data_valid,
        inter5_fifo_cap => inter5_fifo_cap,
        inter5_full_n => inter5_full_n,
        inter5_write => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_inter5_write,
        numReps_c147_din => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_c147_din,
        numReps_c147_num_data_valid => numReps_c147_num_data_valid,
        numReps_c147_fifo_cap => numReps_c147_fifo_cap,
        numReps_c147_full_n => numReps_c147_full_n,
        numReps_c147_write => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_c147_write);

    StreamingMaxPool_Batch_10u_2u_128u_U0 : component BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMaxPool_Batch_10u_2u_128u_U0_ap_start,
        ap_done => StreamingMaxPool_Batch_10u_2u_128u_U0_ap_done,
        ap_continue => StreamingMaxPool_Batch_10u_2u_128u_U0_ap_continue,
        ap_idle => StreamingMaxPool_Batch_10u_2u_128u_U0_ap_idle,
        ap_ready => StreamingMaxPool_Batch_10u_2u_128u_U0_ap_ready,
        inter5_dout => inter5_dout,
        inter5_num_data_valid => inter5_num_data_valid,
        inter5_fifo_cap => inter5_fifo_cap,
        inter5_empty_n => inter5_empty_n,
        inter5_read => StreamingMaxPool_Batch_10u_2u_128u_U0_inter5_read,
        inter6_din => StreamingMaxPool_Batch_10u_2u_128u_U0_inter6_din,
        inter6_num_data_valid => inter6_num_data_valid,
        inter6_fifo_cap => inter6_fifo_cap,
        inter6_full_n => inter6_full_n,
        inter6_write => StreamingMaxPool_Batch_10u_2u_128u_U0_inter6_write,
        numReps_dout => numReps_c147_dout,
        numReps_num_data_valid => numReps_c147_num_data_valid,
        numReps_fifo_cap => numReps_c147_fifo_cap,
        numReps_empty_n => numReps_c147_empty_n,
        numReps_read => StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_read,
        numReps_c146_din => StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_c146_din,
        numReps_c146_num_data_valid => numReps_c146_num_data_valid,
        numReps_c146_fifo_cap => numReps_c146_fifo_cap,
        numReps_c146_full_n => numReps_c146_full_n,
        numReps_c146_write => StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_c146_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_ready,
        inter6_dout => inter6_dout,
        inter6_num_data_valid => inter6_num_data_valid,
        inter6_fifo_cap => inter6_fifo_cap,
        inter6_empty_n => inter6_empty_n,
        inter6_read => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_inter6_read,
        wa_in_9_din => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_wa_in_9_din,
        wa_in_9_num_data_valid => wa_in_4_num_data_valid,
        wa_in_9_fifo_cap => wa_in_4_fifo_cap,
        wa_in_9_full_n => wa_in_4_full_n,
        wa_in_9_write => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_wa_in_9_write,
        start_out => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_start_write,
        p_read => totalIters_13_loc_channel_dout);

    ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 : component BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_start,
        ap_done => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_ready,
        wa_in_i2214_dout => wa_in_4_dout,
        wa_in_i2214_num_data_valid => wa_in_4_num_data_valid,
        wa_in_i2214_fifo_cap => wa_in_4_fifo_cap,
        wa_in_i2214_empty_n => wa_in_4_empty_n,
        wa_in_i2214_read => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_wa_in_i2214_read,
        convInp_i24_din => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_convInp_i24_din,
        convInp_i24_num_data_valid => convInp_1_num_data_valid,
        convInp_i24_fifo_cap => convInp_1_fifo_cap,
        convInp_i24_full_n => convInp_1_full_n,
        convInp_i24_write => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_convInp_i24_write,
        numReps_dout => numReps_c146_dout,
        numReps_num_data_valid => numReps_c146_num_data_valid,
        numReps_fifo_cap => numReps_c146_fifo_cap,
        numReps_empty_n => numReps_c146_empty_n,
        numReps_read => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_read,
        numReps_c145_din => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_c145_din,
        numReps_c145_num_data_valid => numReps_c145_num_data_valid,
        numReps_c145_fifo_cap => numReps_c145_fifo_cap,
        numReps_c145_full_n => numReps_c145_full_n,
        numReps_c145_write => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_c145_write);

    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 : component BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_start,
        ap_done => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_done,
        ap_continue => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_continue,
        ap_idle => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_idle,
        ap_ready => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready,
        numReps => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps,
        ap_return_0 => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_return_0,
        ap_return_1 => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_return_1);

    Matrix_Vector_Activate_Batch_7_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_7_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_full_n,
        ap_done => Matrix_Vector_Activate_Batch_7_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_7_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_7_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_7_U0_ap_ready,
        start_out => Matrix_Vector_Activate_Batch_7_U0_start_out,
        start_write => Matrix_Vector_Activate_Batch_7_U0_start_write,
        convInp_1_dout => convInp_1_dout,
        convInp_1_num_data_valid => convInp_1_num_data_valid,
        convInp_1_fifo_cap => convInp_1_fifo_cap,
        convInp_1_empty_n => convInp_1_empty_n,
        convInp_1_read => Matrix_Vector_Activate_Batch_7_U0_convInp_1_read,
        mvOut_m_buffer_6_din => Matrix_Vector_Activate_Batch_7_U0_mvOut_m_buffer_6_din,
        mvOut_m_buffer_6_num_data_valid => mvOut_m_buffer_1_num_data_valid,
        mvOut_m_buffer_6_fifo_cap => mvOut_m_buffer_1_fifo_cap,
        mvOut_m_buffer_6_full_n => mvOut_m_buffer_1_full_n,
        mvOut_m_buffer_6_write => Matrix_Vector_Activate_Batch_7_U0_mvOut_m_buffer_6_write,
        p_read => add_ln121_1_loc_channel_dout,
        p_ZL8weights4_0_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_0_address0,
        p_ZL8weights4_0_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_0_ce0,
        p_ZL8weights4_0_q0 => p_ZL8weights4_0_q0,
        p_ZL8weights4_1_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_1_address0,
        p_ZL8weights4_1_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_1_ce0,
        p_ZL8weights4_1_q0 => p_ZL8weights4_1_q0,
        p_ZL8weights4_2_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_2_address0,
        p_ZL8weights4_2_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_2_ce0,
        p_ZL8weights4_2_q0 => p_ZL8weights4_2_q0,
        p_ZL8weights4_3_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_3_address0,
        p_ZL8weights4_3_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_3_ce0,
        p_ZL8weights4_3_q0 => p_ZL8weights4_3_q0,
        p_ZL8threshs4_0_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_0_address0,
        p_ZL8threshs4_0_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_0_ce0,
        p_ZL8threshs4_0_q0 => p_ZL8threshs4_0_q0,
        p_ZL8threshs4_1_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_1_address0,
        p_ZL8threshs4_1_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_1_ce0,
        p_ZL8threshs4_1_q0 => p_ZL8threshs4_1_q0,
        p_ZL8threshs4_2_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_2_address0,
        p_ZL8threshs4_2_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_2_ce0,
        p_ZL8threshs4_2_q0 => p_ZL8threshs4_2_q0,
        p_ZL8threshs4_3_address0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_3_address0,
        p_ZL8threshs4_3_ce0 => Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_3_ce0,
        p_ZL8threshs4_3_q0 => p_ZL8threshs4_3_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_start,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_ready,
        totalIters_11_loc_dout => totalIters_11_loc_c_dout,
        totalIters_11_loc_num_data_valid => totalIters_11_loc_c_num_data_valid,
        totalIters_11_loc_fifo_cap => totalIters_11_loc_c_fifo_cap,
        totalIters_11_loc_empty_n => totalIters_11_loc_c_empty_n,
        totalIters_11_loc_read => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_totalIters_11_loc_read,
        mvOut_m_buffer_6_dout => mvOut_m_buffer_1_dout,
        mvOut_m_buffer_6_num_data_valid => mvOut_m_buffer_1_num_data_valid,
        mvOut_m_buffer_6_fifo_cap => mvOut_m_buffer_1_fifo_cap,
        mvOut_m_buffer_6_empty_n => mvOut_m_buffer_1_empty_n,
        mvOut_m_buffer_6_read => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_mvOut_m_buffer_6_read,
        inter7_din => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_inter7_din,
        inter7_num_data_valid => inter7_num_data_valid,
        inter7_fifo_cap => inter7_fifo_cap,
        inter7_full_n => inter7_full_n,
        inter7_write => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_inter7_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_start,
        start_full_n => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_write,
        p_read => totalIters_10_loc_c137_channel_dout,
        p_read1 => shl_ln121_2_loc_channel_dout,
        wa_in_8_din => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_wa_in_8_din,
        wa_in_8_num_data_valid => wa_in_3_num_data_valid,
        wa_in_8_fifo_cap => wa_in_3_fifo_cap,
        wa_in_8_full_n => wa_in_3_full_n,
        wa_in_8_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_wa_in_8_write,
        inter7_dout => inter7_dout,
        inter7_num_data_valid => inter7_num_data_valid,
        inter7_fifo_cap => inter7_fifo_cap,
        inter7_empty_n => inter7_empty_n,
        inter7_read => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_inter7_read,
        totalIters_10_loc_c136_din => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_totalIters_10_loc_c136_din,
        totalIters_10_loc_c136_num_data_valid => totalIters_10_loc_c136_num_data_valid,
        totalIters_10_loc_c136_fifo_cap => totalIters_10_loc_c136_fifo_cap,
        totalIters_10_loc_c136_full_n => totalIters_10_loc_c136_full_n,
        totalIters_10_loc_c136_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_totalIters_10_loc_c136_write);

    ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 : component BlackBoxJam_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_start,
        ap_done => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_ready,
        wa_in_i2910_dout => wa_in_3_dout,
        wa_in_i2910_num_data_valid => wa_in_3_num_data_valid,
        wa_in_i2910_fifo_cap => wa_in_3_fifo_cap,
        wa_in_i2910_empty_n => wa_in_3_empty_n,
        wa_in_i2910_read => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_wa_in_i2910_read,
        convInp_i31_din => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_convInp_i31_din,
        convInp_i31_num_data_valid => convInp_num_data_valid,
        convInp_i31_fifo_cap => convInp_fifo_cap,
        convInp_i31_full_n => convInp_full_n,
        convInp_i31_write => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_convInp_i31_write,
        numReps_dout => numReps_c145_dout,
        numReps_num_data_valid => numReps_c145_num_data_valid,
        numReps_fifo_cap => numReps_c145_fifo_cap,
        numReps_empty_n => numReps_c145_empty_n,
        numReps_read => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_read,
        numReps_c144_din => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_c144_din,
        numReps_c144_num_data_valid => numReps_c144_num_data_valid,
        numReps_c144_fifo_cap => numReps_c144_fifo_cap,
        numReps_c144_full_n => numReps_c144_full_n,
        numReps_c144_write => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_c144_write);

    Matrix_Vector_Activate_Batch_6_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_6_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_full_n,
        ap_done => Matrix_Vector_Activate_Batch_6_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_6_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_6_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_6_U0_ap_ready,
        start_out => Matrix_Vector_Activate_Batch_6_U0_start_out,
        start_write => Matrix_Vector_Activate_Batch_6_U0_start_write,
        convInp_dout => convInp_dout,
        convInp_num_data_valid => convInp_num_data_valid,
        convInp_fifo_cap => convInp_fifo_cap,
        convInp_empty_n => convInp_empty_n,
        convInp_read => Matrix_Vector_Activate_Batch_6_U0_convInp_read,
        mvOut_m_buffer_din => Matrix_Vector_Activate_Batch_6_U0_mvOut_m_buffer_din,
        mvOut_m_buffer_num_data_valid => mvOut_m_buffer_num_data_valid,
        mvOut_m_buffer_fifo_cap => mvOut_m_buffer_fifo_cap,
        mvOut_m_buffer_full_n => mvOut_m_buffer_full_n,
        mvOut_m_buffer_write => Matrix_Vector_Activate_Batch_6_U0_mvOut_m_buffer_write,
        numReps_dout => numReps_c144_dout,
        numReps_num_data_valid => numReps_c144_num_data_valid,
        numReps_fifo_cap => numReps_c144_fifo_cap,
        numReps_empty_n => numReps_c144_empty_n,
        numReps_read => Matrix_Vector_Activate_Batch_6_U0_numReps_read,
        numReps_c143_din => Matrix_Vector_Activate_Batch_6_U0_numReps_c143_din,
        numReps_c143_num_data_valid => numReps_c143_num_data_valid,
        numReps_c143_fifo_cap => numReps_c143_fifo_cap,
        numReps_c143_full_n => numReps_c143_full_n,
        numReps_c143_write => Matrix_Vector_Activate_Batch_6_U0_numReps_c143_write,
        weights5_address0 => Matrix_Vector_Activate_Batch_6_U0_weights5_address0,
        weights5_ce0 => Matrix_Vector_Activate_Batch_6_U0_weights5_ce0,
        weights5_q0 => weights5_q0,
        threshs5_address0 => Matrix_Vector_Activate_Batch_6_U0_threshs5_address0,
        threshs5_ce0 => Matrix_Vector_Activate_Batch_6_U0_threshs5_ce0,
        threshs5_q0 => threshs5_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc1531
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_start,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_ready,
        numReps_dout => numReps_c143_dout,
        numReps_num_data_valid => numReps_c143_num_data_valid,
        numReps_fifo_cap => numReps_c143_fifo_cap,
        numReps_empty_n => numReps_c143_empty_n,
        numReps_read => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_read,
        mvOut_m_buffer_dout => mvOut_m_buffer_dout,
        mvOut_m_buffer_num_data_valid => mvOut_m_buffer_num_data_valid,
        mvOut_m_buffer_fifo_cap => mvOut_m_buffer_fifo_cap,
        mvOut_m_buffer_empty_n => mvOut_m_buffer_empty_n,
        mvOut_m_buffer_read => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_mvOut_m_buffer_read,
        inter8_din => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_inter8_din,
        inter8_num_data_valid => inter8_num_data_valid,
        inter8_fifo_cap => inter8_fifo_cap,
        inter8_full_n => inter8_full_n,
        inter8_write => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_inter8_write,
        numReps_c142_din => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_c142_din,
        numReps_c142_num_data_valid => numReps_c142_num_data_valid,
        numReps_c142_fifo_cap => numReps_c142_fifo_cap,
        numReps_c142_full_n => numReps_c142_full_n,
        numReps_c142_write => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_c142_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_start,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_ready,
        totalIters_10_loc_dout => totalIters_10_loc_c136_dout,
        totalIters_10_loc_num_data_valid => totalIters_10_loc_c136_num_data_valid,
        totalIters_10_loc_fifo_cap => totalIters_10_loc_c136_fifo_cap,
        totalIters_10_loc_empty_n => totalIters_10_loc_c136_empty_n,
        totalIters_10_loc_read => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_read,
        wa_in_2_din => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_wa_in_2_din,
        wa_in_2_num_data_valid => wa_in_2_num_data_valid,
        wa_in_2_fifo_cap => wa_in_2_fifo_cap,
        wa_in_2_full_n => wa_in_2_full_n,
        wa_in_2_write => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_wa_in_2_write,
        inter8_dout => inter8_dout,
        inter8_num_data_valid => inter8_num_data_valid,
        inter8_fifo_cap => inter8_fifo_cap,
        inter8_empty_n => inter8_empty_n,
        inter8_read => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_inter8_read,
        totalIters_10_loc_c_din => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_c_din,
        totalIters_10_loc_c_num_data_valid => totalIters_10_loc_c_num_data_valid,
        totalIters_10_loc_c_fifo_cap => totalIters_10_loc_c_fifo_cap,
        totalIters_10_loc_c_full_n => totalIters_10_loc_c_full_n,
        totalIters_10_loc_c_write => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_c_write);

    Matrix_Vector_Activate_Batch_5_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_5_U0_ap_start,
        ap_done => Matrix_Vector_Activate_Batch_5_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_5_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_5_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_5_U0_ap_ready,
        wa_in_2_dout => wa_in_2_dout,
        wa_in_2_num_data_valid => wa_in_2_num_data_valid,
        wa_in_2_fifo_cap => wa_in_2_fifo_cap,
        wa_in_2_empty_n => wa_in_2_empty_n,
        wa_in_2_read => Matrix_Vector_Activate_Batch_5_U0_wa_in_2_read,
        wa_out_m_buffer_2_din => Matrix_Vector_Activate_Batch_5_U0_wa_out_m_buffer_2_din,
        wa_out_m_buffer_2_num_data_valid => wa_out_m_buffer_1_num_data_valid,
        wa_out_m_buffer_2_fifo_cap => wa_out_m_buffer_1_fifo_cap,
        wa_out_m_buffer_2_full_n => wa_out_m_buffer_1_full_n,
        wa_out_m_buffer_2_write => Matrix_Vector_Activate_Batch_5_U0_wa_out_m_buffer_2_write,
        numReps_dout => numReps_c142_dout,
        numReps_num_data_valid => numReps_c142_num_data_valid,
        numReps_fifo_cap => numReps_c142_fifo_cap,
        numReps_empty_n => numReps_c142_empty_n,
        numReps_read => Matrix_Vector_Activate_Batch_5_U0_numReps_read,
        numReps_c141_din => Matrix_Vector_Activate_Batch_5_U0_numReps_c141_din,
        numReps_c141_num_data_valid => numReps_c141_num_data_valid,
        numReps_c141_fifo_cap => numReps_c141_fifo_cap,
        numReps_c141_full_n => numReps_c141_full_n,
        numReps_c141_write => Matrix_Vector_Activate_Batch_5_U0_numReps_c141_write,
        weights6_address0 => Matrix_Vector_Activate_Batch_5_U0_weights6_address0,
        weights6_ce0 => Matrix_Vector_Activate_Batch_5_U0_weights6_ce0,
        weights6_q0 => weights6_q0,
        threshs6_address0 => Matrix_Vector_Activate_Batch_5_U0_threshs6_address0,
        threshs6_ce0 => Matrix_Vector_Activate_Batch_5_U0_threshs6_ce0,
        threshs6_q0 => threshs6_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_start_write,
        p_read => totalIters_16_loc_c139_channel_dout,
        wa_out_m_buffer_2_dout => wa_out_m_buffer_1_dout,
        wa_out_m_buffer_2_num_data_valid => wa_out_m_buffer_1_num_data_valid,
        wa_out_m_buffer_2_fifo_cap => wa_out_m_buffer_1_fifo_cap,
        wa_out_m_buffer_2_empty_n => wa_out_m_buffer_1_empty_n,
        wa_out_m_buffer_2_read => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_wa_out_m_buffer_2_read,
        inter9_din => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_inter9_din,
        inter9_num_data_valid => inter9_num_data_valid,
        inter9_fifo_cap => inter9_fifo_cap,
        inter9_full_n => inter9_full_n,
        inter9_write => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_inter9_write,
        totalIters_16_loc_c138_din => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_totalIters_16_loc_c138_din,
        totalIters_16_loc_c138_num_data_valid => totalIters_16_loc_c138_num_data_valid,
        totalIters_16_loc_c138_fifo_cap => totalIters_16_loc_c138_fifo_cap,
        totalIters_16_loc_c138_full_n => totalIters_16_loc_c138_full_n,
        totalIters_16_loc_c138_write => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_totalIters_16_loc_c138_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_start,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_ready,
        totalIters_10_loc_dout => totalIters_10_loc_c_dout,
        totalIters_10_loc_num_data_valid => totalIters_10_loc_c_num_data_valid,
        totalIters_10_loc_fifo_cap => totalIters_10_loc_c_fifo_cap,
        totalIters_10_loc_empty_n => totalIters_10_loc_c_empty_n,
        totalIters_10_loc_read => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_totalIters_10_loc_read,
        wa_in_1_din => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_wa_in_1_din,
        wa_in_1_num_data_valid => wa_in_1_num_data_valid,
        wa_in_1_fifo_cap => wa_in_1_fifo_cap,
        wa_in_1_full_n => wa_in_1_full_n,
        wa_in_1_write => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_wa_in_1_write,
        inter9_dout => inter9_dout,
        inter9_num_data_valid => inter9_num_data_valid,
        inter9_fifo_cap => inter9_fifo_cap,
        inter9_empty_n => inter9_empty_n,
        inter9_read => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_inter9_read);

    Matrix_Vector_Activate_Batch_3_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_3_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_full_n,
        ap_done => Matrix_Vector_Activate_Batch_3_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_3_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_3_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_3_U0_ap_ready,
        start_out => Matrix_Vector_Activate_Batch_3_U0_start_out,
        start_write => Matrix_Vector_Activate_Batch_3_U0_start_write,
        wa_in_1_dout => wa_in_1_dout,
        wa_in_1_num_data_valid => wa_in_1_num_data_valid,
        wa_in_1_fifo_cap => wa_in_1_fifo_cap,
        wa_in_1_empty_n => wa_in_1_empty_n,
        wa_in_1_read => Matrix_Vector_Activate_Batch_3_U0_wa_in_1_read,
        wa_out_m_buffer_din => Matrix_Vector_Activate_Batch_3_U0_wa_out_m_buffer_din,
        wa_out_m_buffer_num_data_valid => wa_out_m_buffer_num_data_valid,
        wa_out_m_buffer_fifo_cap => wa_out_m_buffer_fifo_cap,
        wa_out_m_buffer_full_n => wa_out_m_buffer_full_n,
        wa_out_m_buffer_write => Matrix_Vector_Activate_Batch_3_U0_wa_out_m_buffer_write,
        numReps_dout => numReps_c141_dout,
        numReps_num_data_valid => numReps_c141_num_data_valid,
        numReps_fifo_cap => numReps_c141_fifo_cap,
        numReps_empty_n => numReps_c141_empty_n,
        numReps_read => Matrix_Vector_Activate_Batch_3_U0_numReps_read,
        numReps_c140_din => Matrix_Vector_Activate_Batch_3_U0_numReps_c140_din,
        numReps_c140_num_data_valid => numReps_c140_num_data_valid,
        numReps_c140_fifo_cap => numReps_c140_fifo_cap,
        numReps_c140_full_n => numReps_c140_full_n,
        numReps_c140_write => Matrix_Vector_Activate_Batch_3_U0_numReps_c140_write,
        weights7_address0 => Matrix_Vector_Activate_Batch_3_U0_weights7_address0,
        weights7_ce0 => Matrix_Vector_Activate_Batch_3_U0_weights7_ce0,
        weights7_q0 => weights7_q0,
        threshs7_address0 => Matrix_Vector_Activate_Batch_3_U0_threshs7_address0,
        threshs7_ce0 => Matrix_Vector_Activate_Batch_3_U0_threshs7_ce0,
        threshs7_q0 => threshs7_q0);

    DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_full_n,
        ap_done => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_ready,
        start_out => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_start_out,
        start_write => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_start_write,
        totalIters_16_loc_dout => totalIters_16_loc_c138_dout,
        totalIters_16_loc_num_data_valid => totalIters_16_loc_c138_num_data_valid,
        totalIters_16_loc_fifo_cap => totalIters_16_loc_c138_fifo_cap,
        totalIters_16_loc_empty_n => totalIters_16_loc_c138_empty_n,
        totalIters_16_loc_read => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_read,
        wa_out_m_buffer_dout => wa_out_m_buffer_dout,
        wa_out_m_buffer_num_data_valid => wa_out_m_buffer_num_data_valid,
        wa_out_m_buffer_fifo_cap => wa_out_m_buffer_fifo_cap,
        wa_out_m_buffer_empty_n => wa_out_m_buffer_empty_n,
        wa_out_m_buffer_read => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_wa_out_m_buffer_read,
        inter10_din => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_inter10_din,
        inter10_num_data_valid => inter10_num_data_valid,
        inter10_fifo_cap => inter10_fifo_cap,
        inter10_full_n => inter10_full_n,
        inter10_write => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_inter10_write,
        totalIters_16_loc_c_din => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_c_din,
        totalIters_16_loc_c_num_data_valid => totalIters_16_loc_c_num_data_valid,
        totalIters_16_loc_c_fifo_cap => totalIters_16_loc_c_fifo_cap,
        totalIters_16_loc_c_full_n => totalIters_16_loc_c_full_n,
        totalIters_16_loc_c_write => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_c_write);

    DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 : component BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_start,
        ap_done => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_done,
        ap_continue => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_continue,
        ap_idle => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_idle,
        ap_ready => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_ready,
        totalIters_16_loc_dout => totalIters_16_loc_c_dout,
        totalIters_16_loc_num_data_valid => totalIters_16_loc_c_num_data_valid,
        totalIters_16_loc_fifo_cap => totalIters_16_loc_c_fifo_cap,
        totalIters_16_loc_empty_n => totalIters_16_loc_c_empty_n,
        totalIters_16_loc_read => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_totalIters_16_loc_read,
        wa_in_din => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_wa_in_din,
        wa_in_num_data_valid => wa_in_num_data_valid,
        wa_in_fifo_cap => wa_in_fifo_cap,
        wa_in_full_n => wa_in_full_n,
        wa_in_write => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_wa_in_write,
        inter10_dout => inter10_dout,
        inter10_num_data_valid => inter10_num_data_valid,
        inter10_fifo_cap => inter10_fifo_cap,
        inter10_empty_n => inter10_empty_n,
        inter10_read => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_inter10_read);

    Matrix_Vector_Activate_Batch_2_U0 : component BlackBoxJam_Matrix_Vector_Activate_Batch_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_2_U0_ap_start,
        ap_done => Matrix_Vector_Activate_Batch_2_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_2_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_2_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_2_U0_ap_ready,
        wa_in_dout => wa_in_dout,
        wa_in_num_data_valid => wa_in_num_data_valid,
        wa_in_fifo_cap => wa_in_fifo_cap,
        wa_in_empty_n => wa_in_empty_n,
        wa_in_read => Matrix_Vector_Activate_Batch_2_U0_wa_in_read,
        memOutStrm_din => Matrix_Vector_Activate_Batch_2_U0_memOutStrm_din,
        memOutStrm_num_data_valid => memOutStrm_num_data_valid,
        memOutStrm_fifo_cap => memOutStrm_fifo_cap,
        memOutStrm_full_n => memOutStrm_full_n,
        memOutStrm_write => Matrix_Vector_Activate_Batch_2_U0_memOutStrm_write,
        numReps_dout => numReps_c140_dout,
        numReps_num_data_valid => numReps_c140_num_data_valid,
        numReps_fifo_cap => numReps_c140_fifo_cap,
        numReps_empty_n => numReps_c140_empty_n,
        numReps_read => Matrix_Vector_Activate_Batch_2_U0_numReps_read,
        numReps_c_din => Matrix_Vector_Activate_Batch_2_U0_numReps_c_din,
        numReps_c_num_data_valid => numReps_c_num_data_valid,
        numReps_c_fifo_cap => numReps_c_fifo_cap,
        numReps_c_full_n => numReps_c_full_n,
        numReps_c_write => Matrix_Vector_Activate_Batch_2_U0_numReps_c_write,
        p_ZL8weights8_0_address0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_0_address0,
        p_ZL8weights8_0_ce0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_0_ce0,
        p_ZL8weights8_0_q0 => p_ZL8weights8_0_q0,
        p_ZL8weights8_1_address0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_1_address0,
        p_ZL8weights8_1_ce0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_1_ce0,
        p_ZL8weights8_1_q0 => p_ZL8weights8_1_q0,
        p_ZL8weights8_2_address0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_2_address0,
        p_ZL8weights8_2_ce0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_2_ce0,
        p_ZL8weights8_2_q0 => p_ZL8weights8_2_q0,
        p_ZL8weights8_3_address0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_3_address0,
        p_ZL8weights8_3_ce0 => Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_3_ce0,
        p_ZL8weights8_3_q0 => p_ZL8weights8_3_q0);

    Stream2Mem_Batch_64u_128u_U0 : component BlackBoxJam_Stream2Mem_Batch_64u_128u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Stream2Mem_Batch_64u_128u_U0_ap_start,
        ap_done => Stream2Mem_Batch_64u_128u_U0_ap_done,
        ap_continue => Stream2Mem_Batch_64u_128u_U0_ap_continue,
        ap_idle => Stream2Mem_Batch_64u_128u_U0_ap_idle,
        ap_ready => Stream2Mem_Batch_64u_128u_U0_ap_ready,
        memOutStrm34_dout => memOutStrm_dout,
        memOutStrm34_num_data_valid => memOutStrm_num_data_valid,
        memOutStrm34_fifo_cap => memOutStrm_fifo_cap,
        memOutStrm34_empty_n => memOutStrm_empty_n,
        memOutStrm34_read => Stream2Mem_Batch_64u_128u_U0_memOutStrm34_read,
        m_axi_hostmem_AWVALID => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY => m_axi_hostmem_AWREADY,
        m_axi_hostmem_AWADDR => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY => m_axi_hostmem_WREADY,
        m_axi_hostmem_WDATA => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WLAST,
        m_axi_hostmem_WID => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WID,
        m_axi_hostmem_WUSER => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY => ap_const_logic_0,
        m_axi_hostmem_ARADDR => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID => ap_const_logic_0,
        m_axi_hostmem_RREADY => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA => ap_const_lv64_0,
        m_axi_hostmem_RLAST => ap_const_logic_0,
        m_axi_hostmem_RID => ap_const_lv1_0,
        m_axi_hostmem_RFIFONUM => ap_const_lv9_0,
        m_axi_hostmem_RUSER => ap_const_lv1_0,
        m_axi_hostmem_RRESP => ap_const_lv2_0,
        m_axi_hostmem_BVALID => m_axi_hostmem_BVALID,
        m_axi_hostmem_BREADY => Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP => m_axi_hostmem_BRESP,
        m_axi_hostmem_BID => m_axi_hostmem_BID,
        m_axi_hostmem_BUSER => m_axi_hostmem_BUSER,
        out_r_dout => out_c_dout,
        out_r_num_data_valid => out_c_num_data_valid,
        out_r_fifo_cap => out_c_fifo_cap,
        out_r_empty_n => out_c_empty_n,
        out_r_read => Stream2Mem_Batch_64u_128u_U0_out_r_read,
        numReps_dout => numReps_c_dout,
        numReps_num_data_valid => numReps_c_num_data_valid,
        numReps_fifo_cap => numReps_c_fifo_cap,
        numReps_empty_n => numReps_c_empty_n,
        numReps_read => Stream2Mem_Batch_64u_128u_U0_numReps_read);

    out_c_U : component BlackBoxJam_fifo_w64_d38_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_out_c_din,
        if_full_n => out_c_full_n,
        if_write => entry_proc_U0_out_c_write,
        if_dout => out_c_dout,
        if_num_data_valid => out_c_num_data_valid,
        if_fifo_cap => out_c_fifo_cap,
        if_empty_n => out_c_empty_n,
        if_read => Stream2Mem_Batch_64u_128u_U0_out_r_read);

    inter0_U : component BlackBoxJam_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mem2Stream_Batch_64u_3072u_U0_inter0_din,
        if_full_n => inter0_full_n,
        if_write => Mem2Stream_Batch_64u_3072u_U0_inter0_write,
        if_dout => inter0_dout,
        if_num_data_valid => inter0_num_data_valid,
        if_fifo_cap => inter0_fifo_cap,
        if_empty_n => inter0_empty_n,
        if_read => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_read);

    numReps_c160_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mem2Stream_Batch_64u_3072u_U0_numReps_c160_din,
        if_full_n => numReps_c160_full_n,
        if_write => Mem2Stream_Batch_64u_3072u_U0_numReps_c160_write,
        if_dout => numReps_c160_dout,
        if_num_data_valid => numReps_c160_num_data_valid,
        if_fifo_cap => numReps_c160_fifo_cap,
        if_empty_n => numReps_c160_empty_n,
        if_read => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_read);

    inter0_1_U : component BlackBoxJam_fifo_w192_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_1_din,
        if_full_n => inter0_1_full_n,
        if_write => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_inter0_1_write,
        if_dout => inter0_1_dout,
        if_num_data_valid => inter0_1_num_data_valid,
        if_fifo_cap => inter0_1_fifo_cap,
        if_empty_n => inter0_1_empty_n,
        if_read => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_1_read);

    numReps_c159_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_c159_din,
        if_full_n => numReps_c159_full_n,
        if_write => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_numReps_c159_write,
        if_dout => numReps_c159_dout,
        if_num_data_valid => numReps_c159_num_data_valid,
        if_fifo_cap => numReps_c159_fifo_cap,
        if_empty_n => numReps_c159_empty_n,
        if_read => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_read);

    inter0_2_U : component BlackBoxJam_fifo_w24_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_2_din,
        if_full_n => inter0_2_full_n,
        if_write => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_inter0_2_write,
        if_dout => inter0_2_dout,
        if_num_data_valid => inter0_2_num_data_valid,
        if_fifo_cap => inter0_2_fifo_cap,
        if_empty_n => inter0_2_empty_n,
        if_read => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_inter0_233_read);

    numReps_c158_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_c158_din,
        if_full_n => numReps_c158_full_n,
        if_write => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_numReps_c158_write,
        if_dout => numReps_c158_dout,
        if_num_data_valid => numReps_c158_num_data_valid,
        if_fifo_cap => numReps_c158_fifo_cap,
        if_empty_n => numReps_c158_empty_n,
        if_read => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_read);

    convInp_5_U : component BlackBoxJam_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_convInp_i_din,
        if_full_n => convInp_5_full_n,
        if_write => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_convInp_i_write,
        if_dout => convInp_5_dout,
        if_num_data_valid => convInp_5_num_data_valid,
        if_fifo_cap => convInp_5_fifo_cap,
        if_empty_n => convInp_5_empty_n,
        if_read => Matrix_Vector_Activate_Batch_4_U0_convInp_5_read);

    numReps_c157_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_c157_din,
        if_full_n => numReps_c157_full_n,
        if_write => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_numReps_c157_write,
        if_dout => numReps_c157_dout,
        if_num_data_valid => numReps_c157_num_data_valid,
        if_fifo_cap => numReps_c157_fifo_cap,
        if_empty_n => numReps_c157_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_read);

    p_loc_channel_U : component BlackBoxJam_fifo_w30_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_entry5993_proc_U0_ap_return_0,
        if_full_n => p_loc_channel_full_n,
        if_write => ap_channel_done_p_loc_channel,
        if_dout => p_loc_channel_dout,
        if_num_data_valid => p_loc_channel_num_data_valid,
        if_fifo_cap => p_loc_channel_fifo_cap,
        if_empty_n => p_loc_channel_empty_n,
        if_read => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_ready);

    mul_ln121_cast_loc_channel_U : component BlackBoxJam_fifo_w30_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_entry5993_proc_U0_ap_return_1,
        if_full_n => mul_ln121_cast_loc_channel_full_n,
        if_write => ap_channel_done_mul_ln121_cast_loc_channel,
        if_dout => mul_ln121_cast_loc_channel_dout,
        if_num_data_valid => mul_ln121_cast_loc_channel_num_data_valid,
        if_fifo_cap => mul_ln121_cast_loc_channel_fifo_cap,
        if_empty_n => mul_ln121_cast_loc_channel_empty_n,
        if_read => Matrix_Vector_Activate_Batch_4_U0_ap_ready);

    mvOut_m_buffer_5_U : component BlackBoxJam_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_4_U0_mvOut_m_buffer_10_din,
        if_full_n => mvOut_m_buffer_5_full_n,
        if_write => Matrix_Vector_Activate_Batch_4_U0_mvOut_m_buffer_10_write,
        if_dout => mvOut_m_buffer_5_dout,
        if_num_data_valid => mvOut_m_buffer_5_num_data_valid,
        if_fifo_cap => mvOut_m_buffer_5_fifo_cap,
        if_empty_n => mvOut_m_buffer_5_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_mvOut_m_buffer_10_read);

    inter1_U : component BlackBoxJam_fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_inter1_din,
        if_full_n => inter1_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_inter1_write,
        if_dout => inter1_dout,
        if_num_data_valid => inter1_num_data_valid,
        if_fifo_cap => inter1_fifo_cap,
        if_empty_n => inter1_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_inter1_read);

    numReps_c156_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_c156_din,
        if_full_n => numReps_c156_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_numReps_c156_write,
        if_dout => numReps_c156_dout,
        if_num_data_valid => numReps_c156_num_data_valid,
        if_fifo_cap => numReps_c156_fifo_cap,
        if_empty_n => numReps_c156_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_read);

    wa_in_7_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_wa_in_12_din,
        if_full_n => wa_in_7_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_wa_in_12_write,
        if_dout => wa_in_7_dout,
        if_num_data_valid => wa_in_7_num_data_valid,
        if_fifo_cap => wa_in_7_fifo_cap,
        if_empty_n => wa_in_7_empty_n,
        if_read => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_wa_in_i126_read);

    numReps_c155_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_c155_din,
        if_full_n => numReps_c155_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_numReps_c155_write,
        if_dout => numReps_c155_dout,
        if_num_data_valid => numReps_c155_num_data_valid,
        if_fifo_cap => numReps_c155_fifo_cap,
        if_empty_n => numReps_c155_empty_n,
        if_read => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_read);

    convInp_4_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_convInp_i3_din,
        if_full_n => convInp_4_full_n,
        if_write => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_convInp_i3_write,
        if_dout => convInp_4_dout,
        if_num_data_valid => convInp_4_num_data_valid,
        if_fifo_cap => convInp_4_fifo_cap,
        if_empty_n => convInp_4_empty_n,
        if_read => Matrix_Vector_Activate_Batch_U0_convInp_4_read);

    numReps_c154_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_c154_din,
        if_full_n => numReps_c154_full_n,
        if_write => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_numReps_c154_write,
        if_dout => numReps_c154_dout,
        if_num_data_valid => numReps_c154_num_data_valid,
        if_fifo_cap => numReps_c154_fifo_cap,
        if_empty_n => numReps_c154_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_read);

    mul_ln121_1_cast_loc_channel_U : component BlackBoxJam_fifo_w30_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_return,
        if_full_n => mul_ln121_1_cast_loc_channel_full_n,
        if_write => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_done,
        if_dout => mul_ln121_1_cast_loc_channel_dout,
        if_num_data_valid => mul_ln121_1_cast_loc_channel_num_data_valid,
        if_fifo_cap => mul_ln121_1_cast_loc_channel_fifo_cap,
        if_empty_n => mul_ln121_1_cast_loc_channel_empty_n,
        if_read => Matrix_Vector_Activate_Batch_U0_ap_ready);

    mvOut_m_buffer_4_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_U0_mvOut_m_buffer_9_din,
        if_full_n => mvOut_m_buffer_4_full_n,
        if_write => Matrix_Vector_Activate_Batch_U0_mvOut_m_buffer_9_write,
        if_dout => mvOut_m_buffer_4_dout,
        if_num_data_valid => mvOut_m_buffer_4_num_data_valid,
        if_fifo_cap => mvOut_m_buffer_4_fifo_cap,
        if_empty_n => mvOut_m_buffer_4_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_mvOut_m_buffer_9_read);

    inter2_U : component BlackBoxJam_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_inter2_din,
        if_full_n => inter2_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_inter2_write,
        if_dout => inter2_dout,
        if_num_data_valid => inter2_num_data_valid,
        if_fifo_cap => inter2_fifo_cap,
        if_empty_n => inter2_empty_n,
        if_read => StreamingMaxPool_Batch_28u_2u_64u_U0_inter2_read);

    numReps_c153_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_c153_din,
        if_full_n => numReps_c153_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_numReps_c153_write,
        if_dout => numReps_c153_dout,
        if_num_data_valid => numReps_c153_num_data_valid,
        if_fifo_cap => numReps_c153_fifo_cap,
        if_empty_n => numReps_c153_empty_n,
        if_read => StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_read);

    inter3_U : component BlackBoxJam_fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMaxPool_Batch_28u_2u_64u_U0_inter3_din,
        if_full_n => inter3_full_n,
        if_write => StreamingMaxPool_Batch_28u_2u_64u_U0_inter3_write,
        if_dout => inter3_dout,
        if_num_data_valid => inter3_num_data_valid,
        if_fifo_cap => inter3_fifo_cap,
        if_empty_n => inter3_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_inter3_read);

    numReps_c152_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_c152_din,
        if_full_n => numReps_c152_full_n,
        if_write => StreamingMaxPool_Batch_28u_2u_64u_U0_numReps_c152_write,
        if_dout => numReps_c152_dout,
        if_num_data_valid => numReps_c152_num_data_valid,
        if_fifo_cap => numReps_c152_fifo_cap,
        if_empty_n => numReps_c152_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_read);

    wa_in_6_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_wa_in_11_din,
        if_full_n => wa_in_6_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_wa_in_11_write,
        if_dout => wa_in_6_dout,
        if_num_data_valid => wa_in_6_num_data_valid,
        if_fifo_cap => wa_in_6_fifo_cap,
        if_empty_n => wa_in_6_empty_n,
        if_read => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_wa_in_i822_read);

    numReps_c151_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_c151_din,
        if_full_n => numReps_c151_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_numReps_c151_write,
        if_dout => numReps_c151_dout,
        if_num_data_valid => numReps_c151_num_data_valid,
        if_fifo_cap => numReps_c151_fifo_cap,
        if_empty_n => numReps_c151_empty_n,
        if_read => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_read);

    convInp_3_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_convInp_i10_din,
        if_full_n => convInp_3_full_n,
        if_write => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_convInp_i10_write,
        if_dout => convInp_3_dout,
        if_num_data_valid => convInp_3_num_data_valid,
        if_fifo_cap => convInp_3_fifo_cap,
        if_empty_n => convInp_3_empty_n,
        if_read => Matrix_Vector_Activate_Batch_1_U0_convInp_3_read);

    numReps_c150_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_c150_din,
        if_full_n => numReps_c150_full_n,
        if_write => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_numReps_c150_write,
        if_dout => numReps_c150_dout,
        if_num_data_valid => numReps_c150_num_data_valid,
        if_fifo_cap => numReps_c150_fifo_cap,
        if_empty_n => numReps_c150_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_read);

    shl_ln121_loc_channel_U : component BlackBoxJam_fifo_w32_d15_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_return_0,
        if_full_n => shl_ln121_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln121_loc_channel,
        if_dout => shl_ln121_loc_channel_dout,
        if_num_data_valid => shl_ln121_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln121_loc_channel_fifo_cap,
        if_empty_n => shl_ln121_loc_channel_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_ready);

    add_ln121_loc_channel_U : component BlackBoxJam_fifo_w28_d14_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_return_1,
        if_full_n => add_ln121_loc_channel_full_n,
        if_write => ap_channel_done_add_ln121_loc_channel,
        if_dout => add_ln121_loc_channel_dout,
        if_num_data_valid => add_ln121_loc_channel_num_data_valid,
        if_fifo_cap => add_ln121_loc_channel_fifo_cap,
        if_empty_n => add_ln121_loc_channel_empty_n,
        if_read => Matrix_Vector_Activate_Batch_1_U0_ap_ready);

    mvOut_m_buffer_3_U : component BlackBoxJam_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_1_U0_mvOut_m_buffer_8_din,
        if_full_n => mvOut_m_buffer_3_full_n,
        if_write => Matrix_Vector_Activate_Batch_1_U0_mvOut_m_buffer_8_write,
        if_dout => mvOut_m_buffer_3_dout,
        if_num_data_valid => mvOut_m_buffer_3_num_data_valid,
        if_fifo_cap => mvOut_m_buffer_3_fifo_cap,
        if_empty_n => mvOut_m_buffer_3_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_mvOut_m_buffer_8_read);

    inter4_U : component BlackBoxJam_fifo_w128_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_inter4_din,
        if_full_n => inter4_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_inter4_write,
        if_dout => inter4_dout,
        if_num_data_valid => inter4_num_data_valid,
        if_fifo_cap => inter4_fifo_cap,
        if_empty_n => inter4_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_inter4_read);

    numReps_c149_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_c149_din,
        if_full_n => numReps_c149_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_numReps_c149_write,
        if_dout => numReps_c149_dout,
        if_num_data_valid => numReps_c149_num_data_valid,
        if_fifo_cap => numReps_c149_fifo_cap,
        if_empty_n => numReps_c149_empty_n,
        if_read => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_read);

    totalIters_11_loc_c135_channel_U : component BlackBoxJam_fifo_w32_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_0,
        if_full_n => totalIters_11_loc_c135_channel_full_n,
        if_write => ap_channel_done_totalIters_11_loc_c135_channel,
        if_dout => totalIters_11_loc_c135_channel_dout,
        if_num_data_valid => totalIters_11_loc_c135_channel_num_data_valid,
        if_fifo_cap => totalIters_11_loc_c135_channel_fifo_cap,
        if_empty_n => totalIters_11_loc_c135_channel_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_ready);

    totalIters_10_loc_c137_channel_U : component BlackBoxJam_fifo_w32_d25_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_1,
        if_full_n => totalIters_10_loc_c137_channel_full_n,
        if_write => ap_channel_done_totalIters_10_loc_c137_channel,
        if_dout => totalIters_10_loc_c137_channel_dout,
        if_num_data_valid => totalIters_10_loc_c137_channel_num_data_valid,
        if_fifo_cap => totalIters_10_loc_c137_channel_fifo_cap,
        if_empty_n => totalIters_10_loc_c137_channel_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_ready);

    totalIters_16_loc_c139_channel_U : component BlackBoxJam_fifo_w32_d31_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_return_2,
        if_full_n => totalIters_16_loc_c139_channel_full_n,
        if_write => ap_channel_done_totalIters_16_loc_c139_channel,
        if_dout => totalIters_16_loc_c139_channel_dout,
        if_num_data_valid => totalIters_16_loc_c139_channel_num_data_valid,
        if_fifo_cap => totalIters_16_loc_c139_channel_fifo_cap,
        if_empty_n => totalIters_16_loc_c139_channel_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_ready);

    wa_in_5_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_wa_in_10_din,
        if_full_n => wa_in_5_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_wa_in_10_write,
        if_dout => wa_in_5_dout,
        if_num_data_valid => wa_in_5_num_data_valid,
        if_fifo_cap => wa_in_5_fifo_cap,
        if_empty_n => wa_in_5_empty_n,
        if_read => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_wa_in_i1518_read);

    totalIters_11_loc_c_U : component BlackBoxJam_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_totalIters_11_loc_c_din,
        if_full_n => totalIters_11_loc_c_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_totalIters_11_loc_c_write,
        if_dout => totalIters_11_loc_c_dout,
        if_num_data_valid => totalIters_11_loc_c_num_data_valid,
        if_fifo_cap => totalIters_11_loc_c_fifo_cap,
        if_empty_n => totalIters_11_loc_c_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_totalIters_11_loc_read);

    convInp_2_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_convInp_i17_din,
        if_full_n => convInp_2_full_n,
        if_write => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_convInp_i17_write,
        if_dout => convInp_2_dout,
        if_num_data_valid => convInp_2_num_data_valid,
        if_fifo_cap => convInp_2_fifo_cap,
        if_empty_n => convInp_2_empty_n,
        if_read => Matrix_Vector_Activate_Batch_8_U0_convInp_2_read);

    numReps_c148_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_c148_din,
        if_full_n => numReps_c148_full_n,
        if_write => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_numReps_c148_write,
        if_dout => numReps_c148_dout,
        if_num_data_valid => numReps_c148_num_data_valid,
        if_fifo_cap => numReps_c148_fifo_cap,
        if_empty_n => numReps_c148_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_read);

    totalIters_13_loc_channel_U : component BlackBoxJam_fifo_w32_d21_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_return_0,
        if_full_n => totalIters_13_loc_channel_full_n,
        if_write => ap_channel_done_totalIters_13_loc_channel,
        if_dout => totalIters_13_loc_channel_dout,
        if_num_data_valid => totalIters_13_loc_channel_num_data_valid,
        if_fifo_cap => totalIters_13_loc_channel_fifo_cap,
        if_empty_n => totalIters_13_loc_channel_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_ready);

    totalIters_13_cast_loc_channel_U : component BlackBoxJam_fifo_w27_d18_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_return_1,
        if_full_n => totalIters_13_cast_loc_channel_full_n,
        if_write => ap_channel_done_totalIters_13_cast_loc_channel,
        if_dout => totalIters_13_cast_loc_channel_dout,
        if_num_data_valid => totalIters_13_cast_loc_channel_num_data_valid,
        if_fifo_cap => totalIters_13_cast_loc_channel_fifo_cap,
        if_empty_n => totalIters_13_cast_loc_channel_empty_n,
        if_read => Matrix_Vector_Activate_Batch_8_U0_ap_ready);

    mvOut_m_buffer_2_U : component BlackBoxJam_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_8_U0_mvOut_m_buffer_7_din,
        if_full_n => mvOut_m_buffer_2_full_n,
        if_write => Matrix_Vector_Activate_Batch_8_U0_mvOut_m_buffer_7_write,
        if_dout => mvOut_m_buffer_2_dout,
        if_num_data_valid => mvOut_m_buffer_2_num_data_valid,
        if_fifo_cap => mvOut_m_buffer_2_fifo_cap,
        if_empty_n => mvOut_m_buffer_2_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_mvOut_m_buffer_7_read);

    inter5_U : component BlackBoxJam_fifo_w128_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_inter5_din,
        if_full_n => inter5_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_inter5_write,
        if_dout => inter5_dout,
        if_num_data_valid => inter5_num_data_valid,
        if_fifo_cap => inter5_fifo_cap,
        if_empty_n => inter5_empty_n,
        if_read => StreamingMaxPool_Batch_10u_2u_128u_U0_inter5_read);

    numReps_c147_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_c147_din,
        if_full_n => numReps_c147_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_numReps_c147_write,
        if_dout => numReps_c147_dout,
        if_num_data_valid => numReps_c147_num_data_valid,
        if_fifo_cap => numReps_c147_fifo_cap,
        if_empty_n => numReps_c147_empty_n,
        if_read => StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_read);

    inter6_U : component BlackBoxJam_fifo_w128_d81_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMaxPool_Batch_10u_2u_128u_U0_inter6_din,
        if_full_n => inter6_full_n,
        if_write => StreamingMaxPool_Batch_10u_2u_128u_U0_inter6_write,
        if_dout => inter6_dout,
        if_num_data_valid => inter6_num_data_valid,
        if_fifo_cap => inter6_fifo_cap,
        if_empty_n => inter6_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_inter6_read);

    numReps_c146_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_c146_din,
        if_full_n => numReps_c146_full_n,
        if_write => StreamingMaxPool_Batch_10u_2u_128u_U0_numReps_c146_write,
        if_dout => numReps_c146_dout,
        if_num_data_valid => numReps_c146_num_data_valid,
        if_fifo_cap => numReps_c146_fifo_cap,
        if_empty_n => numReps_c146_empty_n,
        if_read => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_read);

    wa_in_4_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_wa_in_9_din,
        if_full_n => wa_in_4_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_wa_in_9_write,
        if_dout => wa_in_4_dout,
        if_num_data_valid => wa_in_4_num_data_valid,
        if_fifo_cap => wa_in_4_fifo_cap,
        if_empty_n => wa_in_4_empty_n,
        if_read => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_wa_in_i2214_read);

    convInp_1_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_convInp_i24_din,
        if_full_n => convInp_1_full_n,
        if_write => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_convInp_i24_write,
        if_dout => convInp_1_dout,
        if_num_data_valid => convInp_1_num_data_valid,
        if_fifo_cap => convInp_1_fifo_cap,
        if_empty_n => convInp_1_empty_n,
        if_read => Matrix_Vector_Activate_Batch_7_U0_convInp_1_read);

    numReps_c145_U : component BlackBoxJam_fifo_w32_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_c145_din,
        if_full_n => numReps_c145_full_n,
        if_write => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_numReps_c145_write,
        if_dout => numReps_c145_dout,
        if_num_data_valid => numReps_c145_num_data_valid,
        if_fifo_cap => numReps_c145_fifo_cap,
        if_empty_n => numReps_c145_empty_n,
        if_read => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_read);

    shl_ln121_2_loc_channel_U : component BlackBoxJam_fifo_w32_d25_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_return_0,
        if_full_n => shl_ln121_2_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln121_2_loc_channel,
        if_dout => shl_ln121_2_loc_channel_dout,
        if_num_data_valid => shl_ln121_2_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln121_2_loc_channel_fifo_cap,
        if_empty_n => shl_ln121_2_loc_channel_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_ready);

    add_ln121_1_loc_channel_U : component BlackBoxJam_fifo_w24_d23_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_return_1,
        if_full_n => add_ln121_1_loc_channel_full_n,
        if_write => ap_channel_done_add_ln121_1_loc_channel,
        if_dout => add_ln121_1_loc_channel_dout,
        if_num_data_valid => add_ln121_1_loc_channel_num_data_valid,
        if_fifo_cap => add_ln121_1_loc_channel_fifo_cap,
        if_empty_n => add_ln121_1_loc_channel_empty_n,
        if_read => Matrix_Vector_Activate_Batch_7_U0_ap_ready);

    mvOut_m_buffer_1_U : component BlackBoxJam_fifo_w4_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_7_U0_mvOut_m_buffer_6_din,
        if_full_n => mvOut_m_buffer_1_full_n,
        if_write => Matrix_Vector_Activate_Batch_7_U0_mvOut_m_buffer_6_write,
        if_dout => mvOut_m_buffer_1_dout,
        if_num_data_valid => mvOut_m_buffer_1_num_data_valid,
        if_fifo_cap => mvOut_m_buffer_1_fifo_cap,
        if_empty_n => mvOut_m_buffer_1_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_mvOut_m_buffer_6_read);

    inter7_U : component BlackBoxJam_fifo_w256_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_inter7_din,
        if_full_n => inter7_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_inter7_write,
        if_dout => inter7_dout,
        if_num_data_valid => inter7_num_data_valid,
        if_fifo_cap => inter7_fifo_cap,
        if_empty_n => inter7_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_inter7_read);

    wa_in_3_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_wa_in_8_din,
        if_full_n => wa_in_3_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_wa_in_8_write,
        if_dout => wa_in_3_dout,
        if_num_data_valid => wa_in_3_num_data_valid,
        if_fifo_cap => wa_in_3_fifo_cap,
        if_empty_n => wa_in_3_empty_n,
        if_read => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_wa_in_i2910_read);

    totalIters_10_loc_c136_U : component BlackBoxJam_fifo_w32_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_totalIters_10_loc_c136_din,
        if_full_n => totalIters_10_loc_c136_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_totalIters_10_loc_c136_write,
        if_dout => totalIters_10_loc_c136_dout,
        if_num_data_valid => totalIters_10_loc_c136_num_data_valid,
        if_fifo_cap => totalIters_10_loc_c136_fifo_cap,
        if_empty_n => totalIters_10_loc_c136_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_read);

    convInp_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_convInp_i31_din,
        if_full_n => convInp_full_n,
        if_write => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_convInp_i31_write,
        if_dout => convInp_dout,
        if_num_data_valid => convInp_num_data_valid,
        if_fifo_cap => convInp_fifo_cap,
        if_empty_n => convInp_empty_n,
        if_read => Matrix_Vector_Activate_Batch_6_U0_convInp_read);

    numReps_c144_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_c144_din,
        if_full_n => numReps_c144_full_n,
        if_write => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_numReps_c144_write,
        if_dout => numReps_c144_dout,
        if_num_data_valid => numReps_c144_num_data_valid,
        if_fifo_cap => numReps_c144_fifo_cap,
        if_empty_n => numReps_c144_empty_n,
        if_read => Matrix_Vector_Activate_Batch_6_U0_numReps_read);

    mvOut_m_buffer_U : component BlackBoxJam_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_6_U0_mvOut_m_buffer_din,
        if_full_n => mvOut_m_buffer_full_n,
        if_write => Matrix_Vector_Activate_Batch_6_U0_mvOut_m_buffer_write,
        if_dout => mvOut_m_buffer_dout,
        if_num_data_valid => mvOut_m_buffer_num_data_valid,
        if_fifo_cap => mvOut_m_buffer_fifo_cap,
        if_empty_n => mvOut_m_buffer_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_mvOut_m_buffer_read);

    numReps_c143_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_6_U0_numReps_c143_din,
        if_full_n => numReps_c143_full_n,
        if_write => Matrix_Vector_Activate_Batch_6_U0_numReps_c143_write,
        if_dout => numReps_c143_dout,
        if_num_data_valid => numReps_c143_num_data_valid,
        if_fifo_cap => numReps_c143_fifo_cap,
        if_empty_n => numReps_c143_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_read);

    inter8_U : component BlackBoxJam_fifo_w256_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_inter8_din,
        if_full_n => inter8_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_inter8_write,
        if_dout => inter8_dout,
        if_num_data_valid => inter8_num_data_valid,
        if_fifo_cap => inter8_fifo_cap,
        if_empty_n => inter8_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_inter8_read);

    numReps_c142_U : component BlackBoxJam_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_c142_din,
        if_full_n => numReps_c142_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_numReps_c142_write,
        if_dout => numReps_c142_dout,
        if_num_data_valid => numReps_c142_num_data_valid,
        if_fifo_cap => numReps_c142_fifo_cap,
        if_empty_n => numReps_c142_empty_n,
        if_read => Matrix_Vector_Activate_Batch_5_U0_numReps_read);

    wa_in_2_U : component BlackBoxJam_fifo_w4_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_wa_in_2_din,
        if_full_n => wa_in_2_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_wa_in_2_write,
        if_dout => wa_in_2_dout,
        if_num_data_valid => wa_in_2_num_data_valid,
        if_fifo_cap => wa_in_2_fifo_cap,
        if_empty_n => wa_in_2_empty_n,
        if_read => Matrix_Vector_Activate_Batch_5_U0_wa_in_2_read);

    totalIters_10_loc_c_U : component BlackBoxJam_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_c_din,
        if_full_n => totalIters_10_loc_c_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_totalIters_10_loc_c_write,
        if_dout => totalIters_10_loc_c_dout,
        if_num_data_valid => totalIters_10_loc_c_num_data_valid,
        if_fifo_cap => totalIters_10_loc_c_fifo_cap,
        if_empty_n => totalIters_10_loc_c_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_totalIters_10_loc_read);

    wa_out_m_buffer_1_U : component BlackBoxJam_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_5_U0_wa_out_m_buffer_2_din,
        if_full_n => wa_out_m_buffer_1_full_n,
        if_write => Matrix_Vector_Activate_Batch_5_U0_wa_out_m_buffer_2_write,
        if_dout => wa_out_m_buffer_1_dout,
        if_num_data_valid => wa_out_m_buffer_1_num_data_valid,
        if_fifo_cap => wa_out_m_buffer_1_fifo_cap,
        if_empty_n => wa_out_m_buffer_1_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_wa_out_m_buffer_2_read);

    numReps_c141_U : component BlackBoxJam_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_5_U0_numReps_c141_din,
        if_full_n => numReps_c141_full_n,
        if_write => Matrix_Vector_Activate_Batch_5_U0_numReps_c141_write,
        if_dout => numReps_c141_dout,
        if_num_data_valid => numReps_c141_num_data_valid,
        if_fifo_cap => numReps_c141_fifo_cap,
        if_empty_n => numReps_c141_empty_n,
        if_read => Matrix_Vector_Activate_Batch_3_U0_numReps_read);

    inter9_U : component BlackBoxJam_fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_inter9_din,
        if_full_n => inter9_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_inter9_write,
        if_dout => inter9_dout,
        if_num_data_valid => inter9_num_data_valid,
        if_fifo_cap => inter9_fifo_cap,
        if_empty_n => inter9_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_inter9_read);

    totalIters_16_loc_c138_U : component BlackBoxJam_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_totalIters_16_loc_c138_din,
        if_full_n => totalIters_16_loc_c138_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_totalIters_16_loc_c138_write,
        if_dout => totalIters_16_loc_c138_dout,
        if_num_data_valid => totalIters_16_loc_c138_num_data_valid,
        if_fifo_cap => totalIters_16_loc_c138_fifo_cap,
        if_empty_n => totalIters_16_loc_c138_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_read);

    wa_in_1_U : component BlackBoxJam_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_wa_in_1_din,
        if_full_n => wa_in_1_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_wa_in_1_write,
        if_dout => wa_in_1_dout,
        if_num_data_valid => wa_in_1_num_data_valid,
        if_fifo_cap => wa_in_1_fifo_cap,
        if_empty_n => wa_in_1_empty_n,
        if_read => Matrix_Vector_Activate_Batch_3_U0_wa_in_1_read);

    wa_out_m_buffer_U : component BlackBoxJam_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_3_U0_wa_out_m_buffer_din,
        if_full_n => wa_out_m_buffer_full_n,
        if_write => Matrix_Vector_Activate_Batch_3_U0_wa_out_m_buffer_write,
        if_dout => wa_out_m_buffer_dout,
        if_num_data_valid => wa_out_m_buffer_num_data_valid,
        if_fifo_cap => wa_out_m_buffer_fifo_cap,
        if_empty_n => wa_out_m_buffer_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_wa_out_m_buffer_read);

    numReps_c140_U : component BlackBoxJam_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_3_U0_numReps_c140_din,
        if_full_n => numReps_c140_full_n,
        if_write => Matrix_Vector_Activate_Batch_3_U0_numReps_c140_write,
        if_dout => numReps_c140_dout,
        if_num_data_valid => numReps_c140_num_data_valid,
        if_fifo_cap => numReps_c140_fifo_cap,
        if_empty_n => numReps_c140_empty_n,
        if_read => Matrix_Vector_Activate_Batch_2_U0_numReps_read);

    inter10_U : component BlackBoxJam_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_inter10_din,
        if_full_n => inter10_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_inter10_write,
        if_dout => inter10_dout,
        if_num_data_valid => inter10_num_data_valid,
        if_fifo_cap => inter10_fifo_cap,
        if_empty_n => inter10_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_inter10_read);

    totalIters_16_loc_c_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_c_din,
        if_full_n => totalIters_16_loc_c_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_totalIters_16_loc_c_write,
        if_dout => totalIters_16_loc_c_dout,
        if_num_data_valid => totalIters_16_loc_c_num_data_valid,
        if_fifo_cap => totalIters_16_loc_c_fifo_cap,
        if_empty_n => totalIters_16_loc_c_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_totalIters_16_loc_read);

    wa_in_U : component BlackBoxJam_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_wa_in_din,
        if_full_n => wa_in_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_wa_in_write,
        if_dout => wa_in_dout,
        if_num_data_valid => wa_in_num_data_valid,
        if_fifo_cap => wa_in_fifo_cap,
        if_empty_n => wa_in_empty_n,
        if_read => Matrix_Vector_Activate_Batch_2_U0_wa_in_read);

    memOutStrm_U : component BlackBoxJam_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_2_U0_memOutStrm_din,
        if_full_n => memOutStrm_full_n,
        if_write => Matrix_Vector_Activate_Batch_2_U0_memOutStrm_write,
        if_dout => memOutStrm_dout,
        if_num_data_valid => memOutStrm_num_data_valid,
        if_fifo_cap => memOutStrm_fifo_cap,
        if_empty_n => memOutStrm_empty_n,
        if_read => Stream2Mem_Batch_64u_128u_U0_memOutStrm34_read);

    numReps_c_U : component BlackBoxJam_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activate_Batch_2_U0_numReps_c_din,
        if_full_n => numReps_c_full_n,
        if_write => Matrix_Vector_Activate_Batch_2_U0_numReps_c_write,
        if_dout => numReps_c_dout,
        if_num_data_valid => numReps_c_num_data_valid,
        if_fifo_cap => numReps_c_fifo_cap,
        if_empty_n => numReps_c_empty_n,
        if_read => Stream2Mem_Batch_64u_128u_U0_numReps_read);

    start_for_Stream2Mem_Batch_64u_128u_U0_U : component BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Stream2Mem_Batch_64u_128u_U0_din,
        if_full_n => start_for_Stream2Mem_Batch_64u_128u_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_Stream2Mem_Batch_64u_128u_U0_dout,
        if_empty_n => start_for_Stream2Mem_Batch_64u_128u_U0_empty_n,
        if_read => Stream2Mem_Batch_64u_128u_U0_ap_ready);

    start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_U : component BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_din,
        if_full_n => start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_full_n,
        if_write => Mem2Stream_Batch_64u_3072u_U0_start_write,
        if_dout => start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_dout,
        if_empty_n => start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_empty_n,
        if_read => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_ready);

    start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_U : component BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_din,
        if_full_n => start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_full_n,
        if_write => StreamingDataWidthConverter_Batch_64u_192u_384u_U0_start_write,
        if_dout => start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_dout,
        if_empty_n => start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_empty_n,
        if_read => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_ready);

    start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_U : component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_din,
        if_full_n => start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_full_n,
        if_write => StreamingDataWidthConverter_Batch_192u_24u_128u_U0_start_write,
        if_dout => start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_dout,
        if_empty_n => start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_empty_n,
        if_read => ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_full_n,
        if_write => Matrix_Vector_Activate_Batch_4_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_ready);

    start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_U : component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_din,
        if_full_n => start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_start_write,
        if_dout => start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_dout,
        if_empty_n => start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_empty_n,
        if_read => ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_full_n,
        if_write => Matrix_Vector_Activate_Batch_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_ready);

    start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_U : component BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_din,
        if_full_n => start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_start_write,
        if_dout => start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_dout,
        if_empty_n => start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_empty_n,
        if_read => StreamingMaxPool_Batch_28u_2u_64u_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_full_n,
        if_write => StreamingMaxPool_Batch_28u_2u_64u_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_ready);

    start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_U : component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_din,
        if_full_n => start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_start_write,
        if_dout => start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_dout,
        if_empty_n => start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_empty_n,
        if_read => ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_ready);

    start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_U : component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_din,
        if_full_n => start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_start_write,
        if_dout => start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_dout,
        if_empty_n => start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_empty_n,
        if_read => ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_full_n,
        if_write => Matrix_Vector_Activate_Batch_8_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_ready);

    start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_U : component BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_din,
        if_full_n => start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_start_write,
        if_dout => start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_dout,
        if_empty_n => start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_empty_n,
        if_read => StreamingMaxPool_Batch_10u_2u_128u_U0_ap_ready);

    start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_U : component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_din,
        if_full_n => start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_start_write,
        if_dout => start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_dout,
        if_empty_n => start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_empty_n,
        if_read => ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_full_n,
        if_write => Matrix_Vector_Activate_Batch_7_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_ready);

    start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_U : component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_din,
        if_full_n => start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_write,
        if_dout => start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_dout,
        if_empty_n => start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_empty_n,
        if_read => ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_full_n,
        if_write => Matrix_Vector_Activate_Batch_6_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_full_n,
        if_write => Matrix_Vector_Activate_Batch_3_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_ready);

    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_U : component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_din,
        if_full_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_full_n,
        if_write => DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_start_write,
        if_dout => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_empty_n,
        if_read => DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_ready);





    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready <= ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready <= ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready <= ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready <= ap_sync_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready <= ap_sync_DoCompute_Block_entry5993_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_4_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_6_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_7_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_8_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready <= ap_sync_Matrix_Vector_Activate_Batch_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready <= ap_sync_Mem2Stream_Batch_64u_3072u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_add_ln121_1_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_add_ln121_1_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_done and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_add_ln121_1_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_add_ln121_1_loc_channel <= ap_sync_channel_write_add_ln121_1_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_add_ln121_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_add_ln121_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_done and DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_add_ln121_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_add_ln121_loc_channel <= ap_sync_channel_write_add_ln121_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mul_ln121_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mul_ln121_cast_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_entry5993_proc_U0_ap_done and DoCompute_Block_entry5993_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mul_ln121_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mul_ln121_cast_loc_channel <= ap_sync_channel_write_mul_ln121_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_entry5993_proc_U0_ap_done and DoCompute_Block_entry5993_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_loc_channel <= ap_sync_channel_write_p_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln121_2_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_shl_ln121_2_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_done and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln121_2_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln121_2_loc_channel <= ap_sync_channel_write_shl_ln121_2_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln121_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_shl_ln121_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_done and DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln121_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln121_loc_channel <= ap_sync_channel_write_shl_ln121_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_totalIters_10_loc_c137_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_totalIters_10_loc_c137_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_totalIters_10_loc_c137_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_totalIters_10_loc_c137_channel <= ap_sync_channel_write_totalIters_10_loc_c137_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_totalIters_11_loc_c135_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_totalIters_11_loc_c135_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_totalIters_11_loc_c135_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_totalIters_11_loc_c135_channel <= ap_sync_channel_write_totalIters_11_loc_c135_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_totalIters_13_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_totalIters_13_cast_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_done and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_totalIters_13_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_totalIters_13_cast_loc_channel <= ap_sync_channel_write_totalIters_13_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_totalIters_13_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_totalIters_13_loc_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_done and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_totalIters_13_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_totalIters_13_loc_channel <= ap_sync_channel_write_totalIters_13_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_totalIters_16_loc_c139_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_totalIters_16_loc_c139_channel <= ap_const_logic_0;
            else
                if (((DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_totalIters_16_loc_c139_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_totalIters_16_loc_c139_channel <= ap_sync_channel_write_totalIters_16_loc_c139_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_start <= start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_empty_n;
    ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_start <= start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_empty_n;
    ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_start <= start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_empty_n;
    ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_start <= start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_empty_n;
    ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_start <= start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_empty_n;
    ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_start <= start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_empty_n;
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_continue <= (ap_sync_channel_write_totalIters_13_loc_channel and ap_sync_channel_write_totalIters_13_cast_loc_channel);
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_start <= ((ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready xor ap_const_logic_1) and ap_start);
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_continue <= (ap_sync_channel_write_shl_ln121_2_loc_channel and ap_sync_channel_write_add_ln121_1_loc_channel);
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_start <= ((ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps_proc : process(numReps)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_1D(5 - 1 downto 0);
        v0_cpy := numReps;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1D(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps_i in 0 to 32-1 loop
                v0_cpy(DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps_i) := numReps(32-1-DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_numReps <= resvalue(29-1 downto 0);
    end process;

    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_continue <= (ap_sync_channel_write_shl_ln121_loc_channel and ap_sync_channel_write_add_ln121_loc_channel);
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_start <= ((ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps_proc : process(numReps)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_19(5 - 1 downto 0);
        v0_cpy := numReps;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_19(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps_i in 0 to 32-1 loop
                v0_cpy(DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps_i) := numReps(32-1-DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_numReps <= resvalue(25-1 downto 0);
    end process;

    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_continue <= mul_ln121_1_cast_loc_channel_full_n;
    DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_start <= p_loc_channel_empty_n;
    DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_continue <= (ap_sync_channel_write_totalIters_16_loc_c139_channel and ap_sync_channel_write_totalIters_11_loc_c135_channel and ap_sync_channel_write_totalIters_10_loc_c137_channel);
    DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_start <= ((ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps_proc : process(numReps)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_1A(5 - 1 downto 0);
        v0_cpy := numReps;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1A(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps_i in 0 to 32-1 loop
                v0_cpy(DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps_i) := numReps(32-1-DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_numReps <= resvalue(26-1 downto 0);
    end process;

    DoCompute_Block_entry5993_proc_U0_ap_continue <= (ap_sync_channel_write_p_loc_channel and ap_sync_channel_write_mul_ln121_cast_loc_channel);
    DoCompute_Block_entry5993_proc_U0_ap_start <= ((ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    DoCompute_Block_entry5993_proc_U0_numReps_proc : process(numReps)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable DoCompute_Block_entry5993_proc_U0_numReps_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_1E(5 - 1 downto 0);
        v0_cpy := numReps;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1E(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for DoCompute_Block_entry5993_proc_U0_numReps_i in 0 to 32-1 loop
                v0_cpy(DoCompute_Block_entry5993_proc_U0_numReps_i) := numReps(32-1-DoCompute_Block_entry5993_proc_U0_numReps_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        DoCompute_Block_entry5993_proc_U0_numReps <= resvalue(30-1 downto 0);
    end process;

    DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_start <= (totalIters_10_loc_c137_channel_empty_n and shl_ln121_2_loc_channel_empty_n);
    DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_start_full_n <= (start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_full_n and start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_full_n);
    DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_start <= totalIters_11_loc_c135_channel_empty_n;
    DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_start <= totalIters_13_loc_channel_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_start <= totalIters_16_loc_c139_channel_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_start <= shl_ln121_loc_channel_empty_n;
    DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_start <= start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_empty_n;
    Matrix_Vector_Activate_Batch_1_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_1_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready xor ap_const_logic_1) and ap_start and add_ln121_loc_channel_empty_n);
    Matrix_Vector_Activate_Batch_2_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_2_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_3_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_3_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_4_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_4_U0_ap_start <= (mul_ln121_cast_loc_channel_empty_n and (ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_5_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_5_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_6_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_6_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_7_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_7_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready xor ap_const_logic_1) and ap_start and add_ln121_1_loc_channel_empty_n);
    Matrix_Vector_Activate_Batch_8_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_8_U0_ap_start <= (totalIters_13_cast_loc_channel_empty_n and (ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_U0_ap_start <= (mul_ln121_1_cast_loc_channel_empty_n and (ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Mem2Stream_Batch_64u_3072u_U0_ap_continue <= ap_const_logic_1;
    Mem2Stream_Batch_64u_3072u_U0_ap_start <= ((ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Stream2Mem_Batch_64u_128u_U0_ap_continue <= ap_continue;
    Stream2Mem_Batch_64u_128u_U0_ap_start <= start_for_Stream2Mem_Batch_64u_128u_U0_empty_n;
    StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_start <= start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_empty_n;
    StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_start <= start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_empty_n;
    StreamingMaxPool_Batch_10u_2u_128u_U0_ap_continue <= ap_const_logic_1;
    StreamingMaxPool_Batch_10u_2u_128u_U0_ap_start <= start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_empty_n;
    StreamingMaxPool_Batch_28u_2u_64u_U0_ap_continue <= ap_const_logic_1;
    StreamingMaxPool_Batch_28u_2u_64u_U0_ap_start <= start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_empty_n;
    ap_channel_done_add_ln121_1_loc_channel <= ((ap_sync_reg_channel_write_add_ln121_1_loc_channel xor ap_const_logic_1) and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_done);
    ap_channel_done_add_ln121_loc_channel <= ((ap_sync_reg_channel_write_add_ln121_loc_channel xor ap_const_logic_1) and DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_done);
    ap_channel_done_mul_ln121_cast_loc_channel <= ((ap_sync_reg_channel_write_mul_ln121_cast_loc_channel xor ap_const_logic_1) and DoCompute_Block_entry5993_proc_U0_ap_done);
    ap_channel_done_p_loc_channel <= ((ap_sync_reg_channel_write_p_loc_channel xor ap_const_logic_1) and DoCompute_Block_entry5993_proc_U0_ap_done);
    ap_channel_done_shl_ln121_2_loc_channel <= ((ap_sync_reg_channel_write_shl_ln121_2_loc_channel xor ap_const_logic_1) and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_done);
    ap_channel_done_shl_ln121_loc_channel <= ((ap_sync_reg_channel_write_shl_ln121_loc_channel xor ap_const_logic_1) and DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_done);
    ap_channel_done_totalIters_10_loc_c137_channel <= ((ap_sync_reg_channel_write_totalIters_10_loc_c137_channel xor ap_const_logic_1) and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done);
    ap_channel_done_totalIters_11_loc_c135_channel <= ((ap_sync_reg_channel_write_totalIters_11_loc_c135_channel xor ap_const_logic_1) and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done);
    ap_channel_done_totalIters_13_cast_loc_channel <= ((ap_sync_reg_channel_write_totalIters_13_cast_loc_channel xor ap_const_logic_1) and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_done);
    ap_channel_done_totalIters_13_loc_channel <= ((ap_sync_reg_channel_write_totalIters_13_loc_channel xor ap_const_logic_1) and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_done);
    ap_channel_done_totalIters_16_loc_c139_channel <= ((ap_sync_reg_channel_write_totalIters_16_loc_c139_channel xor ap_const_logic_1) and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_done);
    ap_done <= Stream2Mem_Batch_64u_128u_U0_ap_done;
    ap_idle <= ((shl_ln121_2_loc_channel_empty_n xor ap_const_logic_1) and (totalIters_13_cast_loc_channel_empty_n xor ap_const_logic_1) and (totalIters_13_loc_channel_empty_n xor ap_const_logic_1) and (totalIters_16_loc_c139_channel_empty_n xor ap_const_logic_1) and (totalIters_10_loc_c137_channel_empty_n xor ap_const_logic_1) and (totalIters_11_loc_c135_channel_empty_n xor ap_const_logic_1) and (shl_ln121_loc_channel_empty_n xor ap_const_logic_1) and (mul_ln121_1_cast_loc_channel_empty_n xor ap_const_logic_1) and (mul_ln121_cast_loc_channel_empty_n xor ap_const_logic_1) and (p_loc_channel_empty_n xor ap_const_logic_1) and (ap_const_logic_1 xor add_ln121_1_loc_channel_empty_n) and (ap_const_logic_1 xor add_ln121_loc_channel_empty_n) and entry_proc_U0_ap_idle and StreamingMaxPool_Batch_28u_2u_64u_U0_ap_idle and StreamingMaxPool_Batch_10u_2u_128u_U0_ap_idle and StreamingDataWidthConverter_Batch_64u_192u_384u_U0_ap_idle and StreamingDataWidthConverter_Batch_192u_24u_128u_U0_ap_idle and Stream2Mem_Batch_64u_128u_U0_ap_idle and 
    Mem2Stream_Batch_64u_3072u_U0_ap_idle and Matrix_Vector_Activate_Batch_U0_ap_idle and Matrix_Vector_Activate_Batch_8_U0_ap_idle and Matrix_Vector_Activate_Batch_7_U0_ap_idle and Matrix_Vector_Activate_Batch_6_U0_ap_idle and Matrix_Vector_Activate_Batch_5_U0_ap_idle and Matrix_Vector_Activate_Batch_4_U0_ap_idle and Matrix_Vector_Activate_Batch_3_U0_ap_idle and Matrix_Vector_Activate_Batch_2_U0_ap_idle and Matrix_Vector_Activate_Batch_1_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_ap_idle 
    and DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_ap_idle and DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0_ap_idle and DoCompute_Block_entry5993_proc_U0_ap_idle and DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_idle and DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0_ap_idle and DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_idle and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_idle and DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_idle and ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_ap_idle and ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_ap_idle and ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_ap_idle and ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_ap_idle 
    and ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_ap_idle and ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready <= (ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready or DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready);
    ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready <= (ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready or DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready);
    ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready <= (ap_sync_reg_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready or DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready);
    ap_sync_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready <= (ap_sync_reg_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready or DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready);
    ap_sync_DoCompute_Block_entry5993_proc_U0_ap_ready <= (ap_sync_reg_DoCompute_Block_entry5993_proc_U0_ap_ready or DoCompute_Block_entry5993_proc_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_1_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_1_U0_ap_ready or Matrix_Vector_Activate_Batch_1_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_2_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_2_U0_ap_ready or Matrix_Vector_Activate_Batch_2_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_3_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_3_U0_ap_ready or Matrix_Vector_Activate_Batch_3_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_4_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_4_U0_ap_ready or Matrix_Vector_Activate_Batch_4_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_5_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_5_U0_ap_ready or Matrix_Vector_Activate_Batch_5_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_6_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_6_U0_ap_ready or Matrix_Vector_Activate_Batch_6_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_7_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_7_U0_ap_ready or Matrix_Vector_Activate_Batch_7_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_8_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_8_U0_ap_ready or Matrix_Vector_Activate_Batch_8_U0_ap_ready);
    ap_sync_Matrix_Vector_Activate_Batch_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activate_Batch_U0_ap_ready or Matrix_Vector_Activate_Batch_U0_ap_ready);
    ap_sync_Mem2Stream_Batch_64u_3072u_U0_ap_ready <= (ap_sync_reg_Mem2Stream_Batch_64u_3072u_U0_ap_ready or Mem2Stream_Batch_64u_3072u_U0_ap_ready);
    ap_sync_channel_write_add_ln121_1_loc_channel <= ((ap_channel_done_add_ln121_1_loc_channel and add_ln121_1_loc_channel_full_n) or ap_sync_reg_channel_write_add_ln121_1_loc_channel);
    ap_sync_channel_write_add_ln121_loc_channel <= ((ap_channel_done_add_ln121_loc_channel and add_ln121_loc_channel_full_n) or ap_sync_reg_channel_write_add_ln121_loc_channel);
    ap_sync_channel_write_mul_ln121_cast_loc_channel <= ((mul_ln121_cast_loc_channel_full_n and ap_channel_done_mul_ln121_cast_loc_channel) or ap_sync_reg_channel_write_mul_ln121_cast_loc_channel);
    ap_sync_channel_write_p_loc_channel <= ((p_loc_channel_full_n and ap_channel_done_p_loc_channel) or ap_sync_reg_channel_write_p_loc_channel);
    ap_sync_channel_write_shl_ln121_2_loc_channel <= ((shl_ln121_2_loc_channel_full_n and ap_channel_done_shl_ln121_2_loc_channel) or ap_sync_reg_channel_write_shl_ln121_2_loc_channel);
    ap_sync_channel_write_shl_ln121_loc_channel <= ((shl_ln121_loc_channel_full_n and ap_channel_done_shl_ln121_loc_channel) or ap_sync_reg_channel_write_shl_ln121_loc_channel);
    ap_sync_channel_write_totalIters_10_loc_c137_channel <= ((totalIters_10_loc_c137_channel_full_n and ap_channel_done_totalIters_10_loc_c137_channel) or ap_sync_reg_channel_write_totalIters_10_loc_c137_channel);
    ap_sync_channel_write_totalIters_11_loc_c135_channel <= ((totalIters_11_loc_c135_channel_full_n and ap_channel_done_totalIters_11_loc_c135_channel) or ap_sync_reg_channel_write_totalIters_11_loc_c135_channel);
    ap_sync_channel_write_totalIters_13_cast_loc_channel <= ((totalIters_13_cast_loc_channel_full_n and ap_channel_done_totalIters_13_cast_loc_channel) or ap_sync_reg_channel_write_totalIters_13_cast_loc_channel);
    ap_sync_channel_write_totalIters_13_loc_channel <= ((totalIters_13_loc_channel_full_n and ap_channel_done_totalIters_13_loc_channel) or ap_sync_reg_channel_write_totalIters_13_loc_channel);
    ap_sync_channel_write_totalIters_16_loc_c139_channel <= ((totalIters_16_loc_c139_channel_full_n and ap_channel_done_totalIters_16_loc_c139_channel) or ap_sync_reg_channel_write_totalIters_16_loc_c139_channel);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_Mem2Stream_Batch_64u_3072u_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_8_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_7_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_6_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_5_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_4_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_3_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_2_U0_ap_ready and ap_sync_Matrix_Vector_Activate_Batch_1_U0_ap_ready and ap_sync_DoCompute_Block_entry5993_proc_U0_ap_ready and ap_sync_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0_ap_ready and ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0_ap_ready and ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0_ap_ready and ap_sync_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_hostmem_ARADDR <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARADDR;
    m_axi_hostmem_ARBURST <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARBURST;
    m_axi_hostmem_ARCACHE <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARCACHE;
    m_axi_hostmem_ARID <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARID;
    m_axi_hostmem_ARLEN <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARLEN;
    m_axi_hostmem_ARLOCK <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARLOCK;
    m_axi_hostmem_ARPROT <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARPROT;
    m_axi_hostmem_ARQOS <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARQOS;
    m_axi_hostmem_ARREGION <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARREGION;
    m_axi_hostmem_ARSIZE <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARSIZE;
    m_axi_hostmem_ARUSER <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARUSER;
    m_axi_hostmem_ARVALID <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_ARVALID;
    m_axi_hostmem_AWADDR <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWADDR;
    m_axi_hostmem_AWBURST <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWBURST;
    m_axi_hostmem_AWCACHE <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWCACHE;
    m_axi_hostmem_AWID <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWID;
    m_axi_hostmem_AWLEN <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWLEN;
    m_axi_hostmem_AWLOCK <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWLOCK;
    m_axi_hostmem_AWPROT <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWPROT;
    m_axi_hostmem_AWQOS <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWQOS;
    m_axi_hostmem_AWREGION <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWREGION;
    m_axi_hostmem_AWSIZE <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWSIZE;
    m_axi_hostmem_AWUSER <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWUSER;
    m_axi_hostmem_AWVALID <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_AWVALID;
    m_axi_hostmem_BREADY <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_BREADY;
    m_axi_hostmem_RREADY <= Mem2Stream_Batch_64u_3072u_U0_m_axi_hostmem_RREADY;
    m_axi_hostmem_WDATA <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WDATA;
    m_axi_hostmem_WID <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WID;
    m_axi_hostmem_WLAST <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WLAST;
    m_axi_hostmem_WSTRB <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WSTRB;
    m_axi_hostmem_WUSER <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WUSER;
    m_axi_hostmem_WVALID <= Stream2Mem_Batch_64u_128u_U0_m_axi_hostmem_WVALID;
    p_ZL8threshs0_0_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_0_address0;
    p_ZL8threshs0_0_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_0_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_0_ce0;
    p_ZL8threshs0_0_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_0_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_0_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_0_we0 <= ap_const_logic_0;
    p_ZL8threshs0_0_we1 <= ap_const_logic_0;
    p_ZL8threshs0_10_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_10_address0;
    p_ZL8threshs0_10_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_10_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_10_ce0;
    p_ZL8threshs0_10_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_10_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_10_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_10_we0 <= ap_const_logic_0;
    p_ZL8threshs0_10_we1 <= ap_const_logic_0;
    p_ZL8threshs0_11_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_11_address0;
    p_ZL8threshs0_11_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_11_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_11_ce0;
    p_ZL8threshs0_11_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_11_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_11_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_11_we0 <= ap_const_logic_0;
    p_ZL8threshs0_11_we1 <= ap_const_logic_0;
    p_ZL8threshs0_12_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_12_address0;
    p_ZL8threshs0_12_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_12_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_12_ce0;
    p_ZL8threshs0_12_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_12_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_12_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_12_we0 <= ap_const_logic_0;
    p_ZL8threshs0_12_we1 <= ap_const_logic_0;
    p_ZL8threshs0_13_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_13_address0;
    p_ZL8threshs0_13_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_13_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_13_ce0;
    p_ZL8threshs0_13_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_13_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_13_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_13_we0 <= ap_const_logic_0;
    p_ZL8threshs0_13_we1 <= ap_const_logic_0;
    p_ZL8threshs0_14_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_14_address0;
    p_ZL8threshs0_14_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_14_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_14_ce0;
    p_ZL8threshs0_14_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_14_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_14_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_14_we0 <= ap_const_logic_0;
    p_ZL8threshs0_14_we1 <= ap_const_logic_0;
    p_ZL8threshs0_15_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_15_address0;
    p_ZL8threshs0_15_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_15_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_15_ce0;
    p_ZL8threshs0_15_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_15_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_15_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_15_we0 <= ap_const_logic_0;
    p_ZL8threshs0_15_we1 <= ap_const_logic_0;
    p_ZL8threshs0_1_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_1_address0;
    p_ZL8threshs0_1_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_1_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_1_ce0;
    p_ZL8threshs0_1_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_1_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_1_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_1_we0 <= ap_const_logic_0;
    p_ZL8threshs0_1_we1 <= ap_const_logic_0;
    p_ZL8threshs0_2_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_2_address0;
    p_ZL8threshs0_2_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_2_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_2_ce0;
    p_ZL8threshs0_2_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_2_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_2_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_2_we0 <= ap_const_logic_0;
    p_ZL8threshs0_2_we1 <= ap_const_logic_0;
    p_ZL8threshs0_3_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_3_address0;
    p_ZL8threshs0_3_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_3_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_3_ce0;
    p_ZL8threshs0_3_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_3_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_3_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_3_we0 <= ap_const_logic_0;
    p_ZL8threshs0_3_we1 <= ap_const_logic_0;
    p_ZL8threshs0_4_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_4_address0;
    p_ZL8threshs0_4_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_4_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_4_ce0;
    p_ZL8threshs0_4_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_4_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_4_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_4_we0 <= ap_const_logic_0;
    p_ZL8threshs0_4_we1 <= ap_const_logic_0;
    p_ZL8threshs0_5_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_5_address0;
    p_ZL8threshs0_5_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_5_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_5_ce0;
    p_ZL8threshs0_5_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_5_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_5_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_5_we0 <= ap_const_logic_0;
    p_ZL8threshs0_5_we1 <= ap_const_logic_0;
    p_ZL8threshs0_6_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_6_address0;
    p_ZL8threshs0_6_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_6_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_6_ce0;
    p_ZL8threshs0_6_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_6_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_6_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_6_we0 <= ap_const_logic_0;
    p_ZL8threshs0_6_we1 <= ap_const_logic_0;
    p_ZL8threshs0_7_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_7_address0;
    p_ZL8threshs0_7_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_7_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_7_ce0;
    p_ZL8threshs0_7_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_7_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_7_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_7_we0 <= ap_const_logic_0;
    p_ZL8threshs0_7_we1 <= ap_const_logic_0;
    p_ZL8threshs0_8_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_8_address0;
    p_ZL8threshs0_8_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_8_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_8_ce0;
    p_ZL8threshs0_8_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_8_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_8_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_8_we0 <= ap_const_logic_0;
    p_ZL8threshs0_8_we1 <= ap_const_logic_0;
    p_ZL8threshs0_9_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_9_address0;
    p_ZL8threshs0_9_address1 <= ap_const_lv2_0;
    p_ZL8threshs0_9_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8threshs0_9_ce0;
    p_ZL8threshs0_9_ce1 <= ap_const_logic_0;
    p_ZL8threshs0_9_d0 <= ap_const_lv24_0;
    p_ZL8threshs0_9_d1 <= ap_const_lv24_0;
    p_ZL8threshs0_9_we0 <= ap_const_logic_0;
    p_ZL8threshs0_9_we1 <= ap_const_logic_0;
    p_ZL8threshs1_0_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_0_address0;
    p_ZL8threshs1_0_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_0_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_0_ce0;
    p_ZL8threshs1_0_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_0_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_0_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_0_we0 <= ap_const_logic_0;
    p_ZL8threshs1_0_we1 <= ap_const_logic_0;
    p_ZL8threshs1_10_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_10_address0;
    p_ZL8threshs1_10_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_10_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_10_ce0;
    p_ZL8threshs1_10_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_10_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_10_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_10_we0 <= ap_const_logic_0;
    p_ZL8threshs1_10_we1 <= ap_const_logic_0;
    p_ZL8threshs1_11_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_11_address0;
    p_ZL8threshs1_11_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_11_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_11_ce0;
    p_ZL8threshs1_11_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_11_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_11_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_11_we0 <= ap_const_logic_0;
    p_ZL8threshs1_11_we1 <= ap_const_logic_0;
    p_ZL8threshs1_12_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_12_address0;
    p_ZL8threshs1_12_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_12_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_12_ce0;
    p_ZL8threshs1_12_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_12_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_12_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_12_we0 <= ap_const_logic_0;
    p_ZL8threshs1_12_we1 <= ap_const_logic_0;
    p_ZL8threshs1_13_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_13_address0;
    p_ZL8threshs1_13_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_13_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_13_ce0;
    p_ZL8threshs1_13_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_13_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_13_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_13_we0 <= ap_const_logic_0;
    p_ZL8threshs1_13_we1 <= ap_const_logic_0;
    p_ZL8threshs1_14_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_14_address0;
    p_ZL8threshs1_14_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_14_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_14_ce0;
    p_ZL8threshs1_14_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_14_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_14_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_14_we0 <= ap_const_logic_0;
    p_ZL8threshs1_14_we1 <= ap_const_logic_0;
    p_ZL8threshs1_15_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_15_address0;
    p_ZL8threshs1_15_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_15_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_15_ce0;
    p_ZL8threshs1_15_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_15_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_15_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_15_we0 <= ap_const_logic_0;
    p_ZL8threshs1_15_we1 <= ap_const_logic_0;
    p_ZL8threshs1_16_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_16_address0;
    p_ZL8threshs1_16_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_16_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_16_ce0;
    p_ZL8threshs1_16_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_16_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_16_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_16_we0 <= ap_const_logic_0;
    p_ZL8threshs1_16_we1 <= ap_const_logic_0;
    p_ZL8threshs1_17_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_17_address0;
    p_ZL8threshs1_17_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_17_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_17_ce0;
    p_ZL8threshs1_17_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_17_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_17_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_17_we0 <= ap_const_logic_0;
    p_ZL8threshs1_17_we1 <= ap_const_logic_0;
    p_ZL8threshs1_18_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_18_address0;
    p_ZL8threshs1_18_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_18_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_18_ce0;
    p_ZL8threshs1_18_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_18_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_18_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_18_we0 <= ap_const_logic_0;
    p_ZL8threshs1_18_we1 <= ap_const_logic_0;
    p_ZL8threshs1_19_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_19_address0;
    p_ZL8threshs1_19_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_19_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_19_ce0;
    p_ZL8threshs1_19_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_19_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_19_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_19_we0 <= ap_const_logic_0;
    p_ZL8threshs1_19_we1 <= ap_const_logic_0;
    p_ZL8threshs1_1_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_1_address0;
    p_ZL8threshs1_1_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_1_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_1_ce0;
    p_ZL8threshs1_1_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_1_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_1_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_1_we0 <= ap_const_logic_0;
    p_ZL8threshs1_1_we1 <= ap_const_logic_0;
    p_ZL8threshs1_20_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_20_address0;
    p_ZL8threshs1_20_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_20_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_20_ce0;
    p_ZL8threshs1_20_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_20_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_20_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_20_we0 <= ap_const_logic_0;
    p_ZL8threshs1_20_we1 <= ap_const_logic_0;
    p_ZL8threshs1_21_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_21_address0;
    p_ZL8threshs1_21_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_21_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_21_ce0;
    p_ZL8threshs1_21_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_21_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_21_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_21_we0 <= ap_const_logic_0;
    p_ZL8threshs1_21_we1 <= ap_const_logic_0;
    p_ZL8threshs1_22_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_22_address0;
    p_ZL8threshs1_22_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_22_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_22_ce0;
    p_ZL8threshs1_22_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_22_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_22_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_22_we0 <= ap_const_logic_0;
    p_ZL8threshs1_22_we1 <= ap_const_logic_0;
    p_ZL8threshs1_23_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_23_address0;
    p_ZL8threshs1_23_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_23_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_23_ce0;
    p_ZL8threshs1_23_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_23_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_23_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_23_we0 <= ap_const_logic_0;
    p_ZL8threshs1_23_we1 <= ap_const_logic_0;
    p_ZL8threshs1_24_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_24_address0;
    p_ZL8threshs1_24_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_24_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_24_ce0;
    p_ZL8threshs1_24_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_24_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_24_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_24_we0 <= ap_const_logic_0;
    p_ZL8threshs1_24_we1 <= ap_const_logic_0;
    p_ZL8threshs1_25_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_25_address0;
    p_ZL8threshs1_25_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_25_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_25_ce0;
    p_ZL8threshs1_25_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_25_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_25_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_25_we0 <= ap_const_logic_0;
    p_ZL8threshs1_25_we1 <= ap_const_logic_0;
    p_ZL8threshs1_26_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_26_address0;
    p_ZL8threshs1_26_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_26_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_26_ce0;
    p_ZL8threshs1_26_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_26_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_26_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_26_we0 <= ap_const_logic_0;
    p_ZL8threshs1_26_we1 <= ap_const_logic_0;
    p_ZL8threshs1_27_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_27_address0;
    p_ZL8threshs1_27_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_27_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_27_ce0;
    p_ZL8threshs1_27_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_27_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_27_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_27_we0 <= ap_const_logic_0;
    p_ZL8threshs1_27_we1 <= ap_const_logic_0;
    p_ZL8threshs1_28_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_28_address0;
    p_ZL8threshs1_28_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_28_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_28_ce0;
    p_ZL8threshs1_28_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_28_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_28_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_28_we0 <= ap_const_logic_0;
    p_ZL8threshs1_28_we1 <= ap_const_logic_0;
    p_ZL8threshs1_29_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_29_address0;
    p_ZL8threshs1_29_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_29_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_29_ce0;
    p_ZL8threshs1_29_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_29_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_29_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_29_we0 <= ap_const_logic_0;
    p_ZL8threshs1_29_we1 <= ap_const_logic_0;
    p_ZL8threshs1_2_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_2_address0;
    p_ZL8threshs1_2_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_2_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_2_ce0;
    p_ZL8threshs1_2_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_2_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_2_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_2_we0 <= ap_const_logic_0;
    p_ZL8threshs1_2_we1 <= ap_const_logic_0;
    p_ZL8threshs1_30_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_30_address0;
    p_ZL8threshs1_30_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_30_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_30_ce0;
    p_ZL8threshs1_30_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_30_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_30_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_30_we0 <= ap_const_logic_0;
    p_ZL8threshs1_30_we1 <= ap_const_logic_0;
    p_ZL8threshs1_31_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_31_address0;
    p_ZL8threshs1_31_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_31_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_31_ce0;
    p_ZL8threshs1_31_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_31_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_31_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_31_we0 <= ap_const_logic_0;
    p_ZL8threshs1_31_we1 <= ap_const_logic_0;
    p_ZL8threshs1_3_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_3_address0;
    p_ZL8threshs1_3_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_3_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_3_ce0;
    p_ZL8threshs1_3_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_3_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_3_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_3_we0 <= ap_const_logic_0;
    p_ZL8threshs1_3_we1 <= ap_const_logic_0;
    p_ZL8threshs1_4_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_4_address0;
    p_ZL8threshs1_4_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_4_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_4_ce0;
    p_ZL8threshs1_4_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_4_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_4_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_4_we0 <= ap_const_logic_0;
    p_ZL8threshs1_4_we1 <= ap_const_logic_0;
    p_ZL8threshs1_5_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_5_address0;
    p_ZL8threshs1_5_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_5_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_5_ce0;
    p_ZL8threshs1_5_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_5_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_5_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_5_we0 <= ap_const_logic_0;
    p_ZL8threshs1_5_we1 <= ap_const_logic_0;
    p_ZL8threshs1_6_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_6_address0;
    p_ZL8threshs1_6_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_6_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_6_ce0;
    p_ZL8threshs1_6_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_6_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_6_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_6_we0 <= ap_const_logic_0;
    p_ZL8threshs1_6_we1 <= ap_const_logic_0;
    p_ZL8threshs1_7_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_7_address0;
    p_ZL8threshs1_7_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_7_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_7_ce0;
    p_ZL8threshs1_7_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_7_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_7_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_7_we0 <= ap_const_logic_0;
    p_ZL8threshs1_7_we1 <= ap_const_logic_0;
    p_ZL8threshs1_8_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_8_address0;
    p_ZL8threshs1_8_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_8_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_8_ce0;
    p_ZL8threshs1_8_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_8_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_8_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_8_we0 <= ap_const_logic_0;
    p_ZL8threshs1_8_we1 <= ap_const_logic_0;
    p_ZL8threshs1_9_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_9_address0;
    p_ZL8threshs1_9_address1 <= ap_const_lv1_0;
    p_ZL8threshs1_9_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8threshs1_9_ce0;
    p_ZL8threshs1_9_ce1 <= ap_const_logic_0;
    p_ZL8threshs1_9_d0 <= ap_const_lv16_0;
    p_ZL8threshs1_9_d1 <= ap_const_lv16_0;
    p_ZL8threshs1_9_we0 <= ap_const_logic_0;
    p_ZL8threshs1_9_we1 <= ap_const_logic_0;
    p_ZL8threshs2_0_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_0_address0;
    p_ZL8threshs2_0_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_0_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_0_ce0;
    p_ZL8threshs2_0_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_0_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_0_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_0_we0 <= ap_const_logic_0;
    p_ZL8threshs2_0_we1 <= ap_const_logic_0;
    p_ZL8threshs2_10_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_10_address0;
    p_ZL8threshs2_10_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_10_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_10_ce0;
    p_ZL8threshs2_10_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_10_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_10_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_10_we0 <= ap_const_logic_0;
    p_ZL8threshs2_10_we1 <= ap_const_logic_0;
    p_ZL8threshs2_11_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_11_address0;
    p_ZL8threshs2_11_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_11_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_11_ce0;
    p_ZL8threshs2_11_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_11_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_11_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_11_we0 <= ap_const_logic_0;
    p_ZL8threshs2_11_we1 <= ap_const_logic_0;
    p_ZL8threshs2_12_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_12_address0;
    p_ZL8threshs2_12_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_12_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_12_ce0;
    p_ZL8threshs2_12_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_12_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_12_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_12_we0 <= ap_const_logic_0;
    p_ZL8threshs2_12_we1 <= ap_const_logic_0;
    p_ZL8threshs2_13_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_13_address0;
    p_ZL8threshs2_13_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_13_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_13_ce0;
    p_ZL8threshs2_13_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_13_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_13_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_13_we0 <= ap_const_logic_0;
    p_ZL8threshs2_13_we1 <= ap_const_logic_0;
    p_ZL8threshs2_14_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_14_address0;
    p_ZL8threshs2_14_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_14_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_14_ce0;
    p_ZL8threshs2_14_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_14_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_14_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_14_we0 <= ap_const_logic_0;
    p_ZL8threshs2_14_we1 <= ap_const_logic_0;
    p_ZL8threshs2_15_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_15_address0;
    p_ZL8threshs2_15_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_15_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_15_ce0;
    p_ZL8threshs2_15_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_15_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_15_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_15_we0 <= ap_const_logic_0;
    p_ZL8threshs2_15_we1 <= ap_const_logic_0;
    p_ZL8threshs2_1_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_1_address0;
    p_ZL8threshs2_1_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_1_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_1_ce0;
    p_ZL8threshs2_1_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_1_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_1_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_1_we0 <= ap_const_logic_0;
    p_ZL8threshs2_1_we1 <= ap_const_logic_0;
    p_ZL8threshs2_2_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_2_address0;
    p_ZL8threshs2_2_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_2_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_2_ce0;
    p_ZL8threshs2_2_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_2_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_2_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_2_we0 <= ap_const_logic_0;
    p_ZL8threshs2_2_we1 <= ap_const_logic_0;
    p_ZL8threshs2_3_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_3_address0;
    p_ZL8threshs2_3_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_3_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_3_ce0;
    p_ZL8threshs2_3_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_3_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_3_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_3_we0 <= ap_const_logic_0;
    p_ZL8threshs2_3_we1 <= ap_const_logic_0;
    p_ZL8threshs2_4_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_4_address0;
    p_ZL8threshs2_4_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_4_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_4_ce0;
    p_ZL8threshs2_4_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_4_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_4_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_4_we0 <= ap_const_logic_0;
    p_ZL8threshs2_4_we1 <= ap_const_logic_0;
    p_ZL8threshs2_5_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_5_address0;
    p_ZL8threshs2_5_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_5_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_5_ce0;
    p_ZL8threshs2_5_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_5_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_5_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_5_we0 <= ap_const_logic_0;
    p_ZL8threshs2_5_we1 <= ap_const_logic_0;
    p_ZL8threshs2_6_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_6_address0;
    p_ZL8threshs2_6_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_6_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_6_ce0;
    p_ZL8threshs2_6_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_6_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_6_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_6_we0 <= ap_const_logic_0;
    p_ZL8threshs2_6_we1 <= ap_const_logic_0;
    p_ZL8threshs2_7_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_7_address0;
    p_ZL8threshs2_7_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_7_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_7_ce0;
    p_ZL8threshs2_7_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_7_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_7_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_7_we0 <= ap_const_logic_0;
    p_ZL8threshs2_7_we1 <= ap_const_logic_0;
    p_ZL8threshs2_8_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_8_address0;
    p_ZL8threshs2_8_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_8_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_8_ce0;
    p_ZL8threshs2_8_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_8_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_8_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_8_we0 <= ap_const_logic_0;
    p_ZL8threshs2_8_we1 <= ap_const_logic_0;
    p_ZL8threshs2_9_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_9_address0;
    p_ZL8threshs2_9_address1 <= ap_const_lv3_0;
    p_ZL8threshs2_9_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8threshs2_9_ce0;
    p_ZL8threshs2_9_ce1 <= ap_const_logic_0;
    p_ZL8threshs2_9_d0 <= ap_const_lv16_0;
    p_ZL8threshs2_9_d1 <= ap_const_lv16_0;
    p_ZL8threshs2_9_we0 <= ap_const_logic_0;
    p_ZL8threshs2_9_we1 <= ap_const_logic_0;
    p_ZL8threshs3_0_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_0_address0;
    p_ZL8threshs3_0_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_0_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_0_ce0;
    p_ZL8threshs3_0_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_0_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_0_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_0_we0 <= ap_const_logic_0;
    p_ZL8threshs3_0_we1 <= ap_const_logic_0;
    p_ZL8threshs3_10_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_10_address0;
    p_ZL8threshs3_10_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_10_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_10_ce0;
    p_ZL8threshs3_10_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_10_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_10_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_10_we0 <= ap_const_logic_0;
    p_ZL8threshs3_10_we1 <= ap_const_logic_0;
    p_ZL8threshs3_11_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_11_address0;
    p_ZL8threshs3_11_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_11_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_11_ce0;
    p_ZL8threshs3_11_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_11_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_11_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_11_we0 <= ap_const_logic_0;
    p_ZL8threshs3_11_we1 <= ap_const_logic_0;
    p_ZL8threshs3_12_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_12_address0;
    p_ZL8threshs3_12_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_12_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_12_ce0;
    p_ZL8threshs3_12_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_12_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_12_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_12_we0 <= ap_const_logic_0;
    p_ZL8threshs3_12_we1 <= ap_const_logic_0;
    p_ZL8threshs3_13_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_13_address0;
    p_ZL8threshs3_13_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_13_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_13_ce0;
    p_ZL8threshs3_13_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_13_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_13_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_13_we0 <= ap_const_logic_0;
    p_ZL8threshs3_13_we1 <= ap_const_logic_0;
    p_ZL8threshs3_14_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_14_address0;
    p_ZL8threshs3_14_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_14_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_14_ce0;
    p_ZL8threshs3_14_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_14_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_14_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_14_we0 <= ap_const_logic_0;
    p_ZL8threshs3_14_we1 <= ap_const_logic_0;
    p_ZL8threshs3_15_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_15_address0;
    p_ZL8threshs3_15_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_15_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_15_ce0;
    p_ZL8threshs3_15_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_15_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_15_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_15_we0 <= ap_const_logic_0;
    p_ZL8threshs3_15_we1 <= ap_const_logic_0;
    p_ZL8threshs3_1_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_1_address0;
    p_ZL8threshs3_1_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_1_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_1_ce0;
    p_ZL8threshs3_1_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_1_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_1_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_1_we0 <= ap_const_logic_0;
    p_ZL8threshs3_1_we1 <= ap_const_logic_0;
    p_ZL8threshs3_2_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_2_address0;
    p_ZL8threshs3_2_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_2_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_2_ce0;
    p_ZL8threshs3_2_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_2_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_2_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_2_we0 <= ap_const_logic_0;
    p_ZL8threshs3_2_we1 <= ap_const_logic_0;
    p_ZL8threshs3_3_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_3_address0;
    p_ZL8threshs3_3_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_3_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_3_ce0;
    p_ZL8threshs3_3_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_3_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_3_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_3_we0 <= ap_const_logic_0;
    p_ZL8threshs3_3_we1 <= ap_const_logic_0;
    p_ZL8threshs3_4_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_4_address0;
    p_ZL8threshs3_4_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_4_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_4_ce0;
    p_ZL8threshs3_4_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_4_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_4_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_4_we0 <= ap_const_logic_0;
    p_ZL8threshs3_4_we1 <= ap_const_logic_0;
    p_ZL8threshs3_5_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_5_address0;
    p_ZL8threshs3_5_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_5_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_5_ce0;
    p_ZL8threshs3_5_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_5_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_5_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_5_we0 <= ap_const_logic_0;
    p_ZL8threshs3_5_we1 <= ap_const_logic_0;
    p_ZL8threshs3_6_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_6_address0;
    p_ZL8threshs3_6_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_6_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_6_ce0;
    p_ZL8threshs3_6_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_6_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_6_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_6_we0 <= ap_const_logic_0;
    p_ZL8threshs3_6_we1 <= ap_const_logic_0;
    p_ZL8threshs3_7_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_7_address0;
    p_ZL8threshs3_7_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_7_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_7_ce0;
    p_ZL8threshs3_7_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_7_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_7_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_7_we0 <= ap_const_logic_0;
    p_ZL8threshs3_7_we1 <= ap_const_logic_0;
    p_ZL8threshs3_8_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_8_address0;
    p_ZL8threshs3_8_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_8_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_8_ce0;
    p_ZL8threshs3_8_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_8_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_8_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_8_we0 <= ap_const_logic_0;
    p_ZL8threshs3_8_we1 <= ap_const_logic_0;
    p_ZL8threshs3_9_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_9_address0;
    p_ZL8threshs3_9_address1 <= ap_const_lv3_0;
    p_ZL8threshs3_9_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8threshs3_9_ce0;
    p_ZL8threshs3_9_ce1 <= ap_const_logic_0;
    p_ZL8threshs3_9_d0 <= ap_const_lv16_0;
    p_ZL8threshs3_9_d1 <= ap_const_lv16_0;
    p_ZL8threshs3_9_we0 <= ap_const_logic_0;
    p_ZL8threshs3_9_we1 <= ap_const_logic_0;
    p_ZL8threshs4_0_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_0_address0;
    p_ZL8threshs4_0_address1 <= ap_const_lv6_0;
    p_ZL8threshs4_0_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_0_ce0;
    p_ZL8threshs4_0_ce1 <= ap_const_logic_0;
    p_ZL8threshs4_0_d0 <= ap_const_lv16_0;
    p_ZL8threshs4_0_d1 <= ap_const_lv16_0;
    p_ZL8threshs4_0_we0 <= ap_const_logic_0;
    p_ZL8threshs4_0_we1 <= ap_const_logic_0;
    p_ZL8threshs4_1_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_1_address0;
    p_ZL8threshs4_1_address1 <= ap_const_lv6_0;
    p_ZL8threshs4_1_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_1_ce0;
    p_ZL8threshs4_1_ce1 <= ap_const_logic_0;
    p_ZL8threshs4_1_d0 <= ap_const_lv16_0;
    p_ZL8threshs4_1_d1 <= ap_const_lv16_0;
    p_ZL8threshs4_1_we0 <= ap_const_logic_0;
    p_ZL8threshs4_1_we1 <= ap_const_logic_0;
    p_ZL8threshs4_2_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_2_address0;
    p_ZL8threshs4_2_address1 <= ap_const_lv6_0;
    p_ZL8threshs4_2_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_2_ce0;
    p_ZL8threshs4_2_ce1 <= ap_const_logic_0;
    p_ZL8threshs4_2_d0 <= ap_const_lv16_0;
    p_ZL8threshs4_2_d1 <= ap_const_lv16_0;
    p_ZL8threshs4_2_we0 <= ap_const_logic_0;
    p_ZL8threshs4_2_we1 <= ap_const_logic_0;
    p_ZL8threshs4_3_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_3_address0;
    p_ZL8threshs4_3_address1 <= ap_const_lv6_0;
    p_ZL8threshs4_3_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8threshs4_3_ce0;
    p_ZL8threshs4_3_ce1 <= ap_const_logic_0;
    p_ZL8threshs4_3_d0 <= ap_const_lv16_0;
    p_ZL8threshs4_3_d1 <= ap_const_lv16_0;
    p_ZL8threshs4_3_we0 <= ap_const_logic_0;
    p_ZL8threshs4_3_we1 <= ap_const_logic_0;
    p_ZL8weights0_0_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_0_address0;
    p_ZL8weights0_0_address1 <= ap_const_lv6_0;
    p_ZL8weights0_0_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_0_ce0;
    p_ZL8weights0_0_ce1 <= ap_const_logic_0;
    p_ZL8weights0_0_d0 <= ap_const_lv3_0;
    p_ZL8weights0_0_d1 <= ap_const_lv3_0;
    p_ZL8weights0_0_we0 <= ap_const_logic_0;
    p_ZL8weights0_0_we1 <= ap_const_logic_0;
    p_ZL8weights0_10_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_10_address0;
    p_ZL8weights0_10_address1 <= ap_const_lv6_0;
    p_ZL8weights0_10_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_10_ce0;
    p_ZL8weights0_10_ce1 <= ap_const_logic_0;
    p_ZL8weights0_10_d0 <= ap_const_lv3_0;
    p_ZL8weights0_10_d1 <= ap_const_lv3_0;
    p_ZL8weights0_10_we0 <= ap_const_logic_0;
    p_ZL8weights0_10_we1 <= ap_const_logic_0;
    p_ZL8weights0_11_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_11_address0;
    p_ZL8weights0_11_address1 <= ap_const_lv6_0;
    p_ZL8weights0_11_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_11_ce0;
    p_ZL8weights0_11_ce1 <= ap_const_logic_0;
    p_ZL8weights0_11_d0 <= ap_const_lv3_0;
    p_ZL8weights0_11_d1 <= ap_const_lv3_0;
    p_ZL8weights0_11_we0 <= ap_const_logic_0;
    p_ZL8weights0_11_we1 <= ap_const_logic_0;
    p_ZL8weights0_12_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_12_address0;
    p_ZL8weights0_12_address1 <= ap_const_lv6_0;
    p_ZL8weights0_12_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_12_ce0;
    p_ZL8weights0_12_ce1 <= ap_const_logic_0;
    p_ZL8weights0_12_d0 <= ap_const_lv3_0;
    p_ZL8weights0_12_d1 <= ap_const_lv3_0;
    p_ZL8weights0_12_we0 <= ap_const_logic_0;
    p_ZL8weights0_12_we1 <= ap_const_logic_0;
    p_ZL8weights0_13_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_13_address0;
    p_ZL8weights0_13_address1 <= ap_const_lv6_0;
    p_ZL8weights0_13_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_13_ce0;
    p_ZL8weights0_13_ce1 <= ap_const_logic_0;
    p_ZL8weights0_13_d0 <= ap_const_lv3_0;
    p_ZL8weights0_13_d1 <= ap_const_lv3_0;
    p_ZL8weights0_13_we0 <= ap_const_logic_0;
    p_ZL8weights0_13_we1 <= ap_const_logic_0;
    p_ZL8weights0_14_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_14_address0;
    p_ZL8weights0_14_address1 <= ap_const_lv6_0;
    p_ZL8weights0_14_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_14_ce0;
    p_ZL8weights0_14_ce1 <= ap_const_logic_0;
    p_ZL8weights0_14_d0 <= ap_const_lv3_0;
    p_ZL8weights0_14_d1 <= ap_const_lv3_0;
    p_ZL8weights0_14_we0 <= ap_const_logic_0;
    p_ZL8weights0_14_we1 <= ap_const_logic_0;
    p_ZL8weights0_15_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_15_address0;
    p_ZL8weights0_15_address1 <= ap_const_lv6_0;
    p_ZL8weights0_15_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_15_ce0;
    p_ZL8weights0_15_ce1 <= ap_const_logic_0;
    p_ZL8weights0_15_d0 <= ap_const_lv3_0;
    p_ZL8weights0_15_d1 <= ap_const_lv3_0;
    p_ZL8weights0_15_we0 <= ap_const_logic_0;
    p_ZL8weights0_15_we1 <= ap_const_logic_0;
    p_ZL8weights0_1_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_1_address0;
    p_ZL8weights0_1_address1 <= ap_const_lv6_0;
    p_ZL8weights0_1_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_1_ce0;
    p_ZL8weights0_1_ce1 <= ap_const_logic_0;
    p_ZL8weights0_1_d0 <= ap_const_lv3_0;
    p_ZL8weights0_1_d1 <= ap_const_lv3_0;
    p_ZL8weights0_1_we0 <= ap_const_logic_0;
    p_ZL8weights0_1_we1 <= ap_const_logic_0;
    p_ZL8weights0_2_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_2_address0;
    p_ZL8weights0_2_address1 <= ap_const_lv6_0;
    p_ZL8weights0_2_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_2_ce0;
    p_ZL8weights0_2_ce1 <= ap_const_logic_0;
    p_ZL8weights0_2_d0 <= ap_const_lv3_0;
    p_ZL8weights0_2_d1 <= ap_const_lv3_0;
    p_ZL8weights0_2_we0 <= ap_const_logic_0;
    p_ZL8weights0_2_we1 <= ap_const_logic_0;
    p_ZL8weights0_3_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_3_address0;
    p_ZL8weights0_3_address1 <= ap_const_lv6_0;
    p_ZL8weights0_3_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_3_ce0;
    p_ZL8weights0_3_ce1 <= ap_const_logic_0;
    p_ZL8weights0_3_d0 <= ap_const_lv3_0;
    p_ZL8weights0_3_d1 <= ap_const_lv3_0;
    p_ZL8weights0_3_we0 <= ap_const_logic_0;
    p_ZL8weights0_3_we1 <= ap_const_logic_0;
    p_ZL8weights0_4_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_4_address0;
    p_ZL8weights0_4_address1 <= ap_const_lv6_0;
    p_ZL8weights0_4_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_4_ce0;
    p_ZL8weights0_4_ce1 <= ap_const_logic_0;
    p_ZL8weights0_4_d0 <= ap_const_lv3_0;
    p_ZL8weights0_4_d1 <= ap_const_lv3_0;
    p_ZL8weights0_4_we0 <= ap_const_logic_0;
    p_ZL8weights0_4_we1 <= ap_const_logic_0;
    p_ZL8weights0_5_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_5_address0;
    p_ZL8weights0_5_address1 <= ap_const_lv6_0;
    p_ZL8weights0_5_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_5_ce0;
    p_ZL8weights0_5_ce1 <= ap_const_logic_0;
    p_ZL8weights0_5_d0 <= ap_const_lv3_0;
    p_ZL8weights0_5_d1 <= ap_const_lv3_0;
    p_ZL8weights0_5_we0 <= ap_const_logic_0;
    p_ZL8weights0_5_we1 <= ap_const_logic_0;
    p_ZL8weights0_6_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_6_address0;
    p_ZL8weights0_6_address1 <= ap_const_lv6_0;
    p_ZL8weights0_6_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_6_ce0;
    p_ZL8weights0_6_ce1 <= ap_const_logic_0;
    p_ZL8weights0_6_d0 <= ap_const_lv3_0;
    p_ZL8weights0_6_d1 <= ap_const_lv3_0;
    p_ZL8weights0_6_we0 <= ap_const_logic_0;
    p_ZL8weights0_6_we1 <= ap_const_logic_0;
    p_ZL8weights0_7_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_7_address0;
    p_ZL8weights0_7_address1 <= ap_const_lv6_0;
    p_ZL8weights0_7_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_7_ce0;
    p_ZL8weights0_7_ce1 <= ap_const_logic_0;
    p_ZL8weights0_7_d0 <= ap_const_lv3_0;
    p_ZL8weights0_7_d1 <= ap_const_lv3_0;
    p_ZL8weights0_7_we0 <= ap_const_logic_0;
    p_ZL8weights0_7_we1 <= ap_const_logic_0;
    p_ZL8weights0_8_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_8_address0;
    p_ZL8weights0_8_address1 <= ap_const_lv6_0;
    p_ZL8weights0_8_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_8_ce0;
    p_ZL8weights0_8_ce1 <= ap_const_logic_0;
    p_ZL8weights0_8_d0 <= ap_const_lv3_0;
    p_ZL8weights0_8_d1 <= ap_const_lv3_0;
    p_ZL8weights0_8_we0 <= ap_const_logic_0;
    p_ZL8weights0_8_we1 <= ap_const_logic_0;
    p_ZL8weights0_9_address0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_9_address0;
    p_ZL8weights0_9_address1 <= ap_const_lv6_0;
    p_ZL8weights0_9_ce0 <= Matrix_Vector_Activate_Batch_4_U0_p_ZL8weights0_9_ce0;
    p_ZL8weights0_9_ce1 <= ap_const_logic_0;
    p_ZL8weights0_9_d0 <= ap_const_lv3_0;
    p_ZL8weights0_9_d1 <= ap_const_lv3_0;
    p_ZL8weights0_9_we0 <= ap_const_logic_0;
    p_ZL8weights0_9_we1 <= ap_const_logic_0;
    p_ZL8weights1_0_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_0_address0;
    p_ZL8weights1_0_address1 <= ap_const_lv6_0;
    p_ZL8weights1_0_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_0_ce0;
    p_ZL8weights1_0_ce1 <= ap_const_logic_0;
    p_ZL8weights1_0_d0 <= ap_const_lv32_0;
    p_ZL8weights1_0_d1 <= ap_const_lv32_0;
    p_ZL8weights1_0_we0 <= ap_const_logic_0;
    p_ZL8weights1_0_we1 <= ap_const_logic_0;
    p_ZL8weights1_10_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_10_address0;
    p_ZL8weights1_10_address1 <= ap_const_lv6_0;
    p_ZL8weights1_10_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_10_ce0;
    p_ZL8weights1_10_ce1 <= ap_const_logic_0;
    p_ZL8weights1_10_d0 <= ap_const_lv32_0;
    p_ZL8weights1_10_d1 <= ap_const_lv32_0;
    p_ZL8weights1_10_we0 <= ap_const_logic_0;
    p_ZL8weights1_10_we1 <= ap_const_logic_0;
    p_ZL8weights1_11_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_11_address0;
    p_ZL8weights1_11_address1 <= ap_const_lv6_0;
    p_ZL8weights1_11_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_11_ce0;
    p_ZL8weights1_11_ce1 <= ap_const_logic_0;
    p_ZL8weights1_11_d0 <= ap_const_lv32_0;
    p_ZL8weights1_11_d1 <= ap_const_lv32_0;
    p_ZL8weights1_11_we0 <= ap_const_logic_0;
    p_ZL8weights1_11_we1 <= ap_const_logic_0;
    p_ZL8weights1_12_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_12_address0;
    p_ZL8weights1_12_address1 <= ap_const_lv6_0;
    p_ZL8weights1_12_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_12_ce0;
    p_ZL8weights1_12_ce1 <= ap_const_logic_0;
    p_ZL8weights1_12_d0 <= ap_const_lv32_0;
    p_ZL8weights1_12_d1 <= ap_const_lv32_0;
    p_ZL8weights1_12_we0 <= ap_const_logic_0;
    p_ZL8weights1_12_we1 <= ap_const_logic_0;
    p_ZL8weights1_13_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_13_address0;
    p_ZL8weights1_13_address1 <= ap_const_lv6_0;
    p_ZL8weights1_13_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_13_ce0;
    p_ZL8weights1_13_ce1 <= ap_const_logic_0;
    p_ZL8weights1_13_d0 <= ap_const_lv32_0;
    p_ZL8weights1_13_d1 <= ap_const_lv32_0;
    p_ZL8weights1_13_we0 <= ap_const_logic_0;
    p_ZL8weights1_13_we1 <= ap_const_logic_0;
    p_ZL8weights1_14_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_14_address0;
    p_ZL8weights1_14_address1 <= ap_const_lv6_0;
    p_ZL8weights1_14_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_14_ce0;
    p_ZL8weights1_14_ce1 <= ap_const_logic_0;
    p_ZL8weights1_14_d0 <= ap_const_lv32_0;
    p_ZL8weights1_14_d1 <= ap_const_lv32_0;
    p_ZL8weights1_14_we0 <= ap_const_logic_0;
    p_ZL8weights1_14_we1 <= ap_const_logic_0;
    p_ZL8weights1_15_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_15_address0;
    p_ZL8weights1_15_address1 <= ap_const_lv6_0;
    p_ZL8weights1_15_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_15_ce0;
    p_ZL8weights1_15_ce1 <= ap_const_logic_0;
    p_ZL8weights1_15_d0 <= ap_const_lv32_0;
    p_ZL8weights1_15_d1 <= ap_const_lv32_0;
    p_ZL8weights1_15_we0 <= ap_const_logic_0;
    p_ZL8weights1_15_we1 <= ap_const_logic_0;
    p_ZL8weights1_16_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_16_address0;
    p_ZL8weights1_16_address1 <= ap_const_lv6_0;
    p_ZL8weights1_16_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_16_ce0;
    p_ZL8weights1_16_ce1 <= ap_const_logic_0;
    p_ZL8weights1_16_d0 <= ap_const_lv32_0;
    p_ZL8weights1_16_d1 <= ap_const_lv32_0;
    p_ZL8weights1_16_we0 <= ap_const_logic_0;
    p_ZL8weights1_16_we1 <= ap_const_logic_0;
    p_ZL8weights1_17_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_17_address0;
    p_ZL8weights1_17_address1 <= ap_const_lv6_0;
    p_ZL8weights1_17_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_17_ce0;
    p_ZL8weights1_17_ce1 <= ap_const_logic_0;
    p_ZL8weights1_17_d0 <= ap_const_lv32_0;
    p_ZL8weights1_17_d1 <= ap_const_lv32_0;
    p_ZL8weights1_17_we0 <= ap_const_logic_0;
    p_ZL8weights1_17_we1 <= ap_const_logic_0;
    p_ZL8weights1_18_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_18_address0;
    p_ZL8weights1_18_address1 <= ap_const_lv6_0;
    p_ZL8weights1_18_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_18_ce0;
    p_ZL8weights1_18_ce1 <= ap_const_logic_0;
    p_ZL8weights1_18_d0 <= ap_const_lv32_0;
    p_ZL8weights1_18_d1 <= ap_const_lv32_0;
    p_ZL8weights1_18_we0 <= ap_const_logic_0;
    p_ZL8weights1_18_we1 <= ap_const_logic_0;
    p_ZL8weights1_19_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_19_address0;
    p_ZL8weights1_19_address1 <= ap_const_lv6_0;
    p_ZL8weights1_19_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_19_ce0;
    p_ZL8weights1_19_ce1 <= ap_const_logic_0;
    p_ZL8weights1_19_d0 <= ap_const_lv32_0;
    p_ZL8weights1_19_d1 <= ap_const_lv32_0;
    p_ZL8weights1_19_we0 <= ap_const_logic_0;
    p_ZL8weights1_19_we1 <= ap_const_logic_0;
    p_ZL8weights1_1_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_1_address0;
    p_ZL8weights1_1_address1 <= ap_const_lv6_0;
    p_ZL8weights1_1_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_1_ce0;
    p_ZL8weights1_1_ce1 <= ap_const_logic_0;
    p_ZL8weights1_1_d0 <= ap_const_lv32_0;
    p_ZL8weights1_1_d1 <= ap_const_lv32_0;
    p_ZL8weights1_1_we0 <= ap_const_logic_0;
    p_ZL8weights1_1_we1 <= ap_const_logic_0;
    p_ZL8weights1_20_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_20_address0;
    p_ZL8weights1_20_address1 <= ap_const_lv6_0;
    p_ZL8weights1_20_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_20_ce0;
    p_ZL8weights1_20_ce1 <= ap_const_logic_0;
    p_ZL8weights1_20_d0 <= ap_const_lv32_0;
    p_ZL8weights1_20_d1 <= ap_const_lv32_0;
    p_ZL8weights1_20_we0 <= ap_const_logic_0;
    p_ZL8weights1_20_we1 <= ap_const_logic_0;
    p_ZL8weights1_21_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_21_address0;
    p_ZL8weights1_21_address1 <= ap_const_lv6_0;
    p_ZL8weights1_21_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_21_ce0;
    p_ZL8weights1_21_ce1 <= ap_const_logic_0;
    p_ZL8weights1_21_d0 <= ap_const_lv32_0;
    p_ZL8weights1_21_d1 <= ap_const_lv32_0;
    p_ZL8weights1_21_we0 <= ap_const_logic_0;
    p_ZL8weights1_21_we1 <= ap_const_logic_0;
    p_ZL8weights1_22_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_22_address0;
    p_ZL8weights1_22_address1 <= ap_const_lv6_0;
    p_ZL8weights1_22_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_22_ce0;
    p_ZL8weights1_22_ce1 <= ap_const_logic_0;
    p_ZL8weights1_22_d0 <= ap_const_lv32_0;
    p_ZL8weights1_22_d1 <= ap_const_lv32_0;
    p_ZL8weights1_22_we0 <= ap_const_logic_0;
    p_ZL8weights1_22_we1 <= ap_const_logic_0;
    p_ZL8weights1_23_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_23_address0;
    p_ZL8weights1_23_address1 <= ap_const_lv6_0;
    p_ZL8weights1_23_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_23_ce0;
    p_ZL8weights1_23_ce1 <= ap_const_logic_0;
    p_ZL8weights1_23_d0 <= ap_const_lv32_0;
    p_ZL8weights1_23_d1 <= ap_const_lv32_0;
    p_ZL8weights1_23_we0 <= ap_const_logic_0;
    p_ZL8weights1_23_we1 <= ap_const_logic_0;
    p_ZL8weights1_24_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_24_address0;
    p_ZL8weights1_24_address1 <= ap_const_lv6_0;
    p_ZL8weights1_24_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_24_ce0;
    p_ZL8weights1_24_ce1 <= ap_const_logic_0;
    p_ZL8weights1_24_d0 <= ap_const_lv32_0;
    p_ZL8weights1_24_d1 <= ap_const_lv32_0;
    p_ZL8weights1_24_we0 <= ap_const_logic_0;
    p_ZL8weights1_24_we1 <= ap_const_logic_0;
    p_ZL8weights1_25_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_25_address0;
    p_ZL8weights1_25_address1 <= ap_const_lv6_0;
    p_ZL8weights1_25_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_25_ce0;
    p_ZL8weights1_25_ce1 <= ap_const_logic_0;
    p_ZL8weights1_25_d0 <= ap_const_lv32_0;
    p_ZL8weights1_25_d1 <= ap_const_lv32_0;
    p_ZL8weights1_25_we0 <= ap_const_logic_0;
    p_ZL8weights1_25_we1 <= ap_const_logic_0;
    p_ZL8weights1_26_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_26_address0;
    p_ZL8weights1_26_address1 <= ap_const_lv6_0;
    p_ZL8weights1_26_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_26_ce0;
    p_ZL8weights1_26_ce1 <= ap_const_logic_0;
    p_ZL8weights1_26_d0 <= ap_const_lv32_0;
    p_ZL8weights1_26_d1 <= ap_const_lv32_0;
    p_ZL8weights1_26_we0 <= ap_const_logic_0;
    p_ZL8weights1_26_we1 <= ap_const_logic_0;
    p_ZL8weights1_27_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_27_address0;
    p_ZL8weights1_27_address1 <= ap_const_lv6_0;
    p_ZL8weights1_27_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_27_ce0;
    p_ZL8weights1_27_ce1 <= ap_const_logic_0;
    p_ZL8weights1_27_d0 <= ap_const_lv32_0;
    p_ZL8weights1_27_d1 <= ap_const_lv32_0;
    p_ZL8weights1_27_we0 <= ap_const_logic_0;
    p_ZL8weights1_27_we1 <= ap_const_logic_0;
    p_ZL8weights1_28_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_28_address0;
    p_ZL8weights1_28_address1 <= ap_const_lv6_0;
    p_ZL8weights1_28_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_28_ce0;
    p_ZL8weights1_28_ce1 <= ap_const_logic_0;
    p_ZL8weights1_28_d0 <= ap_const_lv32_0;
    p_ZL8weights1_28_d1 <= ap_const_lv32_0;
    p_ZL8weights1_28_we0 <= ap_const_logic_0;
    p_ZL8weights1_28_we1 <= ap_const_logic_0;
    p_ZL8weights1_29_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_29_address0;
    p_ZL8weights1_29_address1 <= ap_const_lv6_0;
    p_ZL8weights1_29_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_29_ce0;
    p_ZL8weights1_29_ce1 <= ap_const_logic_0;
    p_ZL8weights1_29_d0 <= ap_const_lv32_0;
    p_ZL8weights1_29_d1 <= ap_const_lv32_0;
    p_ZL8weights1_29_we0 <= ap_const_logic_0;
    p_ZL8weights1_29_we1 <= ap_const_logic_0;
    p_ZL8weights1_2_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_2_address0;
    p_ZL8weights1_2_address1 <= ap_const_lv6_0;
    p_ZL8weights1_2_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_2_ce0;
    p_ZL8weights1_2_ce1 <= ap_const_logic_0;
    p_ZL8weights1_2_d0 <= ap_const_lv32_0;
    p_ZL8weights1_2_d1 <= ap_const_lv32_0;
    p_ZL8weights1_2_we0 <= ap_const_logic_0;
    p_ZL8weights1_2_we1 <= ap_const_logic_0;
    p_ZL8weights1_30_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_30_address0;
    p_ZL8weights1_30_address1 <= ap_const_lv6_0;
    p_ZL8weights1_30_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_30_ce0;
    p_ZL8weights1_30_ce1 <= ap_const_logic_0;
    p_ZL8weights1_30_d0 <= ap_const_lv32_0;
    p_ZL8weights1_30_d1 <= ap_const_lv32_0;
    p_ZL8weights1_30_we0 <= ap_const_logic_0;
    p_ZL8weights1_30_we1 <= ap_const_logic_0;
    p_ZL8weights1_31_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_31_address0;
    p_ZL8weights1_31_address1 <= ap_const_lv6_0;
    p_ZL8weights1_31_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_31_ce0;
    p_ZL8weights1_31_ce1 <= ap_const_logic_0;
    p_ZL8weights1_31_d0 <= ap_const_lv32_0;
    p_ZL8weights1_31_d1 <= ap_const_lv32_0;
    p_ZL8weights1_31_we0 <= ap_const_logic_0;
    p_ZL8weights1_31_we1 <= ap_const_logic_0;
    p_ZL8weights1_3_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_3_address0;
    p_ZL8weights1_3_address1 <= ap_const_lv6_0;
    p_ZL8weights1_3_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_3_ce0;
    p_ZL8weights1_3_ce1 <= ap_const_logic_0;
    p_ZL8weights1_3_d0 <= ap_const_lv32_0;
    p_ZL8weights1_3_d1 <= ap_const_lv32_0;
    p_ZL8weights1_3_we0 <= ap_const_logic_0;
    p_ZL8weights1_3_we1 <= ap_const_logic_0;
    p_ZL8weights1_4_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_4_address0;
    p_ZL8weights1_4_address1 <= ap_const_lv6_0;
    p_ZL8weights1_4_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_4_ce0;
    p_ZL8weights1_4_ce1 <= ap_const_logic_0;
    p_ZL8weights1_4_d0 <= ap_const_lv32_0;
    p_ZL8weights1_4_d1 <= ap_const_lv32_0;
    p_ZL8weights1_4_we0 <= ap_const_logic_0;
    p_ZL8weights1_4_we1 <= ap_const_logic_0;
    p_ZL8weights1_5_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_5_address0;
    p_ZL8weights1_5_address1 <= ap_const_lv6_0;
    p_ZL8weights1_5_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_5_ce0;
    p_ZL8weights1_5_ce1 <= ap_const_logic_0;
    p_ZL8weights1_5_d0 <= ap_const_lv32_0;
    p_ZL8weights1_5_d1 <= ap_const_lv32_0;
    p_ZL8weights1_5_we0 <= ap_const_logic_0;
    p_ZL8weights1_5_we1 <= ap_const_logic_0;
    p_ZL8weights1_6_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_6_address0;
    p_ZL8weights1_6_address1 <= ap_const_lv6_0;
    p_ZL8weights1_6_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_6_ce0;
    p_ZL8weights1_6_ce1 <= ap_const_logic_0;
    p_ZL8weights1_6_d0 <= ap_const_lv32_0;
    p_ZL8weights1_6_d1 <= ap_const_lv32_0;
    p_ZL8weights1_6_we0 <= ap_const_logic_0;
    p_ZL8weights1_6_we1 <= ap_const_logic_0;
    p_ZL8weights1_7_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_7_address0;
    p_ZL8weights1_7_address1 <= ap_const_lv6_0;
    p_ZL8weights1_7_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_7_ce0;
    p_ZL8weights1_7_ce1 <= ap_const_logic_0;
    p_ZL8weights1_7_d0 <= ap_const_lv32_0;
    p_ZL8weights1_7_d1 <= ap_const_lv32_0;
    p_ZL8weights1_7_we0 <= ap_const_logic_0;
    p_ZL8weights1_7_we1 <= ap_const_logic_0;
    p_ZL8weights1_8_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_8_address0;
    p_ZL8weights1_8_address1 <= ap_const_lv6_0;
    p_ZL8weights1_8_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_8_ce0;
    p_ZL8weights1_8_ce1 <= ap_const_logic_0;
    p_ZL8weights1_8_d0 <= ap_const_lv32_0;
    p_ZL8weights1_8_d1 <= ap_const_lv32_0;
    p_ZL8weights1_8_we0 <= ap_const_logic_0;
    p_ZL8weights1_8_we1 <= ap_const_logic_0;
    p_ZL8weights1_9_address0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_9_address0;
    p_ZL8weights1_9_address1 <= ap_const_lv6_0;
    p_ZL8weights1_9_ce0 <= Matrix_Vector_Activate_Batch_U0_p_ZL8weights1_9_ce0;
    p_ZL8weights1_9_ce1 <= ap_const_logic_0;
    p_ZL8weights1_9_d0 <= ap_const_lv32_0;
    p_ZL8weights1_9_d1 <= ap_const_lv32_0;
    p_ZL8weights1_9_we0 <= ap_const_logic_0;
    p_ZL8weights1_9_we1 <= ap_const_logic_0;
    p_ZL8weights2_0_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_0_address0;
    p_ZL8weights2_0_address1 <= ap_const_lv8_0;
    p_ZL8weights2_0_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_0_ce0;
    p_ZL8weights2_0_ce1 <= ap_const_logic_0;
    p_ZL8weights2_0_d0 <= ap_const_lv32_0;
    p_ZL8weights2_0_d1 <= ap_const_lv32_0;
    p_ZL8weights2_0_we0 <= ap_const_logic_0;
    p_ZL8weights2_0_we1 <= ap_const_logic_0;
    p_ZL8weights2_10_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_10_address0;
    p_ZL8weights2_10_address1 <= ap_const_lv8_0;
    p_ZL8weights2_10_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_10_ce0;
    p_ZL8weights2_10_ce1 <= ap_const_logic_0;
    p_ZL8weights2_10_d0 <= ap_const_lv32_0;
    p_ZL8weights2_10_d1 <= ap_const_lv32_0;
    p_ZL8weights2_10_we0 <= ap_const_logic_0;
    p_ZL8weights2_10_we1 <= ap_const_logic_0;
    p_ZL8weights2_11_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_11_address0;
    p_ZL8weights2_11_address1 <= ap_const_lv8_0;
    p_ZL8weights2_11_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_11_ce0;
    p_ZL8weights2_11_ce1 <= ap_const_logic_0;
    p_ZL8weights2_11_d0 <= ap_const_lv32_0;
    p_ZL8weights2_11_d1 <= ap_const_lv32_0;
    p_ZL8weights2_11_we0 <= ap_const_logic_0;
    p_ZL8weights2_11_we1 <= ap_const_logic_0;
    p_ZL8weights2_12_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_12_address0;
    p_ZL8weights2_12_address1 <= ap_const_lv8_0;
    p_ZL8weights2_12_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_12_ce0;
    p_ZL8weights2_12_ce1 <= ap_const_logic_0;
    p_ZL8weights2_12_d0 <= ap_const_lv32_0;
    p_ZL8weights2_12_d1 <= ap_const_lv32_0;
    p_ZL8weights2_12_we0 <= ap_const_logic_0;
    p_ZL8weights2_12_we1 <= ap_const_logic_0;
    p_ZL8weights2_13_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_13_address0;
    p_ZL8weights2_13_address1 <= ap_const_lv8_0;
    p_ZL8weights2_13_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_13_ce0;
    p_ZL8weights2_13_ce1 <= ap_const_logic_0;
    p_ZL8weights2_13_d0 <= ap_const_lv32_0;
    p_ZL8weights2_13_d1 <= ap_const_lv32_0;
    p_ZL8weights2_13_we0 <= ap_const_logic_0;
    p_ZL8weights2_13_we1 <= ap_const_logic_0;
    p_ZL8weights2_14_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_14_address0;
    p_ZL8weights2_14_address1 <= ap_const_lv8_0;
    p_ZL8weights2_14_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_14_ce0;
    p_ZL8weights2_14_ce1 <= ap_const_logic_0;
    p_ZL8weights2_14_d0 <= ap_const_lv32_0;
    p_ZL8weights2_14_d1 <= ap_const_lv32_0;
    p_ZL8weights2_14_we0 <= ap_const_logic_0;
    p_ZL8weights2_14_we1 <= ap_const_logic_0;
    p_ZL8weights2_15_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_15_address0;
    p_ZL8weights2_15_address1 <= ap_const_lv8_0;
    p_ZL8weights2_15_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_15_ce0;
    p_ZL8weights2_15_ce1 <= ap_const_logic_0;
    p_ZL8weights2_15_d0 <= ap_const_lv32_0;
    p_ZL8weights2_15_d1 <= ap_const_lv32_0;
    p_ZL8weights2_15_we0 <= ap_const_logic_0;
    p_ZL8weights2_15_we1 <= ap_const_logic_0;
    p_ZL8weights2_1_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_1_address0;
    p_ZL8weights2_1_address1 <= ap_const_lv8_0;
    p_ZL8weights2_1_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_1_ce0;
    p_ZL8weights2_1_ce1 <= ap_const_logic_0;
    p_ZL8weights2_1_d0 <= ap_const_lv32_0;
    p_ZL8weights2_1_d1 <= ap_const_lv32_0;
    p_ZL8weights2_1_we0 <= ap_const_logic_0;
    p_ZL8weights2_1_we1 <= ap_const_logic_0;
    p_ZL8weights2_2_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_2_address0;
    p_ZL8weights2_2_address1 <= ap_const_lv8_0;
    p_ZL8weights2_2_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_2_ce0;
    p_ZL8weights2_2_ce1 <= ap_const_logic_0;
    p_ZL8weights2_2_d0 <= ap_const_lv32_0;
    p_ZL8weights2_2_d1 <= ap_const_lv32_0;
    p_ZL8weights2_2_we0 <= ap_const_logic_0;
    p_ZL8weights2_2_we1 <= ap_const_logic_0;
    p_ZL8weights2_3_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_3_address0;
    p_ZL8weights2_3_address1 <= ap_const_lv8_0;
    p_ZL8weights2_3_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_3_ce0;
    p_ZL8weights2_3_ce1 <= ap_const_logic_0;
    p_ZL8weights2_3_d0 <= ap_const_lv32_0;
    p_ZL8weights2_3_d1 <= ap_const_lv32_0;
    p_ZL8weights2_3_we0 <= ap_const_logic_0;
    p_ZL8weights2_3_we1 <= ap_const_logic_0;
    p_ZL8weights2_4_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_4_address0;
    p_ZL8weights2_4_address1 <= ap_const_lv8_0;
    p_ZL8weights2_4_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_4_ce0;
    p_ZL8weights2_4_ce1 <= ap_const_logic_0;
    p_ZL8weights2_4_d0 <= ap_const_lv32_0;
    p_ZL8weights2_4_d1 <= ap_const_lv32_0;
    p_ZL8weights2_4_we0 <= ap_const_logic_0;
    p_ZL8weights2_4_we1 <= ap_const_logic_0;
    p_ZL8weights2_5_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_5_address0;
    p_ZL8weights2_5_address1 <= ap_const_lv8_0;
    p_ZL8weights2_5_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_5_ce0;
    p_ZL8weights2_5_ce1 <= ap_const_logic_0;
    p_ZL8weights2_5_d0 <= ap_const_lv32_0;
    p_ZL8weights2_5_d1 <= ap_const_lv32_0;
    p_ZL8weights2_5_we0 <= ap_const_logic_0;
    p_ZL8weights2_5_we1 <= ap_const_logic_0;
    p_ZL8weights2_6_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_6_address0;
    p_ZL8weights2_6_address1 <= ap_const_lv8_0;
    p_ZL8weights2_6_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_6_ce0;
    p_ZL8weights2_6_ce1 <= ap_const_logic_0;
    p_ZL8weights2_6_d0 <= ap_const_lv32_0;
    p_ZL8weights2_6_d1 <= ap_const_lv32_0;
    p_ZL8weights2_6_we0 <= ap_const_logic_0;
    p_ZL8weights2_6_we1 <= ap_const_logic_0;
    p_ZL8weights2_7_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_7_address0;
    p_ZL8weights2_7_address1 <= ap_const_lv8_0;
    p_ZL8weights2_7_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_7_ce0;
    p_ZL8weights2_7_ce1 <= ap_const_logic_0;
    p_ZL8weights2_7_d0 <= ap_const_lv32_0;
    p_ZL8weights2_7_d1 <= ap_const_lv32_0;
    p_ZL8weights2_7_we0 <= ap_const_logic_0;
    p_ZL8weights2_7_we1 <= ap_const_logic_0;
    p_ZL8weights2_8_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_8_address0;
    p_ZL8weights2_8_address1 <= ap_const_lv8_0;
    p_ZL8weights2_8_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_8_ce0;
    p_ZL8weights2_8_ce1 <= ap_const_logic_0;
    p_ZL8weights2_8_d0 <= ap_const_lv32_0;
    p_ZL8weights2_8_d1 <= ap_const_lv32_0;
    p_ZL8weights2_8_we0 <= ap_const_logic_0;
    p_ZL8weights2_8_we1 <= ap_const_logic_0;
    p_ZL8weights2_9_address0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_9_address0;
    p_ZL8weights2_9_address1 <= ap_const_lv8_0;
    p_ZL8weights2_9_ce0 <= Matrix_Vector_Activate_Batch_1_U0_p_ZL8weights2_9_ce0;
    p_ZL8weights2_9_ce1 <= ap_const_logic_0;
    p_ZL8weights2_9_d0 <= ap_const_lv32_0;
    p_ZL8weights2_9_d1 <= ap_const_lv32_0;
    p_ZL8weights2_9_we0 <= ap_const_logic_0;
    p_ZL8weights2_9_we1 <= ap_const_logic_0;
    p_ZL8weights3_0_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_0_address0;
    p_ZL8weights3_0_address1 <= ap_const_lv9_0;
    p_ZL8weights3_0_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_0_ce0;
    p_ZL8weights3_0_ce1 <= ap_const_logic_0;
    p_ZL8weights3_0_d0 <= ap_const_lv32_0;
    p_ZL8weights3_0_d1 <= ap_const_lv32_0;
    p_ZL8weights3_0_we0 <= ap_const_logic_0;
    p_ZL8weights3_0_we1 <= ap_const_logic_0;
    p_ZL8weights3_10_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_10_address0;
    p_ZL8weights3_10_address1 <= ap_const_lv9_0;
    p_ZL8weights3_10_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_10_ce0;
    p_ZL8weights3_10_ce1 <= ap_const_logic_0;
    p_ZL8weights3_10_d0 <= ap_const_lv32_0;
    p_ZL8weights3_10_d1 <= ap_const_lv32_0;
    p_ZL8weights3_10_we0 <= ap_const_logic_0;
    p_ZL8weights3_10_we1 <= ap_const_logic_0;
    p_ZL8weights3_11_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_11_address0;
    p_ZL8weights3_11_address1 <= ap_const_lv9_0;
    p_ZL8weights3_11_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_11_ce0;
    p_ZL8weights3_11_ce1 <= ap_const_logic_0;
    p_ZL8weights3_11_d0 <= ap_const_lv32_0;
    p_ZL8weights3_11_d1 <= ap_const_lv32_0;
    p_ZL8weights3_11_we0 <= ap_const_logic_0;
    p_ZL8weights3_11_we1 <= ap_const_logic_0;
    p_ZL8weights3_12_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_12_address0;
    p_ZL8weights3_12_address1 <= ap_const_lv9_0;
    p_ZL8weights3_12_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_12_ce0;
    p_ZL8weights3_12_ce1 <= ap_const_logic_0;
    p_ZL8weights3_12_d0 <= ap_const_lv32_0;
    p_ZL8weights3_12_d1 <= ap_const_lv32_0;
    p_ZL8weights3_12_we0 <= ap_const_logic_0;
    p_ZL8weights3_12_we1 <= ap_const_logic_0;
    p_ZL8weights3_13_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_13_address0;
    p_ZL8weights3_13_address1 <= ap_const_lv9_0;
    p_ZL8weights3_13_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_13_ce0;
    p_ZL8weights3_13_ce1 <= ap_const_logic_0;
    p_ZL8weights3_13_d0 <= ap_const_lv32_0;
    p_ZL8weights3_13_d1 <= ap_const_lv32_0;
    p_ZL8weights3_13_we0 <= ap_const_logic_0;
    p_ZL8weights3_13_we1 <= ap_const_logic_0;
    p_ZL8weights3_14_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_14_address0;
    p_ZL8weights3_14_address1 <= ap_const_lv9_0;
    p_ZL8weights3_14_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_14_ce0;
    p_ZL8weights3_14_ce1 <= ap_const_logic_0;
    p_ZL8weights3_14_d0 <= ap_const_lv32_0;
    p_ZL8weights3_14_d1 <= ap_const_lv32_0;
    p_ZL8weights3_14_we0 <= ap_const_logic_0;
    p_ZL8weights3_14_we1 <= ap_const_logic_0;
    p_ZL8weights3_15_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_15_address0;
    p_ZL8weights3_15_address1 <= ap_const_lv9_0;
    p_ZL8weights3_15_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_15_ce0;
    p_ZL8weights3_15_ce1 <= ap_const_logic_0;
    p_ZL8weights3_15_d0 <= ap_const_lv32_0;
    p_ZL8weights3_15_d1 <= ap_const_lv32_0;
    p_ZL8weights3_15_we0 <= ap_const_logic_0;
    p_ZL8weights3_15_we1 <= ap_const_logic_0;
    p_ZL8weights3_1_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_1_address0;
    p_ZL8weights3_1_address1 <= ap_const_lv9_0;
    p_ZL8weights3_1_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_1_ce0;
    p_ZL8weights3_1_ce1 <= ap_const_logic_0;
    p_ZL8weights3_1_d0 <= ap_const_lv32_0;
    p_ZL8weights3_1_d1 <= ap_const_lv32_0;
    p_ZL8weights3_1_we0 <= ap_const_logic_0;
    p_ZL8weights3_1_we1 <= ap_const_logic_0;
    p_ZL8weights3_2_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_2_address0;
    p_ZL8weights3_2_address1 <= ap_const_lv9_0;
    p_ZL8weights3_2_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_2_ce0;
    p_ZL8weights3_2_ce1 <= ap_const_logic_0;
    p_ZL8weights3_2_d0 <= ap_const_lv32_0;
    p_ZL8weights3_2_d1 <= ap_const_lv32_0;
    p_ZL8weights3_2_we0 <= ap_const_logic_0;
    p_ZL8weights3_2_we1 <= ap_const_logic_0;
    p_ZL8weights3_3_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_3_address0;
    p_ZL8weights3_3_address1 <= ap_const_lv9_0;
    p_ZL8weights3_3_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_3_ce0;
    p_ZL8weights3_3_ce1 <= ap_const_logic_0;
    p_ZL8weights3_3_d0 <= ap_const_lv32_0;
    p_ZL8weights3_3_d1 <= ap_const_lv32_0;
    p_ZL8weights3_3_we0 <= ap_const_logic_0;
    p_ZL8weights3_3_we1 <= ap_const_logic_0;
    p_ZL8weights3_4_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_4_address0;
    p_ZL8weights3_4_address1 <= ap_const_lv9_0;
    p_ZL8weights3_4_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_4_ce0;
    p_ZL8weights3_4_ce1 <= ap_const_logic_0;
    p_ZL8weights3_4_d0 <= ap_const_lv32_0;
    p_ZL8weights3_4_d1 <= ap_const_lv32_0;
    p_ZL8weights3_4_we0 <= ap_const_logic_0;
    p_ZL8weights3_4_we1 <= ap_const_logic_0;
    p_ZL8weights3_5_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_5_address0;
    p_ZL8weights3_5_address1 <= ap_const_lv9_0;
    p_ZL8weights3_5_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_5_ce0;
    p_ZL8weights3_5_ce1 <= ap_const_logic_0;
    p_ZL8weights3_5_d0 <= ap_const_lv32_0;
    p_ZL8weights3_5_d1 <= ap_const_lv32_0;
    p_ZL8weights3_5_we0 <= ap_const_logic_0;
    p_ZL8weights3_5_we1 <= ap_const_logic_0;
    p_ZL8weights3_6_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_6_address0;
    p_ZL8weights3_6_address1 <= ap_const_lv9_0;
    p_ZL8weights3_6_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_6_ce0;
    p_ZL8weights3_6_ce1 <= ap_const_logic_0;
    p_ZL8weights3_6_d0 <= ap_const_lv32_0;
    p_ZL8weights3_6_d1 <= ap_const_lv32_0;
    p_ZL8weights3_6_we0 <= ap_const_logic_0;
    p_ZL8weights3_6_we1 <= ap_const_logic_0;
    p_ZL8weights3_7_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_7_address0;
    p_ZL8weights3_7_address1 <= ap_const_lv9_0;
    p_ZL8weights3_7_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_7_ce0;
    p_ZL8weights3_7_ce1 <= ap_const_logic_0;
    p_ZL8weights3_7_d0 <= ap_const_lv32_0;
    p_ZL8weights3_7_d1 <= ap_const_lv32_0;
    p_ZL8weights3_7_we0 <= ap_const_logic_0;
    p_ZL8weights3_7_we1 <= ap_const_logic_0;
    p_ZL8weights3_8_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_8_address0;
    p_ZL8weights3_8_address1 <= ap_const_lv9_0;
    p_ZL8weights3_8_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_8_ce0;
    p_ZL8weights3_8_ce1 <= ap_const_logic_0;
    p_ZL8weights3_8_d0 <= ap_const_lv32_0;
    p_ZL8weights3_8_d1 <= ap_const_lv32_0;
    p_ZL8weights3_8_we0 <= ap_const_logic_0;
    p_ZL8weights3_8_we1 <= ap_const_logic_0;
    p_ZL8weights3_9_address0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_9_address0;
    p_ZL8weights3_9_address1 <= ap_const_lv9_0;
    p_ZL8weights3_9_ce0 <= Matrix_Vector_Activate_Batch_8_U0_p_ZL8weights3_9_ce0;
    p_ZL8weights3_9_ce1 <= ap_const_logic_0;
    p_ZL8weights3_9_d0 <= ap_const_lv32_0;
    p_ZL8weights3_9_d1 <= ap_const_lv32_0;
    p_ZL8weights3_9_we0 <= ap_const_logic_0;
    p_ZL8weights3_9_we1 <= ap_const_logic_0;
    p_ZL8weights4_0_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_0_address0;
    p_ZL8weights4_0_address1 <= ap_const_lv12_0;
    p_ZL8weights4_0_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_0_ce0;
    p_ZL8weights4_0_ce1 <= ap_const_logic_0;
    p_ZL8weights4_0_d0 <= ap_const_lv32_0;
    p_ZL8weights4_0_d1 <= ap_const_lv32_0;
    p_ZL8weights4_0_we0 <= ap_const_logic_0;
    p_ZL8weights4_0_we1 <= ap_const_logic_0;
    p_ZL8weights4_1_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_1_address0;
    p_ZL8weights4_1_address1 <= ap_const_lv12_0;
    p_ZL8weights4_1_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_1_ce0;
    p_ZL8weights4_1_ce1 <= ap_const_logic_0;
    p_ZL8weights4_1_d0 <= ap_const_lv32_0;
    p_ZL8weights4_1_d1 <= ap_const_lv32_0;
    p_ZL8weights4_1_we0 <= ap_const_logic_0;
    p_ZL8weights4_1_we1 <= ap_const_logic_0;
    p_ZL8weights4_2_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_2_address0;
    p_ZL8weights4_2_address1 <= ap_const_lv12_0;
    p_ZL8weights4_2_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_2_ce0;
    p_ZL8weights4_2_ce1 <= ap_const_logic_0;
    p_ZL8weights4_2_d0 <= ap_const_lv32_0;
    p_ZL8weights4_2_d1 <= ap_const_lv32_0;
    p_ZL8weights4_2_we0 <= ap_const_logic_0;
    p_ZL8weights4_2_we1 <= ap_const_logic_0;
    p_ZL8weights4_3_address0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_3_address0;
    p_ZL8weights4_3_address1 <= ap_const_lv12_0;
    p_ZL8weights4_3_ce0 <= Matrix_Vector_Activate_Batch_7_U0_p_ZL8weights4_3_ce0;
    p_ZL8weights4_3_ce1 <= ap_const_logic_0;
    p_ZL8weights4_3_d0 <= ap_const_lv32_0;
    p_ZL8weights4_3_d1 <= ap_const_lv32_0;
    p_ZL8weights4_3_we0 <= ap_const_logic_0;
    p_ZL8weights4_3_we1 <= ap_const_logic_0;
    p_ZL8weights8_0_address0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_0_address0;
    p_ZL8weights8_0_address1 <= ap_const_lv13_0;
    p_ZL8weights8_0_ce0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_0_ce0;
    p_ZL8weights8_0_ce1 <= ap_const_logic_0;
    p_ZL8weights8_0_d0 <= ap_const_lv1_0;
    p_ZL8weights8_0_d1 <= ap_const_lv1_0;
    p_ZL8weights8_0_we0 <= ap_const_logic_0;
    p_ZL8weights8_0_we1 <= ap_const_logic_0;
    p_ZL8weights8_1_address0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_1_address0;
    p_ZL8weights8_1_address1 <= ap_const_lv13_0;
    p_ZL8weights8_1_ce0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_1_ce0;
    p_ZL8weights8_1_ce1 <= ap_const_logic_0;
    p_ZL8weights8_1_d0 <= ap_const_lv1_0;
    p_ZL8weights8_1_d1 <= ap_const_lv1_0;
    p_ZL8weights8_1_we0 <= ap_const_logic_0;
    p_ZL8weights8_1_we1 <= ap_const_logic_0;
    p_ZL8weights8_2_address0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_2_address0;
    p_ZL8weights8_2_address1 <= ap_const_lv13_0;
    p_ZL8weights8_2_ce0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_2_ce0;
    p_ZL8weights8_2_ce1 <= ap_const_logic_0;
    p_ZL8weights8_2_d0 <= ap_const_lv1_0;
    p_ZL8weights8_2_d1 <= ap_const_lv1_0;
    p_ZL8weights8_2_we0 <= ap_const_logic_0;
    p_ZL8weights8_2_we1 <= ap_const_logic_0;
    p_ZL8weights8_3_address0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_3_address0;
    p_ZL8weights8_3_address1 <= ap_const_lv13_0;
    p_ZL8weights8_3_ce0 <= Matrix_Vector_Activate_Batch_2_U0_p_ZL8weights8_3_ce0;
    p_ZL8weights8_3_ce1 <= ap_const_logic_0;
    p_ZL8weights8_3_d0 <= ap_const_lv1_0;
    p_ZL8weights8_3_d1 <= ap_const_lv1_0;
    p_ZL8weights8_3_we0 <= ap_const_logic_0;
    p_ZL8weights8_3_we1 <= ap_const_logic_0;
    start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Stream2Mem_Batch_64u_128u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    threshs5_address0 <= Matrix_Vector_Activate_Batch_6_U0_threshs5_address0;
    threshs5_address1 <= ap_const_lv8_0;
    threshs5_ce0 <= Matrix_Vector_Activate_Batch_6_U0_threshs5_ce0;
    threshs5_ce1 <= ap_const_logic_0;
    threshs5_d0 <= ap_const_lv16_0;
    threshs5_d1 <= ap_const_lv16_0;
    threshs5_we0 <= ap_const_logic_0;
    threshs5_we1 <= ap_const_logic_0;
    threshs6_address0 <= Matrix_Vector_Activate_Batch_5_U0_threshs6_address0;
    threshs6_address1 <= ap_const_lv9_0;
    threshs6_ce0 <= Matrix_Vector_Activate_Batch_5_U0_threshs6_ce0;
    threshs6_ce1 <= ap_const_logic_0;
    threshs6_d0 <= ap_const_lv16_0;
    threshs6_d1 <= ap_const_lv16_0;
    threshs6_we0 <= ap_const_logic_0;
    threshs6_we1 <= ap_const_logic_0;
    threshs7_address0 <= Matrix_Vector_Activate_Batch_3_U0_threshs7_address0;
    threshs7_address1 <= ap_const_lv9_0;
    threshs7_ce0 <= Matrix_Vector_Activate_Batch_3_U0_threshs7_ce0;
    threshs7_ce1 <= ap_const_logic_0;
    threshs7_d0 <= ap_const_lv16_0;
    threshs7_d1 <= ap_const_lv16_0;
    threshs7_we0 <= ap_const_logic_0;
    threshs7_we1 <= ap_const_logic_0;
    weights5_address0 <= Matrix_Vector_Activate_Batch_6_U0_weights5_address0;
    weights5_address1 <= ap_const_lv15_0;
    weights5_ce0 <= Matrix_Vector_Activate_Batch_6_U0_weights5_ce0;
    weights5_ce1 <= ap_const_logic_0;
    weights5_d0 <= ap_const_lv32_0;
    weights5_d1 <= ap_const_lv32_0;
    weights5_we0 <= ap_const_logic_0;
    weights5_we1 <= ap_const_logic_0;
    weights6_address0 <= Matrix_Vector_Activate_Batch_5_U0_weights6_address0;
    weights6_address1 <= ap_const_lv15_0;
    weights6_ce0 <= Matrix_Vector_Activate_Batch_5_U0_weights6_ce0;
    weights6_ce1 <= ap_const_logic_0;
    weights6_d0 <= ap_const_lv4_0;
    weights6_d1 <= ap_const_lv4_0;
    weights6_we0 <= ap_const_logic_0;
    weights6_we1 <= ap_const_logic_0;
    weights7_address0 <= Matrix_Vector_Activate_Batch_3_U0_weights7_address0;
    weights7_address1 <= ap_const_lv15_0;
    weights7_ce0 <= Matrix_Vector_Activate_Batch_3_U0_weights7_ce0;
    weights7_ce1 <= ap_const_logic_0;
    weights7_d0 <= ap_const_lv8_0;
    weights7_d1 <= ap_const_lv8_0;
    weights7_we0 <= ap_const_logic_0;
    weights7_we1 <= ap_const_logic_0;
end behav;
