Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 25 19:23:50 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Practica4Case_timing_summary_routed.rpt -pb Practica4Case_timing_summary_routed.pb -rpx Practica4Case_timing_summary_routed.rpx -warn_on_violation
| Design       : Practica4Case
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.614ns  (logic 5.083ns (43.768%)  route 6.531ns (56.232%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.843     3.298    A_IBUF[2]
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  d_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.688     8.110    d_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.614 r  d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.614    d[4]
    V13                                                               r  d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.570ns  (logic 5.080ns (43.905%)  route 6.490ns (56.095%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.694     3.149    A_IBUF[2]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.124     3.273 r  d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.797     8.070    d_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.570 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.570    d[3]
    V14                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.508ns  (logic 5.094ns (44.261%)  route 6.415ns (55.739%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.853     3.308    A_IBUF[2]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.124     3.432 r  d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.562     7.994    d_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.508 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.508    d[1]
    U15                                                               r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.390ns  (logic 5.085ns (44.648%)  route 6.305ns (55.352%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.704     3.159    A_IBUF[2]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.124     3.283 r  d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.601     7.884    d_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.390 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.390    d[2]
    U14                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.319ns  (logic 5.318ns (46.983%)  route 6.001ns (53.017%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.853     3.308    A_IBUF[2]
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.150     3.458 r  d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.148     7.606    d_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.713    11.319 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.319    d[0]
    W18                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            d[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 5.332ns (53.343%)  route 4.663ns (46.657%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF[3]_inst/O
                         net (fo=9, routed)           1.419     2.875    A_IBUF[3]
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.152     3.027 r  d_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.245     6.272    d_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.723     9.995 r  d_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.995    d[8]
    L1                                                                r  d[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 5.339ns (53.786%)  route 4.587ns (46.214%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.694     3.149    A_IBUF[2]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.152     3.301 r  d_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.893     6.194    d_OBUF[6]
    N3                   OBUF (Prop_obuf_I_O)         3.731     9.926 r  d_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.926    d[6]
    N3                                                                r  d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 5.327ns (54.456%)  route 4.455ns (45.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  A_IBUF[2]_inst/O
                         net (fo=9, routed)           1.704     3.159    A_IBUF[2]
    SLICE_X64Y41         LUT4 (Prop_lut4_I0_O)        0.150     3.309 r  d_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.752     6.061    d_OBUF[5]
    P3                   OBUF (Prop_obuf_I_O)         3.722     9.783 r  d_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.783    d[5]
    P3                                                                r  d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 5.096ns (58.116%)  route 3.672ns (41.884%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF[3]_inst/O
                         net (fo=9, routed)           1.419     2.875    A_IBUF[3]
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.999 r  d_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.253     5.253    d_OBUF[7]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.768 r  d_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.768    d[7]
    P1                                                                r  d[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.482ns (61.773%)  route 0.917ns (38.227%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.336     0.557    A_IBUF[1]
    SLICE_X65Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.602 r  d_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.581     1.183    d_OBUF[7]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.400 r  d_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.400    d[7]
    P1                                                                r  d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.549ns (54.194%)  route 1.309ns (45.806%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.495     0.716    A_IBUF[1]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.043     0.759 r  d_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.814     1.573    d_OBUF[5]
    P3                   OBUF (Prop_obuf_I_O)         1.285     2.858 r  d_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.858    d[5]
    P3                                                                r  d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.545ns (53.121%)  route 1.364ns (46.879%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.495     0.716    A_IBUF[1]
    SLICE_X64Y41         LUT4 (Prop_lut4_I3_O)        0.043     0.759 r  d_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.868     1.628    d_OBUF[6]
    N3                   OBUF (Prop_obuf_I_O)         1.281     2.909 r  d_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.909    d[6]
    N3                                                                r  d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.553ns (53.385%)  route 1.356ns (46.615%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.336     0.557    A_IBUF[1]
    SLICE_X65Y43         LUT4 (Prop_lut4_I3_O)        0.048     0.605 r  d_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.021     1.625    d_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         1.284     2.910 r  d_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.910    d[8]
    L1                                                                r  d[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.609ns  (logic 1.556ns (43.123%)  route 2.053ns (56.877%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           0.477     0.714    A_IBUF[0]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.044     0.758 r  d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.576     2.333    d_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.276     3.609 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.609    d[0]
    W18                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.748ns  (logic 1.497ns (39.949%)  route 2.251ns (60.051%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           0.477     0.714    A_IBUF[0]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.759 r  d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.774     2.532    d_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.748 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.748    d[1]
    U15                                                               r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.762ns  (logic 1.473ns (39.165%)  route 2.288ns (60.835%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.495     0.716    A_IBUF[1]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.761 r  d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.793     2.554    d_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.762 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.762    d[2]
    U14                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.850ns  (logic 1.468ns (38.125%)  route 2.382ns (61.875%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.495     0.716    A_IBUF[1]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.761 r  d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.887     2.648    d_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.850 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.850    d[3]
    V14                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.859ns  (logic 1.471ns (38.124%)  route 2.388ns (61.876%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           0.564     0.785    A_IBUF[1]
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.830 r  d_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.824     2.654    d_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.859 r  d_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.859    d[4]
    V13                                                               r  d[4] (OUT)
  -------------------------------------------------------------------    -------------------





