<?xml version="1.0" encoding="UTF-8"?>
<project version="4">
  <component name="ChangeListManager">
    <list default="true" id="885f91e5-e2b9-425b-a739-18c58d22959e" name="Default Changelist" comment="">
      <change afterPath="$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/terminal_test_for_simulator.s" afterDir="false" />
      <change afterPath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.hex" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/.idea/workspace.xml" beforeDir="false" afterPath="$PROJECT_DIR$/.idea/workspace.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.coe" beforeDir="false" afterPath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.coe" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" afterPath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTest_Dump.coe" beforeDir="false" afterPath="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTest_Dump.coe" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_NoDelay.s" beforeDir="false" afterPath="$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_NoDelay.s" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/gui_handlers.wdf" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/gui_handlers.wdf" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/java_command_handlers.wdf" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/java_command_handlers.wdf" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/project.wpc" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/project.wpc" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/webtalk_pa.xml" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.cache/wt/webtalk_pa.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/mem_init_files/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/mem_init_files/FPGA_RISC_V_Tests_Dump.coe" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/mem_init_files/RV32I_pipelined_blk_mem_gen_0_0.mif" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/mem_init_files/RV32I_pipelined_blk_mem_gen_0_0.mif" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/compile.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/compile.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/simulate.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/activehdl/simulate.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/run.f" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/ies/run.f" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/compile.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/compile.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/simulate.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/modelsim/simulate.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/compile.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/compile.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/elaborate.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/elaborate.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/questa/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/compile.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/compile.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/simulate.do" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/riviera/simulate.do" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/vcs/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/run.f" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xcelium/run.f" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/FPGA_RISC_V_Tests_Dump.coe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/README.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/README.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/RV32I_pipelined.sh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/RV32I_pipelined.sh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/elab.opt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/elab.opt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/file_info.txt" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/file_info.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/vhdl.prj" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/vhdl.prj" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/vlog.prj" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts/RV32I_pipelined/xsim/vlog.prj" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bxml" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bxml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_RV32I_0_0/RV32I_pipelined_RV32I_0_0.xml" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_RV32I_0_0/RV32I_pipelined_RV32I_0_0.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.dcp" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.dcp" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.mif" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.mif" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.xci" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.xci" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.xml" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_sim_netlist.v" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_sim_netlist.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_sim_netlist.vhdl" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_sim_netlist.vhdl" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_stub.v" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_stub.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_stub.vhdl" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0_stub.vhdl" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0.dcp" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0.dcp" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0.xml" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_sim_netlist.v" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_sim_netlist.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_sim_netlist.vhdl" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_sim_netlist.vhdl" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_stub.v" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_stub.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_stub.vhdl" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0_stub.vhdl" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/mref/post_memory_logic/component.xml" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/mref/post_memory_logic/component.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.xpr" beforeDir="false" afterPath="$PROJECT_DIR$/rv32i_pipelined/rv32i_pipelined.xpr" afterDir="false" />
    </list>
    <option name="EXCLUDED_CONVERTED_TO_IGNORED" value="true" />
    <option name="SHOW_DIALOG" value="false" />
    <option name="HIGHLIGHT_CONFLICTS" value="true" />
    <option name="HIGHLIGHT_NON_ACTIVE_CHANGELIST" value="false" />
    <option name="LAST_RESOLUTION" value="IGNORE" />
  </component>
  <component name="FileEditorManager">
    <leaf>
      <file pinned="false" current-in-tab="true">
        <entry file="file://$PROJECT_DIR$/RV32I_controls.csv">
          <provider selected="true" editor-type-id="csv-table-editor">
            <state showInfoPanel="true" fixedHeaders="false" rowLines="3">
              <column index="0" width="100" />
              <column index="1" width="100" />
              <column index="2" width="100" />
              <column index="3" width="100" />
              <column index="4" width="100" />
              <column index="5" width="100" />
              <column index="6" width="100" />
              <column index="7" width="100" />
              <column index="8" width="100" />
              <column index="9" width="100" />
              <column index="10" width="100" />
              <column index="11" width="100" />
              <column index="12" width="100" />
            </state>
          </provider>
          <provider editor-type-id="csv-text-editor">
            <state relative-caret-position="336">
              <caret line="22" column="69" selection-start-line="22" selection-start-column="69" selection-end-line="22" selection-end-column="69" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.hex">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="240">
              <caret line="12" column="8" selection-start-line="12" selection-start-column="8" selection-end-line="12" selection-end-column="8" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_NoDelay.s">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="400">
              <caret line="20" selection-start-line="20" selection-end-line="20" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/terminal_test_for_simulator.s">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="80">
              <caret line="4" column="14" selection-start-line="4" selection-start-column="14" selection-end-line="4" selection-end-column="14" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.hex">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="100">
              <caret line="5" selection-start-line="5" selection-end-line="5" selection-end-column="8" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/hex2bin.py">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="220">
              <caret line="11" column="46" selection-start-line="11" selection-start-column="46" selection-end-line="11" selection-end-column="46" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="2832">
              <caret line="294" column="33" selection-start-line="294" selection-start-column="33" selection-end-line="294" selection-end-column="33" />
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_Wide_Delay.s">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="-240" />
          </provider>
        </entry>
      </file>
    </leaf>
  </component>
  <component name="FileTemplateManagerImpl">
    <option name="RECENT_TEMPLATES">
      <list>
        <option value="Python Script" />
      </list>
    </option>
  </component>
  <component name="FindInProjectRecents">
    <findStrings>
      <find>case_error</find>
      <find>error_value</find>
      <find>others</find>
      <find>-</find>
      <find>0110111</find>
    </findStrings>
  </component>
  <component name="Git.Settings">
    <option name="RECENT_GIT_ROOT_PATH" value="$PROJECT_DIR$" />
  </component>
  <component name="IdeDocumentHistory">
    <option name="CHANGED_PATHS">
      <list>
        <option value="$PROJECT_DIR$/controller_gen_combinational_new.py" />
        <option value="$PROJECT_DIR$/controller_gen_combinational.py" />
        <option value="$PROJECT_DIR$/RV32I_single_controls.csv" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/hex2bin.py" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTest_Dump.coe" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.coe" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe" />
        <option value="$PROJECT_DIR$/RV32I_single_signals.csv" />
        <option value="$PROJECT_DIR$/controller_gen.py" />
        <option value="$PROJECT_DIR$/old_controller_gen/RV32I_single_controls.csv" />
        <option value="$PROJECT_DIR$/RV32I_controls.csv" />
        <option value="$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_NoDelay.s" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/terminal_test_for_simulator.s" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.hex" />
        <option value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe" />
      </list>
    </option>
  </component>
  <component name="ProjectFrameBounds" extendedState="6">
    <option name="x" value="310" />
    <option name="y" value="31" />
    <option name="width" value="974" />
    <option name="height" value="1047" />
  </component>
  <component name="ProjectLevelVcsManager" settingsEditedManually="true" />
  <component name="ProjectView">
    <navigator proportions="" version="1">
      <foldersAlwaysOnTop value="true" />
    </navigator>
    <panes>
      <pane id="Scope" />
      <pane id="ProjectPane">
        <subPane>
          <expand>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
            </path>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
              <item name="Dumps_and_Assembly" type="462c0819:PsiDirectoryNode" />
            </path>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
              <item name="Dumps_and_Assembly" type="462c0819:PsiDirectoryNode" />
              <item name="Basic Code" type="462c0819:PsiDirectoryNode" />
            </path>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
              <item name="Dumps_and_Assembly" type="462c0819:PsiDirectoryNode" />
              <item name="Dumps" type="462c0819:PsiDirectoryNode" />
            </path>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
              <item name="Terminal_Demos" type="462c0819:PsiDirectoryNode" />
            </path>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
              <item name="Terminal_Demos" type="462c0819:PsiDirectoryNode" />
              <item name="RISC-V" type="462c0819:PsiDirectoryNode" />
            </path>
            <path>
              <item name="RISC-V-Processor" type="b2602c69:ProjectViewProjectNode" />
              <item name="RISC-V-Processor" type="462c0819:PsiDirectoryNode" />
              <item name="Terminal_Demos" type="462c0819:PsiDirectoryNode" />
              <item name="RISC-V" type="462c0819:PsiDirectoryNode" />
              <item name="Draw_2019" type="462c0819:PsiDirectoryNode" />
            </path>
          </expand>
          <select />
        </subPane>
      </pane>
    </panes>
  </component>
  <component name="PropertiesComponent">
    <property name="SHARE_PROJECT_CONFIGURATION_FILES" value="true" />
    <property name="last_opened_file_path" value="$PROJECT_DIR$/Dumps_and_Assembly/Basic Code" />
  </component>
  <component name="RecentsManager">
    <key name="MoveFile.RECENT_KEYS">
      <recent name="C:\Users\Oz Bejerano\PycharmProjects\RISC-V-Processor\old_controller_gen" />
    </key>
    <key name="CopyFile.RECENT_KEYS">
      <recent name="C:\Users\Oz Bejerano\PycharmProjects\RISC-V-Processor\Dumps_and_Assembly\Basic Code" />
      <recent name="C:\Users\Oz Bejerano\PycharmProjects\RISC-V-Processor" />
    </key>
  </component>
  <component name="RunDashboard">
    <option name="ruleStates">
      <list>
        <RuleState>
          <option name="name" value="ConfigurationTypeDashboardGroupingRule" />
        </RuleState>
        <RuleState>
          <option name="name" value="StatusDashboardGroupingRule" />
        </RuleState>
      </list>
    </option>
  </component>
  <component name="RunManager" selected="Python.hex2bin">
    <configuration name="controller_gen" type="PythonConfigurationType" factoryName="Python" temporary="true">
      <module name="RISC-V-Processor" />
      <option name="INTERPRETER_OPTIONS" value="" />
      <option name="PARENT_ENVS" value="true" />
      <envs>
        <env name="PYTHONUNBUFFERED" value="1" />
      </envs>
      <option name="SDK_HOME" value="" />
      <option name="WORKING_DIRECTORY" value="$PROJECT_DIR$" />
      <option name="IS_MODULE_SDK" value="true" />
      <option name="ADD_CONTENT_ROOTS" value="true" />
      <option name="ADD_SOURCE_ROOTS" value="true" />
      <option name="SCRIPT_NAME" value="$PROJECT_DIR$/controller_gen.py" />
      <option name="PARAMETERS" value="" />
      <option name="SHOW_COMMAND_LINE" value="false" />
      <option name="EMULATE_TERMINAL" value="false" />
      <option name="MODULE_MODE" value="false" />
      <option name="REDIRECT_INPUT" value="false" />
      <option name="INPUT_FILE" value="" />
      <method v="2" />
    </configuration>
    <configuration name="controller_gen_combinational" type="PythonConfigurationType" factoryName="Python" temporary="true">
      <module name="RISC-V-Processor" />
      <option name="INTERPRETER_OPTIONS" value="" />
      <option name="PARENT_ENVS" value="true" />
      <envs>
        <env name="PYTHONUNBUFFERED" value="1" />
      </envs>
      <option name="SDK_HOME" value="" />
      <option name="WORKING_DIRECTORY" value="$PROJECT_DIR$" />
      <option name="IS_MODULE_SDK" value="true" />
      <option name="ADD_CONTENT_ROOTS" value="true" />
      <option name="ADD_SOURCE_ROOTS" value="true" />
      <option name="SCRIPT_NAME" value="C:\Users\Oz Bejerano\PycharmProjects\RISC-V-Processor\old_controller_gen\controller_gen_combinational.py" />
      <option name="PARAMETERS" value="" />
      <option name="SHOW_COMMAND_LINE" value="false" />
      <option name="EMULATE_TERMINAL" value="false" />
      <option name="MODULE_MODE" value="false" />
      <option name="REDIRECT_INPUT" value="false" />
      <option name="INPUT_FILE" value="" />
      <method v="2" />
    </configuration>
    <configuration name="controller_gen_combinational_new" type="PythonConfigurationType" factoryName="Python" temporary="true">
      <module name="RISC-V-Processor" />
      <option name="INTERPRETER_OPTIONS" value="" />
      <option name="PARENT_ENVS" value="true" />
      <envs>
        <env name="PYTHONUNBUFFERED" value="1" />
      </envs>
      <option name="SDK_HOME" value="" />
      <option name="WORKING_DIRECTORY" value="$PROJECT_DIR$" />
      <option name="IS_MODULE_SDK" value="true" />
      <option name="ADD_CONTENT_ROOTS" value="true" />
      <option name="ADD_SOURCE_ROOTS" value="true" />
      <option name="SCRIPT_NAME" value="C:\Users\Oz Bejerano\PycharmProjects\RISC-V-Processor\old_controller_gen\controller_gen_combinational_old.py" />
      <option name="PARAMETERS" value="" />
      <option name="SHOW_COMMAND_LINE" value="false" />
      <option name="EMULATE_TERMINAL" value="false" />
      <option name="MODULE_MODE" value="false" />
      <option name="REDIRECT_INPUT" value="false" />
      <option name="INPUT_FILE" value="" />
      <method v="2" />
    </configuration>
    <configuration name="hex2bin" type="PythonConfigurationType" factoryName="Python" temporary="true">
      <module name="RISC-V-Processor" />
      <option name="INTERPRETER_OPTIONS" value="" />
      <option name="PARENT_ENVS" value="true" />
      <envs>
        <env name="PYTHONUNBUFFERED" value="1" />
      </envs>
      <option name="SDK_HOME" value="" />
      <option name="WORKING_DIRECTORY" value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps" />
      <option name="IS_MODULE_SDK" value="true" />
      <option name="ADD_CONTENT_ROOTS" value="true" />
      <option name="ADD_SOURCE_ROOTS" value="true" />
      <option name="SCRIPT_NAME" value="$PROJECT_DIR$/Dumps_and_Assembly/Dumps/hex2bin.py" />
      <option name="PARAMETERS" value="" />
      <option name="SHOW_COMMAND_LINE" value="false" />
      <option name="EMULATE_TERMINAL" value="false" />
      <option name="MODULE_MODE" value="false" />
      <option name="REDIRECT_INPUT" value="false" />
      <option name="INPUT_FILE" value="" />
      <method v="2" />
    </configuration>
    <recent_temporary>
      <list>
        <item itemvalue="Python.hex2bin" />
        <item itemvalue="Python.controller_gen" />
        <item itemvalue="Python.controller_gen_combinational" />
        <item itemvalue="Python.controller_gen_combinational_new" />
      </list>
    </recent_temporary>
  </component>
  <component name="SvnConfiguration">
    <configuration />
  </component>
  <component name="TaskManager">
    <task active="true" id="Default" summary="Default task">
      <changelist id="885f91e5-e2b9-425b-a739-18c58d22959e" name="Default Changelist" comment="" />
      <created>1553257648849</created>
      <option name="number" value="Default" />
      <option name="presentableId" value="Default" />
      <updated>1553257648849</updated>
    </task>
    <task id="LOCAL-00001" summary="Use a VHDL 2008 construct on the single cycles controls (process(all) instead of process clock)">
      <created>1553283962484</created>
      <option name="number" value="00001" />
      <option name="presentableId" value="LOCAL-00001" />
      <option name="project" value="LOCAL" />
      <updated>1553283962484</updated>
    </task>
    <task id="LOCAL-00002" summary="Removing issues that instantiate to latches in VHDL designs">
      <created>1553294551209</created>
      <option name="number" value="00002" />
      <option name="presentableId" value="LOCAL-00002" />
      <option name="project" value="LOCAL" />
      <updated>1553294551209</updated>
    </task>
    <task id="LOCAL-00003" summary="Removing issues that instantiate to latches in VHDL designs.">
      <created>1553305876560</created>
      <option name="number" value="00003" />
      <option name="presentableId" value="LOCAL-00003" />
      <option name="project" value="LOCAL" />
      <updated>1553305876560</updated>
    </task>
    <task id="LOCAL-00004" summary="Removed latching from controller_gen_combinational.py and added in new descrambler">
      <created>1553315365451</created>
      <option name="number" value="00004" />
      <option name="presentableId" value="LOCAL-00004" />
      <option name="project" value="LOCAL" />
      <updated>1553315365451</updated>
    </task>
    <task id="LOCAL-00005" summary="Moved unused controller_gen files to old_controller_gen directory">
      <created>1553315490151</created>
      <option name="number" value="00005" />
      <option name="presentableId" value="LOCAL-00005" />
      <option name="project" value="LOCAL" />
      <updated>1553315490151</updated>
    </task>
    <task id="LOCAL-00006" summary="Modified memory_logic into pre_memory_logic for stores and post_memory_logic for loads. Added in branch_logic and necessary muxes for structural vhdl.">
      <created>1553377623672</created>
      <option name="number" value="00006" />
      <option name="presentableId" value="LOCAL-00006" />
      <option name="project" value="LOCAL" />
      <updated>1553377623672</updated>
    </task>
    <task id="LOCAL-00007" summary="Second update to structural vhdl">
      <created>1553380418479</created>
      <option name="number" value="00007" />
      <option name="presentableId" value="LOCAL-00007" />
      <option name="project" value="LOCAL" />
      <updated>1553380418479</updated>
    </task>
    <task id="LOCAL-00008" summary="Second update to structural vhdl">
      <created>1553381134750</created>
      <option name="number" value="00008" />
      <option name="presentableId" value="LOCAL-00008" />
      <option name="project" value="LOCAL" />
      <updated>1553381134750</updated>
    </task>
    <task id="LOCAL-00009" summary="Added addr1_out to pre_memory_logic">
      <created>1553384351932</created>
      <option name="number" value="00009" />
      <option name="presentableId" value="LOCAL-00009" />
      <option name="project" value="LOCAL" />
      <updated>1553384351932</updated>
    </task>
    <task id="LOCAL-00010" summary="Added addr1_out to pre_memory_logic">
      <created>1553399239498</created>
      <option name="number" value="00010" />
      <option name="presentableId" value="LOCAL-00010" />
      <option name="project" value="LOCAL" />
      <updated>1553399239498</updated>
    </task>
    <task id="LOCAL-00011" summary="Trying to test single instruction to show LED values on FPGA.">
      <created>1553402988132</created>
      <option name="number" value="00011" />
      <option name="presentableId" value="LOCAL-00011" />
      <option name="project" value="LOCAL" />
      <updated>1553402988132</updated>
    </task>
    <task id="LOCAL-00012" summary="Added function to load machine_code into memory">
      <created>1553441116179</created>
      <option name="number" value="00012" />
      <option name="presentableId" value="LOCAL-00012" />
      <option name="project" value="LOCAL" />
      <updated>1553441116179</updated>
    </task>
    <task id="LOCAL-00013" summary="Changing memory to block ram.">
      <created>1553452593337</created>
      <option name="number" value="00013" />
      <option name="presentableId" value="LOCAL-00013" />
      <option name="project" value="LOCAL" />
      <updated>1553452593337</updated>
    </task>
    <task id="LOCAL-00014" summary="Changing memory to block ram.">
      <created>1553452664786</created>
      <option name="number" value="00014" />
      <option name="presentableId" value="LOCAL-00014" />
      <option name="project" value="LOCAL" />
      <updated>1553452664787</updated>
    </task>
    <task id="LOCAL-00015" summary="Changing memory to block ram.">
      <created>1553457368610</created>
      <option name="number" value="00015" />
      <option name="presentableId" value="LOCAL-00015" />
      <option name="project" value="LOCAL" />
      <updated>1553457368610</updated>
    </task>
    <task id="LOCAL-00016" summary="Changing memory to block ram, updated pc_logic to support multi-cycle operation and added in a multi_cycle register file.">
      <created>1553459551632</created>
      <option name="number" value="00016" />
      <option name="presentableId" value="LOCAL-00016" />
      <option name="project" value="LOCAL" />
      <updated>1553459551632</updated>
    </task>
    <task id="LOCAL-00017" summary="Working on pipelining processor">
      <created>1553490720252</created>
      <option name="number" value="00017" />
      <option name="presentableId" value="LOCAL-00017" />
      <option name="project" value="LOCAL" />
      <updated>1553490720252</updated>
    </task>
    <task id="LOCAL-00018" summary="Implemented the pipelined design for the processor in Vivado. Starting to debug the design in hardware and with a testbench.">
      <created>1553682992499</created>
      <option name="number" value="00018" />
      <option name="presentableId" value="LOCAL-00018" />
      <option name="project" value="LOCAL" />
      <updated>1553682992499</updated>
    </task>
    <task id="LOCAL-00019" summary="Simulating design. Implemented the pipelined design for the processor in Vivado. Starting to debug the design in hardware and with a testbench.">
      <created>1554000053792</created>
      <option name="number" value="00019" />
      <option name="presentableId" value="LOCAL-00019" />
      <option name="project" value="LOCAL" />
      <updated>1554000053792</updated>
    </task>
    <task id="LOCAL-00020" summary="Processor seems to simulate most basic addition test correctly. Will continue debugging processor.">
      <created>1554024472090</created>
      <option name="number" value="00020" />
      <option name="presentableId" value="LOCAL-00020" />
      <option name="project" value="LOCAL" />
      <updated>1554024472090</updated>
    </task>
    <task id="LOCAL-00021" summary="Processor seems to simulate most basic addition test correctly. Will continue debugging processor.">
      <created>1554024678344</created>
      <option name="number" value="00021" />
      <option name="presentableId" value="LOCAL-00021" />
      <option name="project" value="LOCAL" />
      <updated>1554024678344</updated>
    </task>
    <task id="LOCAL-00022" summary="Processor loaded on Zybo and completed most basic addition test correctly. Will continue debugging processor later today.">
      <created>1554026469587</created>
      <option name="number" value="00022" />
      <option name="presentableId" value="LOCAL-00022" />
      <option name="project" value="LOCAL" />
      <updated>1554026469587</updated>
    </task>
    <task id="LOCAL-00023" summary="Processor loaded on Zybo and completed most basic addition and critical tests.">
      <created>1554070792504</created>
      <option name="number" value="00023" />
      <option name="presentableId" value="LOCAL-00023" />
      <option name="project" value="LOCAL" />
      <updated>1554070792504</updated>
    </task>
    <task id="LOCAL-00024" summary="Processor loaded on Zybo and completed most basic addition and critical tests.">
      <created>1554073626027</created>
      <option name="number" value="00024" />
      <option name="presentableId" value="LOCAL-00024" />
      <option name="project" value="LOCAL" />
      <updated>1554073626027</updated>
    </task>
    <task id="LOCAL-00025" summary="Fixed many bugs in the controls csv.">
      <created>1554082653702</created>
      <option name="number" value="00025" />
      <option name="presentableId" value="LOCAL-00025" />
      <option name="project" value="LOCAL" />
      <updated>1554082653702</updated>
    </task>
    <option name="localTasksCounter" value="26" />
    <servers />
  </component>
  <component name="ToolWindowManager">
    <frame x="-8" y="-8" width="1936" height="1056" extended-state="6" />
    <layout>
      <window_info active="true" content_ui="combo" id="Project" order="0" visible="true" weight="0.958752" />
      <window_info id="Structure" order="1" side_tool="true" weight="0.25" />
      <window_info id="Favorites" order="2" side_tool="true" />
      <window_info anchor="bottom" id="Message" order="0" />
      <window_info anchor="bottom" id="Find" order="1" />
      <window_info anchor="bottom" id="Run" order="2" visible="true" weight="0.32664436" />
      <window_info anchor="bottom" id="Debug" order="3" weight="0.40315315" />
      <window_info anchor="bottom" id="Cvs" order="4" weight="0.25" />
      <window_info anchor="bottom" id="Inspection" order="5" weight="0.4" />
      <window_info anchor="bottom" id="TODO" order="6" />
      <window_info anchor="bottom" id="Version Control" order="7" sideWeight="0.4994618" weight="0.32887402" />
      <window_info anchor="bottom" id="Terminal" order="8" weight="0.32995495" />
      <window_info anchor="bottom" id="Python Console" order="9" weight="0.32995495" />
      <window_info anchor="bottom" id="Event Log" order="10" sideWeight="0.50053823" side_tool="true" weight="0.32995495" />
      <window_info anchor="right" id="Commander" internal_type="SLIDING" order="0" type="SLIDING" weight="0.4" />
      <window_info anchor="right" id="Ant Build" order="1" weight="0.25" />
      <window_info anchor="right" content_ui="combo" id="Hierarchy" order="2" weight="0.25" />
    </layout>
    <layout-to-restore>
      <window_info content_ui="combo" id="Project" order="0" visible="true" weight="0.21998942" />
      <window_info id="Structure" order="1" side_tool="true" weight="0.25" />
      <window_info id="Favorites" order="2" side_tool="true" />
      <window_info anchor="bottom" id="Message" order="0" />
      <window_info anchor="bottom" id="Find" order="1" />
      <window_info anchor="bottom" id="Run" order="2" weight="0.32664436" />
      <window_info anchor="bottom" id="Debug" order="3" weight="0.40315315" />
      <window_info anchor="bottom" id="Cvs" order="4" weight="0.25" />
      <window_info anchor="bottom" id="Inspection" order="5" weight="0.4" />
      <window_info anchor="bottom" id="TODO" order="6" />
      <window_info anchor="bottom" id="Version Control" order="7" sideWeight="0.4994618" weight="0.32887402" />
      <window_info anchor="bottom" id="Terminal" order="8" weight="0.32995495" />
      <window_info anchor="bottom" id="Python Console" order="9" weight="0.32995495" />
      <window_info anchor="bottom" id="Event Log" order="10" sideWeight="0.50053823" side_tool="true" weight="0.32995495" />
      <window_info anchor="right" id="Commander" internal_type="SLIDING" order="0" type="SLIDING" weight="0.4" />
      <window_info anchor="right" id="Ant Build" order="1" weight="0.25" />
      <window_info anchor="right" content_ui="combo" id="Hierarchy" order="2" weight="0.25" />
    </layout-to-restore>
  </component>
  <component name="VcsManagerConfiguration">
    <MESSAGE value="Merge branch 'master' of https://github.com/zioz29/RISC-V-Processor&#10;&#10;# Conflicts:&#10;#&#9;.idea/misc.xml&#10;#&#9;.idea/workspace.xml" />
    <MESSAGE value="Use a VHDL 2008 construct on the single cycles controls (process(all) instead of process clock)" />
    <MESSAGE value="Removing issues that instantiate to latches in VHDL designs" />
    <MESSAGE value="Removing issues that instantiate to latches in VHDL designs." />
    <MESSAGE value="Removed latching from controller_gen_combinational.py and added in new descrambler" />
    <MESSAGE value="Moved unused controller_gen files to old_controller_gen directory" />
    <MESSAGE value="Modified memory_logic into pre_memory_logic for stores and post_memory_logic for loads. Added in branch_logic and necessary muxes for structural vhdl." />
    <MESSAGE value="Second update to structural vhdl" />
    <MESSAGE value="Added addr1_out to pre_memory_logic" />
    <MESSAGE value="Trying to test single instruction to show LED values on FPGA." />
    <MESSAGE value="Added function to load machine_code into memory" />
    <MESSAGE value="Changing memory to block ram." />
    <MESSAGE value="Changing memory to block ram, updated pc_logic to support multi-cycle operation and added in a multi_cycle register file." />
    <MESSAGE value="Working on pipelining processor" />
    <MESSAGE value="Implemented the pipelined design for the processor in Vivado. Starting to debug the design in hardware and with a testbench." />
    <MESSAGE value="Simulating design. Implemented the pipelined design for the processor in Vivado. Starting to debug the design in hardware and with a testbench." />
    <MESSAGE value="Processor seems to simulate most basic addition test correctly. Will continue debugging processor." />
    <MESSAGE value="Processor loaded on Zybo and completed most basic addition test correctly. Will continue debugging processor later today." />
    <MESSAGE value="Processor loaded on Zybo and completed most basic addition and critical tests." />
    <MESSAGE value="Fixed many bugs in the controls csv." />
    <option name="LAST_COMMIT_MESSAGE" value="Fixed many bugs in the controls csv." />
  </component>
  <component name="XDebuggerManager">
    <breakpoint-manager>
      <breakpoints>
        <line-breakpoint enabled="true" suspend="THREAD" type="python-line">
          <url>file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational_old.py</url>
          <line>65</line>
          <option name="timeStamp" value="4" />
        </line-breakpoint>
        <line-breakpoint enabled="true" suspend="THREAD" type="python-line">
          <url>file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational_old.py</url>
          <line>188</line>
          <option name="timeStamp" value="5" />
        </line-breakpoint>
        <line-breakpoint enabled="true" suspend="THREAD" type="python-line">
          <url>file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational.py</url>
          <line>98</line>
          <option name="timeStamp" value="6" />
        </line-breakpoint>
        <line-breakpoint enabled="true" suspend="THREAD" type="python-line">
          <url>file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational.py</url>
          <line>99</line>
          <option name="timeStamp" value="7" />
        </line-breakpoint>
        <line-breakpoint enabled="true" suspend="THREAD" type="python-line">
          <url>file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational.py</url>
          <line>111</line>
          <option name="timeStamp" value="8" />
        </line-breakpoint>
        <line-breakpoint enabled="true" suspend="THREAD" type="python-line">
          <url>file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/hex2bin.py</url>
          <line>6</line>
          <option name="timeStamp" value="9" />
        </line-breakpoint>
      </breakpoints>
    </breakpoint-manager>
  </component>
  <component name="editorHistoryManager">
    <entry file="file://$PROJECT_DIR$/ALU.vhd">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/RV32I_single.vhdl" />
    <entry file="file://$PROJECT_DIR$/RV32I_single_control_lines.csv" />
    <entry file="file://$PROJECT_DIR$/old_controller_gen/controller_gen_clocked.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="120">
          <caret line="9" column="27" selection-end-line="147" />
          <folding>
            <element signature="e#0#12#0" expanded="true" />
          </folding>
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational_old.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="505">
          <caret line="168" column="25" selection-start-line="168" selection-start-column="25" selection-end-line="168" selection-end-column="25" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTest_Dump.hex">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="160">
          <caret line="8" column="8" selection-start-line="8" selection-start-column="8" selection-end-line="8" selection-end-column="8" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.bin">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/controller_gen_pipelined.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="2076">
          <caret line="110" column="43" selection-start-line="110" selection-start-column="43" selection-end-line="110" selection-end-column="43" />
          <folding>
            <element signature="e#0#12#0" expanded="true" />
          </folding>
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTest_Dump.coe">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="200">
          <caret line="10" column="33" selection-start-line="10" selection-start-column="33" selection-end-line="10" selection-end-column="33" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="6560">
          <caret line="328" column="33" selection-start-line="328" selection-start-column="33" selection-end-line="328" selection-end-column="33" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTest_Dump.bin">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/addTestDump_Binary.bin">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/RV32I_single_signals.csv">
      <provider selected="true" editor-type-id="csv-table-editor">
        <state showInfoPanel="true" fixedHeaders="false" rowLines="3">
          <column index="0" width="293" />
          <column index="1" width="409" />
          <column index="2" width="100" />
          <column index="3" width="100" />
          <column index="4" width="100" />
          <column index="5" width="100" />
          <column index="6" width="100" />
          <column index="7" width="685" />
        </state>
      </provider>
      <provider editor-type-id="csv-text-editor">
        <state relative-caret-position="80">
          <caret line="4" column="102" selection-start-line="4" selection-start-column="102" selection-end-line="4" selection-end-column="102" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminal_2019.PNG">
      <provider selected="true" editor-type-id="images" />
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/RV32I_single_pipelined.vhdl">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/controller_gen_combinational.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="2060">
          <caret line="104" column="52" selection-start-line="104" selection-start-column="52" selection-end-line="104" selection-end-column="52" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/RV32I.vhd">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="7280">
          <caret line="364" column="55" selection-start-line="364" selection-start-column="55" selection-end-line="364" selection-end-column="55" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.hex">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="100">
          <caret line="5" selection-start-line="5" selection-end-line="5" selection-end-column="8" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/RV32I_single.vhd">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="1620">
          <caret line="81" column="49" selection-start-line="81" selection-start-column="49" selection-end-line="81" selection-end-column="49" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.bin">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/old_controller_gen/old_RV32I_single_controls.csv">
      <provider selected="true" editor-type-id="csv-table-editor">
        <state showInfoPanel="true" fixedHeaders="false" rowLines="3">
          <column index="0" width="100" />
          <column index="1" width="100" />
          <column index="2" width="100" />
          <column index="3" width="100" />
          <column index="4" width="100" />
          <column index="5" width="100" />
          <column index="6" width="100" />
          <column index="7" width="100" />
          <column index="8" width="100" />
          <column index="9" width="100" />
          <column index="10" width="100" />
          <column index="11" width="100" />
          <column index="12" width="100" />
        </state>
      </provider>
      <provider editor-type-id="csv-text-editor">
        <state relative-caret-position="160">
          <caret line="8" column="75" selection-start-line="8" selection-start-column="75" selection-end-line="8" selection-end-column="75" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/addTest.txt">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="240">
          <caret line="12" column="7" selection-start-line="12" selection-start-column="7" selection-end-line="12" selection-end-column="7" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/FPGA_Critical_Tests_TranslatedCode.txt">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="100">
          <caret line="5" column="12" selection-start-line="5" selection-start-column="12" selection-end-line="5" selection-end-column="12" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.coe">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="180">
          <caret line="9" column="33" selection-start-line="9" selection-start-column="33" selection-end-line="9" selection-end-column="33" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/RV32I_signals.csv">
      <provider selected="true" editor-type-id="csv-table-editor">
        <state showInfoPanel="true" fixedHeaders="false" rowLines="3">
          <column index="0" width="100" />
          <column index="1" width="100" />
          <column index="2" width="100" />
          <column index="3" width="100" />
          <column index="4" width="100" />
          <column index="5" width="100" />
          <column index="6" width="100" />
          <column index="7" width="251" />
        </state>
      </provider>
      <provider editor-type-id="csv-text-editor">
        <state relative-caret-position="160">
          <caret line="8" column="25" selection-start-line="8" selection-start-column="25" selection-end-line="8" selection-end-column="25" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/controller_gen.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="-2400">
          <caret line="13" column="42" selection-start-line="13" selection-start-column="42" selection-end-line="13" selection-end-column="42" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_Wide_Delay.s">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="-240" />
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Terminal_Demos/RISC-V/Draw_2019/terminalDemo_2019_NoDelay.s">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="400">
          <caret line="20" selection-start-line="20" selection-end-line="20" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/hex2bin.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="220">
          <caret line="11" column="46" selection-start-line="11" selection-start-column="46" selection-end-line="11" selection-end-column="46" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/FPGA_RISC_V_Tests_TranslatedCode.txt">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="580">
          <caret line="29" column="13" selection-start-line="29" selection-start-column="13" selection-end-line="29" selection-end-column="13" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.hex">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="240">
          <caret line="12" column="8" selection-start-line="12" selection-start-column="8" selection-end-line="12" selection-end-column="8" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="2832">
          <caret line="294" column="33" selection-start-line="294" selection-start-column="33" selection-end-line="294" selection-end-column="33" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Dumps/terminal_test_for_simulator.hex">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="100">
          <caret line="5" selection-start-line="5" selection-end-line="5" selection-end-column="8" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/Dumps_and_Assembly/Basic Code/terminal_test_for_simulator.s">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="80">
          <caret line="4" column="14" selection-start-line="4" selection-start-column="14" selection-end-line="4" selection-end-column="14" />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/RV32I_controls.csv">
      <provider selected="true" editor-type-id="csv-table-editor">
        <state showInfoPanel="true" fixedHeaders="false" rowLines="3">
          <column index="0" width="100" />
          <column index="1" width="100" />
          <column index="2" width="100" />
          <column index="3" width="100" />
          <column index="4" width="100" />
          <column index="5" width="100" />
          <column index="6" width="100" />
          <column index="7" width="100" />
          <column index="8" width="100" />
          <column index="9" width="100" />
          <column index="10" width="100" />
          <column index="11" width="100" />
          <column index="12" width="100" />
        </state>
      </provider>
      <provider editor-type-id="csv-text-editor">
        <state relative-caret-position="336">
          <caret line="22" column="69" selection-start-line="22" selection-start-column="69" selection-end-line="22" selection-end-column="69" />
        </state>
      </provider>
    </entry>
  </component>
</project>