# DSD LAB 5

**Iram Shehzadi**

**2023-EE-153**

### Simulation

* 2 code files (.sv)
* 1 constraint file (.xdc)
* 2 testbench files(.sv)

### Report
### Task 1
Truth table 
### Task 2
K-maps
### Task 3
Circuit diagram of reduced design inferred from K-Maps.
### Task 4
Circuit diagram inferred by the Xilinx Vivado.
### Task 5
Maximum combinational delay in synthesis
### Task 6
Maximum combinational delay in Implementation
### Task 7
Resource Utilization Summary