
---------- Begin Simulation Statistics ----------
final_tick                               260195645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2371                       # Simulator instruction rate (inst/s)
host_mem_usage                               26715352                       # Number of bytes of host memory used
host_op_rate                                     2429                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                109619.49                       # Real time elapsed on the host
host_tick_rate                                 456144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259928114                       # Number of instructions simulated
sim_ops                                     266235745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050002                       # Number of seconds simulated
sim_ticks                                 50002245000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.574603                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  210896                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               294652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17314                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            249234                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42039                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9176                       # Number of indirect misses.
system.cpu.branchPred.lookups                  470870                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85436                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5387                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2628782                       # Number of instructions committed
system.cpu.committedOps                       2973338                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.298180                       # CPI: cycles per instruction
system.cpu.discardedOps                         54172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1375033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            715629                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           335990                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7439211                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.232657                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4506                       # number of quiesce instructions executed
system.cpu.numCycles                         11298977                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4506                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1637369     55.07%     55.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13962      0.47%     55.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                 798004     26.84%     82.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite                524003     17.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2973338                       # Class of committed instruction
system.cpu.quiesceCycles                     68704615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3859766                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10975                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2089248                       # Transaction distribution
system.membus.trans_dist::ReadResp            2093301                       # Transaction distribution
system.membus.trans_dist::WriteReq            1266883                       # Transaction distribution
system.membus.trans_dist::WriteResp           1266879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3068                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2345                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1503                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1504                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3815                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6623000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6623000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6728784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       514624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100371                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       673575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    211935136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    211935136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212623943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3365364                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000089                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009425                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3365065     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     299      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3365364                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9126288245                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89417375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1460984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17749371                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79561684                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12938841234                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1196000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2603658                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2603644                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4354919                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4354919                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       106496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       114688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13287686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13459718                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13917140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71389                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100371                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1703936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212602752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215355264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    221636851                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23548005000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         15346459                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          761                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18825412953                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12168155000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1458176                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       188416                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18349256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29162211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931983                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948988                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6880971                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18349256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6880971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6880971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36043182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6880971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9829959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948988                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013954                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962942                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9829959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13792901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2084693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2084693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1226809                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1226805                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        57460                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6557806                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6623000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1837908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209849920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    211935136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4156511                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4156511    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4156511                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9940989370                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11650232000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     90458728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     94128744                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1843804                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1903444                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3747248                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22614682                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22729370                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       460951                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        59508                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       520459                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1809093332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36698512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36698512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1882490356                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36874424                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38067171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74941595                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1845967756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74765683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36698512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1957431951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    136118272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     76484928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    214307136                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77463552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    136118272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213581824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34029568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2390154                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36472970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19365888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4253696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23619584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34077190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2722243211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1529629880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4285950281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1549201481                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2722243211                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4271444692                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34077190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4271444692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4251873091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8557394973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37376                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          238                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          346                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          584                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       304626                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       442860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         747486                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       304626                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       304626                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       304626                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       442860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        747486                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133365760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         318208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133737568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1835008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     76484160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        78712128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2083840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2089665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        28672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1195065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1229877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2667195443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6363874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2674631269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3926864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36698512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1529614520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1574171880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3926864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36756510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4196809963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6363874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4248803149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     28730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3278905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2852                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2853                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3759199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1308593                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2089665                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1229877                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2089665                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1229877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68264910555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10448040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123117120555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32668.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58918.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3673                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1949189                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1144484                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2089662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1229877                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1837758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       225806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.835655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.015373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.379839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5356      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5322      2.36%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3382      1.50%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3737      1.65%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3783      1.68%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3884      1.72%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2989      1.32%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3688      1.63%     14.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       193665     85.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       225806                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     732.427270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    919.580157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1668     58.46%     58.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.07%     58.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.04%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.04%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.04%     58.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.07%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     58.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     58.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.14%     59.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.11%     59.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.04%     59.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.07%     59.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          297     10.41%     69.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.07%     69.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.07%     69.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.04%     69.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.07%     69.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.04%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.04%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.07%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.07%     70.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          849     29.76%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2853                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     431.213184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    101.162003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.302236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1534     53.79%     53.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            75      2.63%     56.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      0.88%     57.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      0.39%     57.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     57.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.21%     57.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           16      0.56%     58.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.14%     58.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.11%     58.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.14%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.18%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.18%     59.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      0.21%     59.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.07%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.07%     59.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.07%     59.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     59.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     59.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     59.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.07%     59.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     59.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.07%     59.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           78      2.73%     62.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1061     37.20%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2852                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133734912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                78711552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133737568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             78712128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2674.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1574.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2674.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1574.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50002289500                       # Total gap between requests
system.mem_ctrls.avgGap                      15063.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133365760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       314560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1835008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     76482496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57997.395916923328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2667195442.924612522125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013954.473444142379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6290917.537802552804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3948622.706840462983                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36698512.236800566316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1529581241.802242994308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931983.453942917753                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           58                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2083840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        28672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1195065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3307145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122747065455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    156596820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    210151135                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12643992530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22041087965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 957939125180                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3367876940                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57019.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58904.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    196977.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42266.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4121249.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    768732.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    801579.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1096314.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         111424740.074989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77769997.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3800527293.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1709222950.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1020154400.587450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232505816.400008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7430310818.212700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.599544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11715661535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35583855465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9530073.651798                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2617484.676961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4506    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        57375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12462375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217253133125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42942511875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1034507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1034507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1034507                       # number of overall hits
system.cpu.icache.overall_hits::total         1034507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10335625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10335625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10335625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10335625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1034745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1034745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1034745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1034745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.995798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.995798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.995798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.995798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9961875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9961875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9961875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9961875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.617647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.617647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.617647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.617647                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1034507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1034507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10335625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10335625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1034745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1034745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.995798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.995798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9961875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9961875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.617647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.617647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.455434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9235327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                94                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          98248.159574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.455434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2069728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2069728                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1278618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1278618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1278618                       # number of overall hits
system.cpu.dcache.overall_hits::total         1278618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6644                       # number of overall misses
system.cpu.dcache.overall_misses::total          6644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    482915875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    482915875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    482915875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    482915875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1285262                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1285262                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1285262                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1285262                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72684.508579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72684.508579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72684.508579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72684.508579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3068                       # number of writebacks
system.cpu.dcache.writebacks::total              3068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1326                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1326                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    388744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    388744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    388744500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    388744500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98897750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98897750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73099.755547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73099.755547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73099.755547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73099.755547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.997446                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.997446                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       797516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          797516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    289163875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    289163875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       801334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       801334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75737.002357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75737.002357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3815                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3815                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    283244375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    283244375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98897750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98897750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74244.921363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74244.921363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.909989                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.909989                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       481102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         481102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    193752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    193752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       483928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       483928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68560.509554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68560.509554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40074                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40074                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105500125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105500125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70193.030605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70193.030605                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              560125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.306449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5146367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5146367                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260195645000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260198318125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2371                       # Simulator instruction rate (inst/s)
host_mem_usage                               26715352                       # Number of bytes of host memory used
host_op_rate                                     2429                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                109621.51                       # Real time elapsed on the host
host_tick_rate                                 456160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259929271                       # Number of instructions simulated
sim_ops                                     266237170                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50004918125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.555142                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  210951                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               294809                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17335                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            249273                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42039                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9176                       # Number of indirect misses.
system.cpu.branchPred.lookups                  471102                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85495                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5387                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2629939                       # Number of instructions committed
system.cpu.committedOps                       2974763                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.297915                       # CPI: cycles per instruction
system.cpu.discardedOps                         54230                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1375844                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            715994                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           336108                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7441934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.232671                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4506                       # number of quiesce instructions executed
system.cpu.numCycles                         11303254                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4506                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1638199     55.07%     55.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13963      0.47%     55.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                 798328     26.84%     82.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite                524272     17.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2974763                       # Class of committed instruction
system.cpu.quiesceCycles                     68704615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3861320                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2089248                       # Transaction distribution
system.membus.trans_dist::ReadResp            2093318                       # Transaction distribution
system.membus.trans_dist::WriteReq            1267323                       # Transaction distribution
system.membus.trans_dist::WriteResp           1267320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3075                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2354                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1503                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1504                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3828                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6623881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6623881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6729715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       515840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100371                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       674855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    211963296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    211963296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212653639                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3365822                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000089                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009456                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3365521     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     301      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3365822                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9128548870                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89417375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1474687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17749371                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79632309                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12939291733                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1216000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2604550                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2604535                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4354919                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4354919                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       106496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       114688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13289469                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13461501                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13918923                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71389                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100371                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1703936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212631264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215383776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    221665363                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23550678000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         15348688                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          762                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18826973953                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12170828000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1458176                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       188416                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18348275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29160652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931773                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948830                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6880603                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18348275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6880603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6880603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36041255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6880603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9829433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948830                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013900                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962730                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9829433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13792163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2084693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2084693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1227249                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1227246                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        57460                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6558687                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6623881                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1837908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209878080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    211963296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4157383                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4157383    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4157383                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9943628370                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11650673000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     90464344                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     94134360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1843916                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1903444                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3747360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22616086                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22730774                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       460979                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        59508                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       520487                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1809108932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36696550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36696550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1882502032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36874693                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38065136                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74939829                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1845983624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74761686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36696550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1957441861                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    136118272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     76513472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    214335680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77463552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    136118272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213581824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34029568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2391046                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36473862                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19365888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4253696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23619584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34075368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2722097688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1530118934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4286291990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1549118665                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2722097688                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4271216352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34075368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4271216352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4252216621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8557508342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          242                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          347                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          589                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       309730                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       444116                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         753846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       309730                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       309730                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       309730                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       444116                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        753846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133365760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         318976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133738336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1835008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     76512320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        78740736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2083840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2089677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        28672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1195505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1230324                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2667052862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6378893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2674503649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3935613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36696550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1530095896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1574659833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3935613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36754545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4197148758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6378893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4249163482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     28730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3279345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2865                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3759216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1309017                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2089677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1230324                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2089677                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1230324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76863                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68265783680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10448100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123118308680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32668.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58918.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3673                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1949193                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1144887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2089674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1230324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1837758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       225846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.799943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.920124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.445916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5366      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5324      2.36%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3382      1.50%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3737      1.65%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3783      1.68%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3884      1.72%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2989      1.32%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3689      1.63%     14.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       193692     85.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       225846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     729.363700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    918.867077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1680     58.64%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.07%     58.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.03%     58.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.03%     58.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.03%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.07%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     59.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.14%     59.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.10%     59.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     59.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.07%     59.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          297     10.37%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.07%     69.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.07%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     69.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     70.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.07%     70.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     70.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     70.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.07%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.07%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          849     29.63%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2865                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     429.555866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.685372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.941500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1541     53.81%     53.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            79      2.76%     56.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      0.91%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      0.38%     57.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     57.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.21%     58.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           16      0.56%     58.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.14%     58.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     58.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.14%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.17%     59.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.17%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      0.21%     59.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.07%     59.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.07%     59.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.07%     59.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     59.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     59.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     59.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.07%     60.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.07%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           78      2.72%     62.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1061     37.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133735680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                78739456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133738336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             78740736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2674.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1574.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2674.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1574.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50004963000                       # Total gap between requests
system.mem_ctrls.avgGap                      15061.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133365760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       315328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1835008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     76510016                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57994.295536105332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2667052862.012860298157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013900.270234669093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6305939.732003111392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3956090.869011897128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36696550.435557782650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1530049820.474533557892                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931773.260952619836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           58                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2083840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        28672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1195505                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3307145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122747065455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    156596820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    211339260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12645199030                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22041087965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 958062127430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3367876940                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57019.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58904.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    196977.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42403.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4112259.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    768732.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    801386.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1096314.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         111444970.499989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77783428.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3800549118.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1709827491.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1020226672.049950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232505816.400008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7431043117.950200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.606245                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11715661535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35586528590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9530073.651798                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2617484.676961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4506    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        57375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12462375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217255806250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42942511875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1034897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1034897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1034897                       # number of overall hits
system.cpu.icache.overall_hits::total         1034897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          242                       # number of overall misses
system.cpu.icache.overall_misses::total           242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10508750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10508750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10508750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10508750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1035139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1035139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1035139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1035139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.586777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.586777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.586777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.586777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10128875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10128875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10128875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10128875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41854.855372                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41854.855372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41854.855372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41854.855372                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1034897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1034897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10508750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10508750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1035139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1035139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.586777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.586777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10128875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10128875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41854.855372                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41854.855372                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.455569                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            79425610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          156042.455796                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.455569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2070520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2070520                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1279216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1279216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1279216                       # number of overall hits
system.cpu.dcache.overall_hits::total         1279216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6657                       # number of overall misses
system.cpu.dcache.overall_misses::total          6657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    484569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    484569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    484569000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    484569000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1285873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1285873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1285873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1285873                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005177                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005177                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72790.896800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72790.896800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72790.896800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72790.896800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3075                       # number of writebacks
system.cpu.dcache.writebacks::total              3075                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1326                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1326                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    390379250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390379250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    390379250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390379250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98897750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98897750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73228.146689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73228.146689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73228.146689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73228.146689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.997446                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.997446                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5332                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       797845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          797845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    290817000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    290817000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       801676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       801676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75911.511355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75911.511355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    284879125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    284879125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98897750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98897750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74419.834117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74419.834117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.909989                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.909989                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       481371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         481371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    193752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    193752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       484197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       484197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68560.509554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68560.509554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40074                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40074                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105500125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105500125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70193.030605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70193.030605                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1302932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5844                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            222.952088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5148824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5148824                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260198318125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
