--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12207368 paths analyzed, 1058 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.809ns.
--------------------------------------------------------------------------------
Slack:                  1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.696ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.696ns (6.762ns logic, 11.934ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.689ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.689ns (6.762ns logic, 11.927ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.685ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.685ns (6.747ns logic, 11.938ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.678ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.678ns (6.747ns logic, 11.931ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.663ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.663ns (6.772ns logic, 11.891ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.656ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.656ns (6.772ns logic, 11.884ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.652ns (6.757ns logic, 11.895ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.645ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.645ns (6.757ns logic, 11.888ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.720ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.720ns (6.762ns logic, 11.958ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.709ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.709ns (6.747ns logic, 11.962ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.631ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.631ns (6.788ns logic, 11.843ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.624ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.624ns (6.788ns logic, 11.836ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.620ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.620ns (6.773ns logic, 11.847ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.613ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.613ns (6.773ns logic, 11.840ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.687ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.687ns (6.772ns logic, 11.915ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.676ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.676ns (6.757ns logic, 11.919ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.598ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.598ns (6.798ns logic, 11.800ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.591ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.591ns (6.798ns logic, 11.793ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.587ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.587ns (6.783ns logic, 11.804ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.580ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.580ns (6.783ns logic, 11.797ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.655ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.655ns (6.788ns logic, 11.867ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.644ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X12Y52.CX      net (fanout=13)       0.973   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X12Y52.CMUX    Tcxc                  0.182   alu/Mmux_alu161
                                                       decoder/Sh17715_SW10
    SLICE_X12Y52.A3      net (fanout=1)        1.273   N179
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.644ns (6.773ns logic, 11.871ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X13Y50.A4      net (fanout=13)       2.068   Mmux__n00403_rs_lut[0]
    SLICE_X13Y50.A       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
                                                       decoder/Mmux__n00403_rs_cy<2>12_1
    SLICE_X14Y50.B2      net (fanout=5)        0.963   decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y50.B       Tilo                  0.235   temp_pos[5]
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X12Y49.A1      net (fanout=10)       0.828   temp_pos[5]
    SLICE_X12Y49.A       Tilo                  0.254   N62
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X8Y50.C1       net (fanout=3)        1.280   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y50.C        Tilo                  0.255   Sh177
                                                       decoder/Sh1776
    SLICE_X12Y52.A1      net (fanout=8)        1.588   Sh1776
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.562ns (6.430ns logic, 12.132ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.555ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X13Y50.A4      net (fanout=13)       2.068   Mmux__n00403_rs_lut[0]
    SLICE_X13Y50.A       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
                                                       decoder/Mmux__n00403_rs_cy<2>12_1
    SLICE_X14Y50.B2      net (fanout=5)        0.963   decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y50.B       Tilo                  0.235   temp_pos[5]
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X12Y49.A1      net (fanout=10)       0.828   temp_pos[5]
    SLICE_X12Y49.A       Tilo                  0.254   N62
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X8Y50.C1       net (fanout=3)        1.280   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y50.C        Tilo                  0.255   Sh177
                                                       decoder/Sh1776
    SLICE_X12Y52.A1      net (fanout=8)        1.588   Sh1776
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.555ns (6.430ns logic, 12.125ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.622ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.622ns (6.798ns logic, 11.824ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.537ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.BMUX    Taxb                  0.292   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y49.A2      net (fanout=5)        0.997   decoder/Maddsub_n0037_3
    SLICE_X12Y49.A       Tilo                  0.254   N62
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X8Y50.C1       net (fanout=3)        1.280   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y50.C        Tilo                  0.255   Sh177
                                                       decoder/Sh1776
    SLICE_X12Y52.A1      net (fanout=8)        1.588   Sh1776
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.537ns (6.482ns logic, 12.055ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.611ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.BX      net (fanout=2)        0.680   decoder/temp_pos[1]
    SLICE_X12Y47.CMUX    Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y50.B3      net (fanout=4)        1.014   decoder/Maddsub_n0037_4
    SLICE_X12Y50.B       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X12Y50.A3      net (fanout=1)        0.484   decoder/N182
    SLICE_X12Y50.A       Tilo                  0.254   decoder/N182
                                                       decoder/Maddsub_n0037_Madd_xor<5>11
    SLICE_X14Y55.CX      net (fanout=13)       1.409   decoder/GND_6_o_GND_6_o_add_13_OUT<5>1
    SLICE_X14Y55.CMUX    Tcxc                  0.192   M_ctrl_alufn[3]
                                                       decoder/Sh17715_SW9
    SLICE_X12Y53.A3      net (fanout=1)        0.801   N177
    SLICE_X12Y53.A       Tilo                  0.254   alu/Mmux_alu241
                                                       Mmux_M_alu_a111
    DSP48_X0Y14.B4       net (fanout=10)       1.185   M_alu_a[4]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.611ns (6.783ns logic, 11.828ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.530ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X12Y45.D2      net (fanout=13)       2.109   Mmux__n00403_rs_lut[0]
    SLICE_X12Y45.D       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y47.AX      net (fanout=2)        0.676   decoder/temp_pos[1]
    SLICE_X12Y47.BMUX    Taxb                  0.292   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X12Y49.A2      net (fanout=5)        0.997   decoder/Maddsub_n0037_3
    SLICE_X12Y49.A       Tilo                  0.254   N62
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X8Y50.C1       net (fanout=3)        1.280   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y50.C        Tilo                  0.255   Sh177
                                                       decoder/Sh1776
    SLICE_X12Y52.A1      net (fanout=8)        1.588   Sh1776
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.BX      net (fanout=2)        0.642   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.530ns (6.482ns logic, 12.048ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.586ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.C4      net (fanout=13)       1.939   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Tilo                  0.430   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_G
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X13Y50.A4      net (fanout=13)       2.068   Mmux__n00403_rs_lut[0]
    SLICE_X13Y50.A       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
                                                       decoder/Mmux__n00403_rs_cy<2>12_1
    SLICE_X14Y50.B2      net (fanout=5)        0.963   decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y50.B       Tilo                  0.235   temp_pos[5]
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X12Y49.A1      net (fanout=10)       0.828   temp_pos[5]
    SLICE_X12Y49.A       Tilo                  0.254   N62
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X8Y50.C1       net (fanout=3)        1.280   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y50.C        Tilo                  0.255   Sh177
                                                       decoder/Sh1776
    SLICE_X12Y52.A1      net (fanout=8)        1.588   Sh1776
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y53.B5      net (fanout=3)        1.439   n0022[0]
    SLICE_X15Y53.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y53.AX      net (fanout=1)        0.859   M_state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.586ns (6.430ns logic, 12.156ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.497ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y46.D5      net (fanout=13)       1.848   M_state_q_FSM_FFd4_1
    SLICE_X12Y46.CMUX    Topdc                 0.456   N193
                                                       decoder/Mmux__n00403_rs_lut<0>1_F
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X13Y50.A4      net (fanout=13)       2.068   Mmux__n00403_rs_lut[0]
    SLICE_X13Y50.A       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
                                                       decoder/Mmux__n00403_rs_cy<2>12_1
    SLICE_X14Y50.B2      net (fanout=5)        0.963   decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y50.B       Tilo                  0.235   temp_pos[5]
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X12Y49.A1      net (fanout=10)       0.828   temp_pos[5]
    SLICE_X12Y49.A       Tilo                  0.254   N62
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X8Y50.C1       net (fanout=3)        1.280   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y50.C        Tilo                  0.255   Sh177
                                                       decoder/Sh1776
    SLICE_X12Y52.A1      net (fanout=8)        1.588   Sh1776
    SLICE_X12Y52.A       Tilo                  0.254   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=7)        1.192   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X15Y49.C5      net (fanout=3)        1.625   n0022[0]
    SLICE_X15Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X14Y47.AX      net (fanout=2)        0.649   M_state_q_FSM_FFd3-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.497ns (6.456ns logic, 12.041ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: down_conditioner/M_ctr_q[3]/CLK
  Logical resource: down_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.809|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12207368 paths, 0 nets, and 2213 connections

Design statistics:
   Minimum period:  18.809ns{1}   (Maximum frequency:  53.166MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan  3 12:49:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



