{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608248856383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608248856397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 20:47:36 2020 " "Processing started: Thu Dec 17 20:47:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608248856397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248856397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core_rv32i -c core_rv32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off core_rv32i -c core_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248856397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608248857967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608248857968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_rv32i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core_rv32i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_rv32i-logic " "Found design unit 1: core_rv32i-logic" {  } { { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870626 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_rv32i " "Found entity 1: core_rv32i" {  } { { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870629 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-logic " "Found design unit 1: program_counter-logic" {  } { { "program_counter.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870630 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-logic " "Found design unit 1: adder-logic" {  } { { "adder.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870633 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_reg-logic " "Found design unit 1: id_ex_reg-logic" {  } { { "id_ex_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870635 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_reg " "Found entity 1: id_ex_reg" {  } { { "id_ex_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id_reg-logic " "Found design unit 1: if_id_reg-logic" {  } { { "if_id_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870637 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id_reg " "Found entity 1: if_id_reg" {  } { { "if_id_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-logic " "Found design unit 1: immediate_generator-logic" {  } { { "immediate_generator.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870638 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_target_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jump_target_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_target_unit-behavioral " "Found design unit 1: jump_target_unit-behavioral" {  } { { "jump_target_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870640 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump_target_unit " "Found entity 1: jump_target_unit" {  } { { "jump_target_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32b-description " "Found design unit 1: reg32b-description" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870642 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32b " "Found entity 1: reg32b" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32b_falling_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32b_falling_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32b_falling_edge-description " "Found design unit 1: reg32b_falling_edge-description" {  } { { "reg32b_falling_edge.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870644 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32b_falling_edge " "Found entity 1: reg32b_falling_edge" {  } { { "reg32b_falling_edge.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic " "Found design unit 1: register_file-logic" {  } { { "register_file.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870647 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_1-behavioral " "Found design unit 1: mux_32_1-behavioral" {  } { { "mux_32_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870648 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1b-description " "Found design unit 1: reg1b-description" {  } { { "reg1b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870650 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1b " "Found entity 1: reg1b" {  } { { "reg1b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2b-description " "Found design unit 1: reg2b-description" {  } { { "reg2b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870651 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2b " "Found entity 1: reg2b" {  } { { "reg2b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg3b-description " "Found design unit 1: reg3b-description" {  } { { "reg3b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870653 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg3b " "Found entity 1: reg3b" {  } { { "reg3b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4b-description " "Found design unit 1: reg4b-description" {  } { { "reg4b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870656 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg5b-description " "Found design unit 1: reg5b-description" {  } { { "reg5b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870659 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg5b " "Found entity 1: reg5b" {  } { { "reg5b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_logic-logic " "Found design unit 1: branch_logic-logic" {  } { { "branch_logic.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870661 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-logic " "Found design unit 1: instruction_memory-logic" {  } { { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870662 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-behavioral " "Found design unit 1: mux_2_1-behavioral" {  } { { "mux_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870664 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_1-behavioral " "Found design unit 1: mux_3_1-behavioral" {  } { { "mux_3_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870666 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_1 " "Found entity 1: mux_3_1" {  } { { "mux_3_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-logic " "Found design unit 1: ALU-logic" {  } { { "ALU.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem_reg-logic " "Found design unit 1: ex_mem_reg-logic" {  } { { "ex_mem_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870670 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_reg " "Found entity 1: ex_mem_reg" {  } { { "ex_mem_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_reg-logic " "Found design unit 1: mem_wb_reg-logic" {  } { { "mem_wb_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870672 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_reg " "Found entity 1: mem_wb_reg" {  } { { "mem_wb_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioural " "Found design unit 1: data_memory-behavioural" {  } { { "data_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870674 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem_interface-behavioural " "Found design unit 1: datamem_interface-behavioural" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870675 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem_interface " "Found entity 1: datamem_interface" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-SYN " "Found design unit 1: progmem-SYN" {  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870677 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-logic " "Found design unit 1: controller-logic" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870679 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-logic " "Found design unit 1: forwarding_unit-logic" {  } { { "forwarding_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870681 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_unit-logic " "Found design unit 1: hazard_unit-logic" {  } { { "hazard_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870682 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-behavioral " "Found design unit 1: mux_4_1-behavioral" {  } { { "mux_4_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870684 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode_unit-logic " "Found design unit 1: instruction_decode_unit-logic" {  } { { "instruction_decode_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870687 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode_unit " "Found entity 1: instruction_decode_unit" {  } { { "instruction_decode_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_rv32i_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core_rv32i_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_rv32i_tb-testbench1 " "Found design unit 1: core_rv32i_tb-testbench1" {  } { { "core_rv32i_tb.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870690 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_rv32i_tb " "Found entity 1: core_rv32i_tb" {  } { { "core_rv32i_tb.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_2_1-behavioral " "Found design unit 1: mux16_2_1-behavioral" {  } { { "mux16_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870692 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_2_1 " "Found entity 1: mux16_2_1" {  } { { "mux16_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_driver-description " "Found design unit 1: delay_driver-description" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870694 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_driver " "Found entity 1: delay_driver" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248870694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248870694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core_rv32i " "Elaborating entity \"core_rv32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608248871789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_0\"" {  } { { "core_rv32i.vhd" "datapath_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248871850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode datapath.vhd(308) " "Verilog HDL or VHDL warning at datapath.vhd(308): object \"opcode\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608248871852 "|core_rv32i|datapath:datapath_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 datapath.vhd(309) " "Verilog HDL or VHDL warning at datapath.vhd(309): object \"funct7\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608248871852 "|core_rv32i|datapath:datapath_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct3 datapath.vhd(310) " "Verilog HDL or VHDL warning at datapath.vhd(310): object \"funct3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608248871852 "|core_rv32i|datapath:datapath_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_EX_MEM datapath.vhd(336) " "Verilog HDL or VHDL warning at datapath.vhd(336): object \"mem_read_EX_MEM\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608248871853 "|core_rv32i|datapath:datapath_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:datapath_0\|adder:pc_adder " "Elaborating entity \"adder\" for hierarchy \"datapath:datapath_0\|adder:pc_adder\"" {  } { { "datapath.vhd" "pc_adder" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248871905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 datapath:datapath_0\|mux_2_1:pc_mux " "Elaborating entity \"mux_2_1\" for hierarchy \"datapath:datapath_0\|mux_2_1:pc_mux\"" {  } { { "datapath.vhd" "pc_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248871934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:datapath_0\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"datapath:datapath_0\|program_counter:pc\"" {  } { { "datapath.vhd" "pc" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248871946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32b datapath:datapath_0\|program_counter:pc\|reg32b:internal_register " "Elaborating entity \"reg32b\" for hierarchy \"datapath:datapath_0\|program_counter:pc\|reg32b:internal_register\"" {  } { { "program_counter.vhd" "internal_register" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248871957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath:datapath_0\|instruction_memory:prog_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\"" {  } { { "datapath.vhd" "prog_mem" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248871986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0 " "Elaborating entity \"progmem\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\"" {  } { { "instruction_memory.vhd" "progmem_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248872000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "altsyncram_component" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248873553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248873570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file progmem.mif " "Parameter \"init_file\" = \"progmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248873570 ""}  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608248873570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5gs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5gs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5gs3 " "Found entity 1: altsyncram_5gs3" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248873798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248873798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5gs3 datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated " "Elaborating entity \"altsyncram_5gs3\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248873798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248875251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|decode_eca:rden_decode " "Elaborating entity \"decode_eca\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|decode_eca:rden_decode\"" {  } { { "db/altsyncram_5gs3.tdf" "rden_decode" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isb " "Found entity 1: mux_isb" {  } { { "db/mux_isb.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_isb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248875369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_isb datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|mux_isb:mux2 " "Elaborating entity \"mux_isb\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|mux_isb:mux2\"" {  } { { "db/altsyncram_5gs3.tdf" "mux2" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_reg datapath:datapath_0\|if_id_reg:if_id " "Elaborating entity \"if_id_reg\" for hierarchy \"datapath:datapath_0\|if_id_reg:if_id\"" {  } { { "datapath.vhd" "if_id" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_unit datapath:datapath_0\|instruction_decode_unit:inst_decode " "Elaborating entity \"instruction_decode_unit\" for hierarchy \"datapath:datapath_0\|instruction_decode_unit:inst_decode\"" {  } { { "datapath.vhd" "inst_decode" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_0\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_0\|register_file:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875464 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write register_file.vhd(75) " "VHDL Process Statement warning at register_file.vhd(75): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608248875466 "|core_rv32i|datapath:datapath_0|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32b_falling_edge datapath:datapath_0\|register_file:reg_file\|reg32b_falling_edge:reg_x0 " "Elaborating entity \"reg32b_falling_edge\" for hierarchy \"datapath:datapath_0\|register_file:reg_file\|reg32b_falling_edge:reg_x0\"" {  } { { "register_file.vhd" "reg_x0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 datapath:datapath_0\|register_file:reg_file\|mux_32_1:output_1_mux " "Elaborating entity \"mux_32_1\" for hierarchy \"datapath:datapath_0\|register_file:reg_file\|mux_32_1:output_1_mux\"" {  } { { "register_file.vhd" "output_1_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator datapath:datapath_0\|immediate_generator:imm_gen " "Elaborating entity \"immediate_generator\" for hierarchy \"datapath:datapath_0\|immediate_generator:imm_gen\"" {  } { { "datapath.vhd" "imm_gen" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_target_unit datapath:datapath_0\|jump_target_unit:JTU " "Elaborating entity \"jump_target_unit\" for hierarchy \"datapath:datapath_0\|jump_target_unit:JTU\"" {  } { { "datapath.vhd" "JTU" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic datapath:datapath_0\|branch_logic:compare_unit " "Elaborating entity \"branch_logic\" for hierarchy \"datapath:datapath_0\|branch_logic:compare_unit\"" {  } { { "datapath.vhd" "compare_unit" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_driver datapath:datapath_0\|delay_driver:PC_Src_delay_reg " "Elaborating entity \"delay_driver\" for hierarchy \"datapath:datapath_0\|delay_driver:PC_Src_delay_reg\"" {  } { { "datapath.vhd" "PC_Src_delay_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875659 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_in delay_driver.vhd(21) " "VHDL Process Statement warning at delay_driver.vhd(21): signal \"reg_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608248875659 "|core_rv32i|datapath:datapath_0|delay_driver:PC_Src_delay_reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_value delay_driver.vhd(15) " "VHDL Process Statement warning at delay_driver.vhd(15): inferring latch(es) for signal or variable \"internal_value\", which holds its previous value in one or more paths through the process" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875659 "|core_rv32i|datapath:datapath_0|delay_driver:PC_Src_delay_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_value delay_driver.vhd(15) " "Inferred latch for \"internal_value\" at delay_driver.vhd(15)" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875659 "|core_rv32i|datapath:datapath_0|delay_driver:PC_Src_delay_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_reg datapath:datapath_0\|id_ex_reg:id_ex " "Elaborating entity \"id_ex_reg\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\"" {  } { { "datapath.vhd" "id_ex" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b datapath:datapath_0\|id_ex_reg:id_ex\|reg4b:ALU_Op_reg " "Elaborating entity \"reg4b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg4b:ALU_Op_reg\"" {  } { { "id_ex_reg.vhd" "ALU_Op_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1b datapath:datapath_0\|id_ex_reg:id_ex\|reg1b:ALU_Src_reg " "Elaborating entity \"reg1b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg1b:ALU_Src_reg\"" {  } { { "id_ex_reg.vhd" "ALU_Src_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2b datapath:datapath_0\|id_ex_reg:id_ex\|reg2b:mem_to_reg_reg " "Elaborating entity \"reg2b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg2b:mem_to_reg_reg\"" {  } { { "id_ex_reg.vhd" "mem_to_reg_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5b datapath:datapath_0\|id_ex_reg:id_ex\|reg5b:register_destination_address_reg " "Elaborating entity \"reg5b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg5b:register_destination_address_reg\"" {  } { { "id_ex_reg.vhd" "register_destination_address_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 datapath:datapath_0\|mux_4_1:mux_A " "Elaborating entity \"mux_4_1\" for hierarchy \"datapath:datapath_0\|mux_4_1:mux_A\"" {  } { { "datapath.vhd" "mux_A" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_0\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_0\|ALU:ALU_0\"" {  } { { "datapath.vhd" "ALU_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_reg datapath:datapath_0\|ex_mem_reg:ex_mem " "Elaborating entity \"ex_mem_reg\" for hierarchy \"datapath:datapath_0\|ex_mem_reg:ex_mem\"" {  } { { "datapath.vhd" "ex_mem" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem_interface datapath:datapath_0\|datamem_interface:datamem " "Elaborating entity \"datamem_interface\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem\"" {  } { { "datapath.vhd" "datamem" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_load datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"internal_load\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875829 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_3 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_3\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875830 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_2 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_2\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875830 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_1 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_1\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875830 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_0 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_0\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875830 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_data datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"output_data\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875830 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875834 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875834 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875834 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875834 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875834 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875835 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875835 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875835 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[8\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875835 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[9\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875835 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[10\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875836 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[11\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875836 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[12\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875836 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[13\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875836 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[14\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875836 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[15\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875837 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[16\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[16\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875837 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[17\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[17\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875837 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[18\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[18\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875837 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[19\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[19\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875837 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[20\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[20\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875838 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[21\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[21\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875838 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[22\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[22\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875838 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[23\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[23\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875838 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[24\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[24\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875838 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[25\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[25\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875839 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[26\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[26\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875839 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[27\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[27\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875839 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[28\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[28\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875839 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[29\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[29\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875839 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[30\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[30\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875839 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[31\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[31\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875840 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875841 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875841 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875841 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875841 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875841 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875841 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875842 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875842 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875842 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875842 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875842 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875843 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[0\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[1\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[2\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[3\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875844 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3 " "Elaborating entity \"data_memory\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3\"" {  } { { "datamem_interface.vhd" "datamem_3" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_reg datapath:datapath_0\|mem_wb_reg:mem_wb " "Elaborating entity \"mem_wb_reg\" for hierarchy \"datapath:datapath_0\|mem_wb_reg:mem_wb\"" {  } { { "datapath.vhd" "mem_wb" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_1 datapath:datapath_0\|mux_3_1:wb_mux " "Elaborating entity \"mux_3_1\" for hierarchy \"datapath:datapath_0\|mux_3_1:wb_mux\"" {  } { { "datapath.vhd" "wb_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"controller:controller_0\"" {  } { { "core_rv32i.vhd" "controller_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875923 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mem_to_reg_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_mem_to_reg_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875928 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_reg_write_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_reg_write_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875928 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mem_write_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_mem_write_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875928 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mem_read_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_mem_read_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875928 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_data_format_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_data_format_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875929 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_Src_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_ALU_Src_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875929 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_Op_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_ALU_Op_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875929 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_branch_control_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_branch_control_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875929 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_jump_signal_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_jump_signal_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875929 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608248875929 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_jump_signal_out controller.vhd(60) " "Inferred latch for \"internal_jump_signal_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875930 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[0\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[0\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875930 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[1\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[1\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875930 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[2\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[2\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875930 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[3\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[3\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875930 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[0\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[0\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[1\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[1\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[2\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[2\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[3\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[3\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Src_out controller.vhd(60) " "Inferred latch for \"internal_ALU_Src_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_data_format_out controller.vhd(60) " "Inferred latch for \"internal_data_format_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_read_out controller.vhd(60) " "Inferred latch for \"internal_mem_read_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_write_out controller.vhd(60) " "Inferred latch for \"internal_mem_write_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg_write_out controller.vhd(60) " "Inferred latch for \"internal_reg_write_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875931 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_to_reg_out\[0\] controller.vhd(60) " "Inferred latch for \"internal_mem_to_reg_out\[0\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875932 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_to_reg_out\[1\] controller.vhd(60) " "Inferred latch for \"internal_mem_to_reg_out\[1\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248875932 "|core_rv32i|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_0 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_0\"" {  } { { "core_rv32i.vhd" "forwarding_unit_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit_0 " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit_0\"" {  } { { "core_rv32i.vhd" "hazard_unit_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_2_1 mux16_2_1:control_mux " "Elaborating entity \"mux16_2_1\" for hierarchy \"mux16_2_1:control_mux\"" {  } { { "core_rv32i.vhd" "control_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248875968 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|RAM_rtl_0 " "Inferred dual-clock RAM node \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608248878106 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_2\|RAM_rtl_0 " "Inferred dual-clock RAM node \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_2\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608248878106 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3\|RAM_rtl_0 " "Inferred dual-clock RAM node \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608248878106 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_0\|RAM_rtl_0 " "Inferred dual-clock RAM node \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_0\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608248878107 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_0\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_0\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:datapath_0\|id_ex_reg:id_ex\|reg32b:instruction_address_reg\|internal_value_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:datapath_0\|id_ex_reg:id_ex\|reg32b:instruction_address_reg\|internal_value_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 33 " "Parameter WIDTH set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608248881065 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608248881065 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608248881065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248881226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_1\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881226 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608248881226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ed1 " "Found entity 1: altsyncram_0ed1" {  } { { "db/altsyncram_0ed1.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_0ed1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248881282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248881282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248881364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248881364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5rb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5rb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5rb " "Found entity 1: mux_5rb" {  } { { "db/mux_5rb.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_5rb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248881445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248881445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_0\|id_ex_reg:id_ex\|reg32b:instruction_address_reg\|altshift_taps:internal_value_rtl_0 " "Elaborated megafunction instantiation \"datapath:datapath_0\|id_ex_reg:id_ex\|reg32b:instruction_address_reg\|altshift_taps:internal_value_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248881726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_0\|id_ex_reg:id_ex\|reg32b:instruction_address_reg\|altshift_taps:internal_value_rtl_0 " "Instantiated megafunction \"datapath:datapath_0\|id_ex_reg:id_ex\|reg32b:instruction_address_reg\|altshift_taps:internal_value_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248881726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608248881726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7om " "Found entity 1: shift_taps_7om" {  } { { "db/shift_taps_7om.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/shift_taps_7om.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248881806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248881806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc61 " "Found entity 1: altsyncram_pc61" {  } { { "db/altsyncram_pc61.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_pc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248881867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248881867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7e " "Found entity 1: add_sub_s7e" {  } { { "db/add_sub_s7e.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/add_sub_s7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248881962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248881962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/cntr_0tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248882031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248882031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/cmpr_ikc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248882170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248882170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jch " "Found entity 1: cntr_jch" {  } { { "db/cntr_jch.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/cntr_jch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608248882235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248882235 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:controller_0\|internal_mem_to_reg_out\[1\] controller:controller_0\|internal_jump_signal_out " "Duplicate LATCH primitive \"controller:controller_0\|internal_mem_to_reg_out\[1\]\" merged with LATCH primitive \"controller:controller_0\|internal_jump_signal_out\"" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248883396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:controller_0\|internal_mem_to_reg_out\[0\] controller:controller_0\|internal_mem_read_out " "Duplicate LATCH primitive \"controller:controller_0\|internal_mem_to_reg_out\[0\]\" merged with LATCH primitive \"controller:controller_0\|internal_mem_read_out\"" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608248883396 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1608248883396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_jump_signal_out " "Latch controller:controller_0\|internal_jump_signal_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883404 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_branch_control_out\[3\] " "Latch controller:controller_0\|internal_branch_control_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883404 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_branch_control_out\[1\] " "Latch controller:controller_0\|internal_branch_control_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[13\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883404 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_branch_control_out\[2\] " "Latch controller:controller_0\|internal_branch_control_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883404 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_branch_control_out\[0\] " "Latch controller:controller_0\|internal_branch_control_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[12\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883405 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_mem_read_out " "Latch controller:controller_0\|internal_mem_read_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883405 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883405 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_reg_write_out " "Latch controller:controller_0\|internal_reg_write_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[1\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883405 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_Src_out " "Latch controller:controller_0\|internal_ALU_Src_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883406 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_Op_out\[0\] " "Latch controller:controller_0\|internal_ALU_Op_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[12\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883406 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_Op_out\[1\] " "Latch controller:controller_0\|internal_ALU_Op_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[13\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883406 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_Op_out\[2\] " "Latch controller:controller_0\|internal_ALU_Op_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[14\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883406 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_Op_out\[3\] " "Latch controller:controller_0\|internal_ALU_Op_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[30\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[30\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883406 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_data_format_out " "Latch controller:controller_0\|internal_data_format_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[13\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883406 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_mem_write_out " "Latch controller:controller_0\|internal_mem_write_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_0\|if_id_reg:if_id\|reg32b:instruction_data_reg\|internal_value\[6\]" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608248883407 ""}  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608248883407 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_7om.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/shift_taps_7om.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608248883428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608248883428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608248888073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608248897923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608248897923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5189 " "Implemented 5189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608248900224 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608248900224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4610 " "Implemented 4610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608248900224 ""} { "Info" "ICUT_CUT_TM_RAMS" "545 " "Implemented 545 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608248900224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608248900224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608248900264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 20:48:20 2020 " "Processing ended: Thu Dec 17 20:48:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608248900264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608248900264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608248900264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608248900264 ""}
