# Module 04: Page Table Walks ğŸš¶

## Overview

This module explains **page table walks** - the process of translating a virtual address to a physical address by traversing multi-level page tables. We cover both **RISC-V Sv39** (3-level) and **x86-64** (4-level) page table formats.

---

## ğŸ“š Table of Contents

1. [Why Multi-Level Page Tables?](#why-multi-level-page-tables)
2. [RISC-V Sv39 Format](#risc-v-sv39-format)
3. [x86-64 4-Level Paging](#x86-64-4-level-paging)
4. [Step-by-Step Page Walk](#step-by-step-page-walk)
5. [Page Faults](#page-faults)
6. [Optimization Techniques](#optimization-techniques)
7. [Python Simulator](#python-simulator)

---

## Why Multi-Level Page Tables?

### Problem with Single-Level Page Tables

For 32-bit address space with 4KB pages:
```
Virtual address: 32 bits
Page size: 4KB (12-bit offset)
VPN: 32 - 12 = 20 bits

Number of pages: 2^20 = 1,048,576 pages
PTE size: 4 bytes

Page table size: 1M Ã— 4B = 4 MB per process! ğŸ˜±
```

For 64-bit (48-bit used):
```
VPN: 48 - 12 = 36 bits
Number of pages: 2^36 = 68 billion pages
Page table size: 68B Ã— 8B = 512 GB per process! ğŸ’¥
```

### Solution: Multi-Level (Hierarchical) Page Tables

Idea: Only allocate page tables for memory regions actually used!

```
Single-level: Flat array (wasteful)
[PTE0][PTE1][PTE2]...[PTE_1M]  â† 4 MB always allocated

Multi-level: Tree structure (sparse)
        Root
       /    \
     L2      L2   â† Only allocate branches needed
    /  \    /
  L1  L1  L1
  
Typical usage: ~20 KB (vs 4 MB)
```

---

## RISC-V Sv39 Format

**Sv39**: 39-bit virtual addresses, 3-level page tables

### Address Format

```
Virtual Address (39 bits):

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  VPN2  â”‚  VPN1  â”‚  VPN0  â”‚ Page Offset  â”‚
â”‚ [38:30]â”‚ [29:21]â”‚ [20:12]â”‚   [11:0]     â”‚
â”‚ 9 bits â”‚ 9 bits â”‚ 9 bits â”‚   12 bits    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â”‚        â”‚        â”‚            â”‚
    â”‚        â”‚        â”‚            â””â”€ Byte within page (4KB)
    â”‚        â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Level 0 index (512 entries)
    â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Level 1 index (512 entries)
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Level 2 index (512 entries)
```

### Page Table Entry (PTE) Format

64-bit PTE:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚   PPN    â”‚  RSW  â”‚ D â”‚ A â”‚ G â”‚ U â”‚ X â”‚ W â”‚ R â”‚ V â”‚
â”‚ [53:10]  â”‚ [9:8] â”‚ 7 â”‚ 6 â”‚ 5 â”‚ 4 â”‚ 3 â”‚ 2 â”‚ 1 â”‚ 0 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜

Flags:
  V (Valid):     1 = entry is valid
  R (Read):      1 = readable
  W (Write):     1 = writable
  X (Execute):   1 = executable
  U (User):      1 = user-accessible
  G (Global):    1 = global mapping (all address spaces)
  A (Accessed):  1 = page has been accessed
  D (Dirty):     1 = page has been written to
  RSW:           Reserved for software use
  PPN:           Physical Page Number (44 bits)
```

### Special Cases

**Leaf PTE**: R, W, or X bit is set â†’ translation complete
**Non-leaf PTE**: R=W=X=0 â†’ pointer to next level

### Page Walk Algorithm

```
1. Start with satp register (page table base)
2. Extract VPN[2] â†’ index into level 2 table
3. Read PTE:
   - If invalid (V=0): Page fault
   - If leaf (R/W/X set): Done! (2MB superpage)
   - Otherwise: pointer to level 1 table
4. Extract VPN[1] â†’ index into level 1 table
5. Read PTE:
   - If invalid: Page fault
   - If leaf: Done! (4MB megapage)
   - Otherwise: pointer to level 0 table
6. Extract VPN[0] â†’ index into level 0 table
7. Read PTE:
   - If invalid: Page fault
   - If leaf: Done! (4KB page)
8. Construct PA: PPN from PTE + page offset from VA
```

---

## x86-64 4-Level Paging

**x86-64**: 48-bit virtual addresses, 4-level page tables

### Address Format

```
Virtual Address (48 bits, sign-extended to 64):

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  PML4  â”‚  PDPT  â”‚   PD   â”‚   PT   â”‚ Page Offset  â”‚
â”‚ [47:39]â”‚ [38:30]â”‚ [29:21]â”‚ [20:12]â”‚   [11:0]     â”‚
â”‚ 9 bits â”‚ 9 bits â”‚ 9 bits â”‚ 9 bits â”‚   12 bits    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â”‚        â”‚        â”‚        â”‚            â”‚
    â”‚        â”‚        â”‚        â”‚            â””â”€ Byte within page
    â”‚        â”‚        â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Page Table (512 entries)
    â”‚        â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Page Directory (512 entries)
    â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Page Dir Pointer Table (512 entries)
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Page Map Level 4 (512 entries)
```

### Page Table Entry (PTE) Format

64-bit PTE:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚   PPN    â”‚   Reserved  â”‚NXâ”‚ G â”‚PATâ”‚ D â”‚ A â”‚PCDâ”‚PWTâ”‚U/Sâ”‚R/Wâ”‚ P â”‚
â”‚ [51:12]  â”‚  [63:52]    â”‚63â”‚ 8 â”‚ 7 â”‚ 6 â”‚ 5 â”‚ 4 â”‚ 3 â”‚ 2 â”‚ 1 â”‚ 0 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜

Flags:
  P (Present):        1 = entry is present
  R/W (Read/Write):   1 = writable, 0 = read-only
  U/S (User/Super):   1 = user, 0 = supervisor
  PWT (Write-Through):1 = write-through cache
  PCD (Cache Disable):1 = disable cache
  A (Accessed):       1 = page accessed
  D (Dirty):          1 = page written
  PAT (Page Attr):    Page attribute table
  G (Global):         1 = global page
  NX (No Execute):    1 = non-executable
  PPN:                Physical Page Number (40 bits)
```

### Page Sizes

x86-64 supports multiple page sizes:
- **4 KB**: Normal pages (all 4 levels)
- **2 MB**: Large pages (stop at PD, set PS bit)
- **1 GB**: Huge pages (stop at PDPT, set PS bit)

### Page Walk Algorithm

```
1. Start with CR3 register (PML4 base)
2. Extract PML4 index â†’ read PML4 entry
   - If P=0: Page fault
3. Extract PDPT index â†’ read PDPT entry
   - If P=0: Page fault
   - If PS=1: Done! (1GB page)
4. Extract PD index â†’ read PD entry
   - If P=0: Page fault
   - If PS=1: Done! (2MB page)
5. Extract PT index â†’ read PT entry
   - If P=0: Page fault
6. Construct PA: PPN + page offset
```

---

## Step-by-Step Page Walk

### Example: RISC-V Sv39 Walk

```
Virtual Address: 0x0000003F_C0401234

Binary breakdown:
  VPN[2] = 0x0000000 (bits 38:30) = 0
  VPN[1] = 0x1F (bits 29:21) = 31
  VPN[0] = 0x01 (bits 20:12) = 1
  Offset = 0x234 (bits 11:0) = 564

satp = 0x80000000_00100000 (page table base)

Step 1: Level 2 lookup
  Address: satp + (VPN[2] Ã— 8) = 0x100000 + (0 Ã— 8) = 0x100000
  Read PTE: 0x20044001
    PPN = 0x20044 (bits [53:10])
    Flags: V=1, R=0, W=0, X=0 â†’ Non-leaf, continue

Step 2: Level 1 lookup
  Address: (PPN << 12) + (VPN[1] Ã— 8)
         = (0x20044 << 12) + (31 Ã— 8)
         = 0x20044000 + 248 = 0x200440F8
  Read PTE: 0x30055001
    PPN = 0x30055
    Flags: V=1, R=0, W=0, X=0 â†’ Non-leaf, continue

Step 3: Level 0 lookup
  Address: (0x30055 << 12) + (1 Ã— 8)
         = 0x30055000 + 8 = 0x30055008
  Read PTE: 0x400660CF
    PPN = 0x40066
    Flags: V=1, R=1, W=1, X=1 â†’ Leaf! Translation complete

Step 4: Construct PA
  PA = (PPN << 12) | offset
     = (0x40066 << 12) | 0x234
     = 0x40066234

Result: VA 0x3FC0401234 â†’ PA 0x40066234
```

### Diagram: Multi-Level Lookup

```
        Virtual Address
        0x3FC0401234
              â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â†“                   â†“
  VPN[2]=0          Offset=0x234
    â”‚
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Level 2 â”‚ satp
â”‚  Entry 0â”œâ”€â”€â”€â”€â”€â†’ PPN=0x20044
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â†“
    VPN[1]=31           PPN << 12
              â†“
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚ Level 1 â”‚ 0x20044000
          â”‚ Entry 31â”œâ”€â”€â”€â”€â”€â†’ PPN=0x30055
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â†“
    VPN[0]=1                PPN << 12
              â†“
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚ Level 0 â”‚ 0x30055000
          â”‚ Entry 1 â”œâ”€â”€â”€â”€â”€â†’ PPN=0x40066
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â†“
              Offset=0x234    PPN << 12 | offset
                    â†“              â†“
            Physical Address: 0x40066234
```

---

## Page Faults

**Page Fault**: CPU exception when translation fails

### Causes

1. **Non-present page** (V=0 or P=0)
   - Page not yet allocated
   - Swapped to disk
   
2. **Permission violation**
   - Write to read-only page
   - Execute non-executable page
   - User accessing kernel page
   
3. **Invalid address**
   - Access outside valid address space

### Page Fault Handling

```
1. CPU saves context (PC, fault address, error code)
2. Jump to page fault handler (OS)
3. OS determines cause:
   a) Demand paging: Allocate page, update page table
   b) Swap-in: Load page from disk, update page table
   c) COW: Copy page, update page table
   d) Protection fault: Send SIGSEGV signal to process
4. Return from exception
5. Retry instruction (should succeed now)
```

---

## Optimization Techniques

### 1. TLB (Translation Lookaside Buffer)

Cache recent translations to avoid page walks.

```
Hit rate: 95-99% â†’ Only 1-5% require page walk
```

### 2. Large Pages

Reduce page table levels.

```
1 GB page: Only 2 levels instead of 4
2 MB page: Only 3 levels instead of 4
```

### 3. Page Table Caching

Cache intermediate page table entries.

```
Intel: "Paging-Structure Caches"
- PML4 cache
- PDPT cache
- PD cache
```

### 4. Lazy Allocation

Don't allocate page tables until needed.

### 5. Shared Page Tables

Multiple processes share read-only page tables (e.g., shared libraries).

---

## Python Simulator

See [`page_walk_sim.py`](./page_walk_sim.py) for complete implementations.

### Features

- âœ… RISC-V Sv39 simulation
- âœ… x86-64 4-level paging simulation
- âœ… Step-by-step visualization
- âœ… Multi-level page table structure
- âœ… Permission checking
- âœ… Page fault simulation

### Command Line Usage

```bash
# View help
python page_walk_sim.py --help

# Run all demos
python page_walk_sim.py

# Run specific demo
python page_walk_sim.py --demo sv39
python page_walk_sim.py --demo comparison

# Translate specific address
python page_walk_sim.py --translate 0x401234

# Map and translate
python page_walk_sim.py --map 0x401000 0x12345000 --translate 0x401234
```

#### Command Line Arguments

| Argument | Short | Description | Default |
|----------|-------|-------------|---------|
| `--demo` | | Run specific demo (sv39/comparison/all) | None |
| `--translate` | `-t` | Translate a specific virtual address (hex) | None |
| `--map` | | Map VA to PA (both in hex, space-separated) | None |
| `--verbose` | `-v` | Verbose output | True |

#### Command Line Examples

```bash
# Example 1: Run Sv39 page walk demo
python page_walk_sim.py --demo sv39

# Example 2: Run address format comparison demo
python page_walk_sim.py --demo comparison

# Example 3: Run all demos
python page_walk_sim.py --demo all

# Example 4: Translate specific address
python page_walk_sim.py --translate 0x401234

# Example 5: Map VA to PA and then translate
python page_walk_sim.py --map 0x401000 0x12345000 --translate 0x401234

# Example 6: Translate multiple addresses (map first, then translate)
python page_walk_sim.py --map 0x401000 0x12345000
python page_walk_sim.py --translate 0x401234
python page_walk_sim.py --translate 0x401567

# Example 7: Quiet mode (less verbose)
python page_walk_sim.py --translate 0x401234 --no-verbose

# Example 8: Map multiple pages
python page_walk_sim.py --map 0x401000 0x12345000
python page_walk_sim.py --map 0x402000 0x23456000
python page_walk_sim.py --translate 0x401234
```

### Python API Usage

```python
from page_walk_sim import RISCV_Sv39_PageWalker

walker = RISCV_Sv39_PageWalker()

# Setup page tables
walker.map_page(va=0x401000, pa=0x12345000)

# Translate
pa = walker.translate(va=0x401234)
```

---

## Key Formulas

| Formula | Description |
|---------|-------------|
| `VPN = VA >> page_offset_bits` | Extract virtual page number |
| `offset = VA & ((1 << page_offset_bits) - 1)` | Extract page offset |
| `PA = (PPN << page_offset_bits) | offset` | Construct physical address |
| `PTE_addr = table_base + (index Ã— PTE_size)` | Calculate PTE address |

---

## Interview Questions

1. **Why use multi-level page tables instead of single-level?**
   - Sparse address space â†’ only allocate tables for used regions

2. **How many memory accesses for a page walk with 4 levels?**
   - 4 accesses (one per level) + 1 for actual data = 5 total

3. **What's the difference between Sv39 and x86-64 paging?**
   - Sv39: 3 levels, 39-bit VA; x86-64: 4 levels, 48-bit VA

4. **How do huge pages reduce page walk overhead?**
   - Fewer levels to traverse (1GB page: 2 levels vs 4)

5. **What happens on a page fault?**
   - Exception â†’ OS allocates/loads page â†’ updates PTE â†’ retry

---

## Next Steps

âœ… Run `page_walk_sim.py` to see step-by-step walks  
âœ… Compare RISC-V and x86-64 formats  
âœ… Move to [Module 05: Performance Modeling](../05_Performance_Model/README.md)

---

**ğŸ“Œ Key Insight**: Multi-level page tables save memory by exploiting sparse virtual address spaces. TLBs are critical to hide the latency of multi-level walks!

