/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [3:0] _01_;
  reg [9:0] _02_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire [20:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[0] ? celloutsig_0_2z : in_data[68];
  assign celloutsig_0_27z = ~(celloutsig_0_14z[0] & celloutsig_0_20z);
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_8z[5:1], celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 4'h0;
    else _01_ <= { in_data[61:60], celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 10'h000;
    else _02_ <= { _01_[0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_8z = celloutsig_1_6z[12:0] & { celloutsig_1_5z[4:0], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_13z = { _02_[6:5], celloutsig_0_3z } & { celloutsig_0_1z[3:1], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_8z[7:3], celloutsig_1_0z } / { 1'h1, celloutsig_1_6z[13:10], celloutsig_1_7z };
  assign celloutsig_1_1z = { in_data[162], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_1z = in_data[71:68] / { 1'h1, in_data[80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_9z[9:8], celloutsig_0_11z, celloutsig_0_0z } / { 1'h1, celloutsig_0_9z[5:3] };
  assign celloutsig_0_16z = { in_data[92:91], celloutsig_0_7z, _02_ } / { 1'h1, celloutsig_0_10z[11:0] };
  assign celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_3z } / { 1'h1, celloutsig_0_22z[7:3], celloutsig_0_21z, _02_, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[88:83] >= in_data[17:12];
  assign celloutsig_1_15z = in_data[153:144] >= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[62:59], celloutsig_0_0z, celloutsig_0_4z } >= { in_data[85:84], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[95:93], celloutsig_0_0z } >= in_data[51:48];
  assign celloutsig_0_15z = { celloutsig_0_10z[12:4], celloutsig_0_12z } > { celloutsig_0_1z[3:2], _02_, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_10z[7:3], celloutsig_0_14z[5:2] } > celloutsig_0_16z[12:4];
  assign celloutsig_0_30z = celloutsig_0_25z[10:7] <= celloutsig_0_28z[15:12];
  assign celloutsig_0_7z = in_data[83:79] && { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_13z[4:1], celloutsig_0_3z } || celloutsig_0_9z[9:3];
  assign celloutsig_1_0z = in_data[111] & ~(in_data[163]);
  assign celloutsig_1_17z = { celloutsig_1_13z[5:4], _00_ } * { _00_[5:4], _00_ };
  assign celloutsig_0_9z = { in_data[28], _02_ } * { celloutsig_0_1z[2:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_5z = celloutsig_1_1z[0] ? { celloutsig_1_2z, celloutsig_1_4z } : { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_3z ? in_data[111:107] : celloutsig_1_8z[11:7];
  assign celloutsig_0_10z = celloutsig_0_9z[3] ? { _01_[2:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, _01_, celloutsig_0_4z } : { celloutsig_0_1z[1:0], celloutsig_0_5z, celloutsig_0_1z, _01_, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_14z[5:0] = _01_[2] ? { celloutsig_0_10z[2:0], celloutsig_0_3z } : { _01_[3], 1'h0, _01_[1:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_22z = _02_[2] ? { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_3z } : { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_10z[9] ? { celloutsig_0_10z[8:3], celloutsig_0_14z[5:4], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z } : { _01_[3:1], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_1_3z = in_data[110:106] != in_data[125:121];
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_2z } | celloutsig_0_1z[2:0];
  assign celloutsig_0_29z = { celloutsig_0_10z[11:8], celloutsig_0_11z, celloutsig_0_10z[12:3], celloutsig_0_14z[5:0] } | { celloutsig_0_28z[11], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_1_7z = | { in_data[127:120], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = | { celloutsig_1_12z[2:0], celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_20z = | in_data[83:81];
  assign celloutsig_0_21z = | in_data[58:55];
  assign celloutsig_0_24z = | { in_data[46:33], celloutsig_0_19z };
  assign celloutsig_1_6z = { in_data[153:136], celloutsig_1_3z } >> in_data[129:111];
  assign celloutsig_1_19z = { celloutsig_1_1z[2], celloutsig_1_3z, celloutsig_1_0z } <<< { celloutsig_1_1z[1], celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_28z = { in_data[51:45], celloutsig_0_10z } <<< { celloutsig_0_22z[7:0], celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] & in_data[154]) | in_data[102]);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[0] & celloutsig_0_3z[2]) | celloutsig_0_0z);
  assign celloutsig_0_18z = ~((_02_[2] & celloutsig_0_0z) | (celloutsig_0_14z[2] & _01_[1]));
  assign celloutsig_0_14z[15:6] = celloutsig_0_10z[12:3];
  assign { out_data[128], out_data[98:96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
