/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [33:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[39] ? in_data[91] : in_data[55];
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_3z = in_data[119] | celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_9z[29] | celloutsig_1_5z;
  assign celloutsig_1_0z = in_data[99] | in_data[184];
  assign celloutsig_1_4z = { in_data[191:178], celloutsig_1_2z } & { in_data[118:105], celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } & in_data[19:15];
  assign celloutsig_0_14z = celloutsig_0_3z & { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z } == { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[36:19], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } == { in_data[21:16], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_16z = celloutsig_1_1z[2:0] == in_data[98:96];
  assign celloutsig_0_8z = { in_data[73:67], celloutsig_0_2z, celloutsig_0_1z } == { celloutsig_0_3z[1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[58:57], celloutsig_0_0z } == celloutsig_0_14z;
  assign celloutsig_0_16z = { celloutsig_0_3z[1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z } == celloutsig_0_7z[5:1];
  assign celloutsig_0_1z = in_data[66:60] == in_data[88:82];
  assign celloutsig_0_18z = { celloutsig_0_13z[4:2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z } == { celloutsig_0_10z[11:6], celloutsig_0_3z };
  assign celloutsig_1_2z = ! { in_data[139:128], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = ! celloutsig_1_9z[26:10];
  assign celloutsig_1_18z = ! { celloutsig_1_11z[14:12], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_17z };
  assign celloutsig_0_12z = ! { in_data[58:22], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_2z = ! { in_data[88:84], celloutsig_0_0z };
  assign celloutsig_0_31z = ! celloutsig_0_24z[6:4];
  assign celloutsig_1_9z = { in_data[150:138], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z } * { in_data[131:121], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_4z[14:1], celloutsig_1_12z } * { celloutsig_1_4z[13:0], celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z[3:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } * { celloutsig_0_5z[4:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[95:90] * { in_data[42:38], celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_6z[12:0] * { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_10z[5], celloutsig_0_3z } * { celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_9z[7:5], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_18z } * { celloutsig_0_17z[3:1], celloutsig_0_13z };
  assign celloutsig_1_6z = ^ celloutsig_1_4z[10:3];
  assign celloutsig_1_14z = ^ { in_data[119:116], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_17z = ^ { celloutsig_1_11z[6:2], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_11z = ^ { celloutsig_0_6z[10:7], celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } >> { in_data[40], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[122:119], celloutsig_1_0z } >> { in_data[118:115], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[10:9], celloutsig_1_3z } >> in_data[179:177];
  assign celloutsig_1_11z = { celloutsig_1_9z[32:19], celloutsig_1_6z } >> { celloutsig_1_4z[14:3], celloutsig_1_8z };
  assign celloutsig_0_13z = celloutsig_0_6z[6:2] >> celloutsig_0_7z[4:0];
  assign celloutsig_0_21z = { celloutsig_0_6z[16:2], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_5z } >> { celloutsig_0_10z[10], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z } >> { celloutsig_0_21z[11:8], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_15z = ~((celloutsig_1_7z & celloutsig_1_4z[14]) | celloutsig_1_4z[8]);
  assign celloutsig_0_19z = ~((celloutsig_0_7z[4] & celloutsig_0_0z) | celloutsig_0_11z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_9z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_9z = { in_data[18:4], celloutsig_0_4z };
  assign { out_data[128], out_data[110:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
