\doxysection{DCB\+\_\+\+Type Struct Reference}
\hypertarget{struct_d_c_b___type}{}\label{struct_d_c_b___type}\index{DCB\_Type@{DCB\_Type}}


Structure type to access the Debug Control Block Registers (DCB).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6ed4cd7471c9f3c437a5d2cbaccceda7}{DHCSR}}
\item 
\mbox{\hyperlink{core__starmc1_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaddab25d3439fda1a7eff9ef21a8c3686}{DCRSR}}
\item 
\mbox{\hyperlink{core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga91568edfba4a40c3f90196b7cda6f0ab}{DCRDR}}
\item 
\mbox{\hyperlink{core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63c69742b24aa1a7d335426811e6e9be}{DEMCR}}
\item 
\mbox{\hyperlink{core__starmc1_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab55b3a94d700bb1021a92a36e4381efb}{DSCEMCR}}
\item 
\mbox{\hyperlink{core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4}{DAUTHCTRL}}
\item 
\mbox{\hyperlink{core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1937b89622a7aa02eef8a182587aa657}{DSCSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaeb67cead1058df8b46eab5c22632aedd}{RESERVED0}} \mbox{[}1U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Debug Control Block Registers (DCB). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__starmc1_8h}{core\+\_\+starmc1.\+h}}\end{DoxyCompactItemize}
