
from_scratch_4300.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000083c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1fff0000  1fff0000  00010000  2**0
                  ALLOC
  2 .no_init      00000014  2000ffc0  2000ffc0  0000ffc0  2**2
                  ALLOC
  3 .debug_aranges 000000d0  00000000  00000000  00008840  2**3
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00000f62  00000000  00000000  00008910  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000498  00000000  00000000  00009872  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   0000098f  00000000  00000000  00009d0a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001dc  00000000  00000000  0000a69c  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00000714  00000000  00000000  0000a878  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000002cc  00000000  00000000  0000af8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000070  00000000  00000000  0000b258  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .build_attributes 00000133  00000000  00000000  0000b2c8  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 ff 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 80000e8:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000f8:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 8000108:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
	...
 8000130:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
	...
 8000170:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 8000180:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 8000190:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001a0:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001b0:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
	...
 80001d8:	99 02 00 08 00 00 00 00 99 02 00 08 99 02 00 08     ................
 80001e8:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
	...

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c00083c 	.word	0x0c00083c
 800024c:	1fff0800 	.word	0x1fff0800
 8000250:	00000000 	.word	0x00000000
 8000254:	0c00083c 	.word	0x0c00083c
 8000258:	1fff0800 	.word	0x1fff0800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1fff0800 	.word	0x1fff0800
 8000264:	00000000 	.word	0x00000000
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1fff0800 	.word	0x1fff0800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	080002c5 	.word	0x080002c5
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	080007f1 	.word	0x080007f1
    blx  r0
#endif

    ldr  r0, =main
 8000294:	080007d9 	.word	0x080007d9

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 800029c:	b480      	push	{r7}
 800029e:	b085      	sub	sp, #20
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 80002a4:	2300      	movs	r3, #0
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	e003      	b.n	80002b2 <delay+0x16>
  {
    __NOP();
 80002aa:	bf00      	nop
 *******************************************************************************/
static void delay(uint32_t cycles)
{
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	3301      	adds	r3, #1
 80002b0:	60fb      	str	r3, [r7, #12]
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d3f7      	bcc.n	80002aa <delay+0xe>
  {
    __NOP();
  }
}
 80002ba:	3714      	adds	r7, #20
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr

080002c4 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 80002c4:	b598      	push	{r3, r4, r7, lr}
 80002c6:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002c8:	4a05      	ldr	r2, [pc, #20]	; (80002e0 <SystemInit+0x1c>)
 80002ca:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002ce:	4614      	mov	r4, r2
 80002d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002d6:	f000 f805 	bl	80002e4 <SystemCoreSetup>
  SystemCoreClockSetup();
 80002da:	f000 f83b 	bl	8000354 <SystemCoreClockSetup>
}
 80002de:	bd98      	pop	{r3, r4, r7, pc}
 80002e0:	2000ffc4 	.word	0x2000ffc4

080002e4 <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ea:	b672      	cpsid	i
  uint32_t temp;

  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 80002ec:	4b16      	ldr	r3, [pc, #88]	; (8000348 <SystemCoreSetup+0x64>)
 80002ee:	4a17      	ldr	r2, [pc, #92]	; (800034c <SystemCoreSetup+0x68>)
 80002f0:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80002f2:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80002f6:	b662      	cpsie	i
  /* __FPU_USED value depends on compiler/linker options. */
  /* __FPU_USED = 0 if -mfloat-abi=soft is selected */
  /* __FPU_USED = 1 if -mfloat-abi=softfp or â€“mfloat-abi=hard */

#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80002f8:	4a13      	ldr	r2, [pc, #76]	; (8000348 <SystemCoreSetup+0x64>)
 80002fa:	4b13      	ldr	r3, [pc, #76]	; (8000348 <SystemCoreSetup+0x64>)
 80002fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#else
  SCB->CPACR = 0;
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000308:	4a0f      	ldr	r2, [pc, #60]	; (8000348 <SystemCoreSetup+0x64>)
 800030a:	4b0f      	ldr	r3, [pc, #60]	; (8000348 <SystemCoreSetup+0x64>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	f023 0308 	bic.w	r3, r3, #8
 8000312:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 8000314:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <SystemCoreSetup+0x6c>)
 8000316:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800031a:	3314      	adds	r3, #20
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f023 030f 	bic.w	r3, r3, #15
 8000326:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f043 0304 	orr.w	r3, r3, #4
 800032e:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8000330:	4b07      	ldr	r3, [pc, #28]	; (8000350 <SystemCoreSetup+0x6c>)
 8000332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000336:	3314      	adds	r3, #20
 8000338:	687a      	ldr	r2, [r7, #4]
 800033a:	601a      	str	r2, [r3, #0]
}
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000ed00 	.word	0xe000ed00
 800034c:	08000000 	.word	0x08000000
 8000350:	58001000 	.word	0x58001000

08000354 <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8000358:	4ba7      	ldr	r3, [pc, #668]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f003 0301 	and.w	r3, r3, #1
 8000360:	2b00      	cmp	r3, #0
 8000362:	d10c      	bne.n	800037e <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 8000364:	4aa4      	ldr	r2, [pc, #656]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000366:	4ba4      	ldr	r3, [pc, #656]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000368:	685b      	ldr	r3, [r3, #4]
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8000370:	bf00      	nop
 8000372:	4ba1      	ldr	r3, [pc, #644]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f003 0301 	and.w	r3, r3, #1
 800037a:	2b00      	cmp	r3, #0
 800037c:	d0f9      	beq.n	8000372 <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 800037e:	4b9f      	ldr	r3, [pc, #636]	; (80005fc <SystemCoreClockSetup+0x2a8>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000386:	2b00      	cmp	r3, #0
 8000388:	d009      	beq.n	800039e <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 800038a:	4a9c      	ldr	r2, [pc, #624]	; (80005fc <SystemCoreClockSetup+0x2a8>)
 800038c:	4b9b      	ldr	r3, [pc, #620]	; (80005fc <SystemCoreClockSetup+0x2a8>)
 800038e:	689b      	ldr	r3, [r3, #8]
 8000390:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000394:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 8000396:	f641 504c 	movw	r0, #7500	; 0x1d4c
 800039a:	f7ff ff7f 	bl	800029c <delay>
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 800039e:	4a98      	ldr	r2, [pc, #608]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80003a0:	4b97      	ldr	r3, [pc, #604]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003a8:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 80003aa:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80003ae:	f7ff ff75 	bl	800029c <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80003b2:	4a93      	ldr	r2, [pc, #588]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80003b4:	4b92      	ldr	r3, [pc, #584]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80003b6:	685b      	ldr	r3, [r3, #4]
 80003b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003bc:	f023 0302 	bic.w	r3, r3, #2
 80003c0:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 80003c2:	4b90      	ldr	r3, [pc, #576]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d026      	beq.n	800041c <SystemCoreClockSetup+0xc8>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 80003ce:	4a8d      	ldr	r2, [pc, #564]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80003d0:	4b8c      	ldr	r3, [pc, #560]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80003d2:	685b      	ldr	r3, [r3, #4]
 80003d4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80003d8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80003dc:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 80003de:	f000 f9df 	bl	80007a0 <OSCHP_GetFrequency>
 80003e2:	4602      	mov	r2, r0
 80003e4:	4b88      	ldr	r3, [pc, #544]	; (8000608 <SystemCoreClockSetup+0x2b4>)
 80003e6:	fba3 2302 	umull	r2, r3, r3, r2
 80003ea:	0d1b      	lsrs	r3, r3, #20
 80003ec:	3b01      	subs	r3, #1
 80003ee:	041b      	lsls	r3, r3, #16
 80003f0:	4984      	ldr	r1, [pc, #528]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80003f2:	4a84      	ldr	r2, [pc, #528]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80003f4:	6852      	ldr	r2, [r2, #4]
 80003f6:	4313      	orrs	r3, r2
 80003f8:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 = 0;
 80003fa:	4b81      	ldr	r3, [pc, #516]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	60da      	str	r2, [r3, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000400:	4a7f      	ldr	r2, [pc, #508]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000402:	4b7f      	ldr	r3, [pc, #508]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000404:	685b      	ldr	r3, [r3, #4]
 8000406:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800040a:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 800040c:	bf00      	nop
 800040e:	4b7c      	ldr	r3, [pc, #496]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000416:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800041a:	d1f8      	bne.n	800040e <SystemCoreClockSetup+0xba>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800041c:	4a78      	ldr	r2, [pc, #480]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800041e:	4b78      	ldr	r3, [pc, #480]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000420:	685b      	ldr	r3, [r3, #4]
 8000422:	f043 0301 	orr.w	r3, r3, #1
 8000426:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000428:	bf00      	nop
 800042a:	4b75      	ldr	r3, [pc, #468]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	2b00      	cmp	r3, #0
 8000434:	d0f9      	beq.n	800042a <SystemCoreClockSetup+0xd6>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000436:	4a72      	ldr	r2, [pc, #456]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000438:	4b71      	ldr	r3, [pc, #452]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	f043 0310 	orr.w	r3, r3, #16
 8000440:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000442:	4b6f      	ldr	r3, [pc, #444]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000444:	4a71      	ldr	r2, [pc, #452]	; (800060c <SystemCoreClockSetup+0x2b8>)
 8000446:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_24MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000448:	4a6d      	ldr	r2, [pc, #436]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800044a:	4b6d      	ldr	r3, [pc, #436]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000452:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000454:	4a6a      	ldr	r2, [pc, #424]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000456:	4b6a      	ldr	r3, [pc, #424]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	f023 0310 	bic.w	r3, r3, #16
 800045e:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000460:	4a67      	ldr	r2, [pc, #412]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000462:	4b67      	ldr	r3, [pc, #412]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000464:	685b      	ldr	r3, [r3, #4]
 8000466:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800046a:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800046c:	bf00      	nop
 800046e:	4b64      	ldr	r3, [pc, #400]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f003 0304 	and.w	r3, r3, #4
 8000476:	2b00      	cmp	r3, #0
 8000478:	d0f9      	beq.n	800046e <SystemCoreClockSetup+0x11a>
  {
    /* wait for PLL Lock at 24MHz*/
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800047a:	4a61      	ldr	r2, [pc, #388]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800047c:	4b60      	ldr	r3, [pc, #384]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800047e:	685b      	ldr	r3, [r3, #4]
 8000480:	f023 0301 	bic.w	r3, r3, #1
 8000484:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000486:	bf00      	nop
 8000488:	4b5d      	ldr	r3, [pc, #372]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	f003 0301 	and.w	r3, r3, #1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d1f9      	bne.n	8000488 <SystemCoreClockSetup+0x134>
    /* wait for normal mode */
  }
#endif /* ENABLE_PLL */

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->SYSCLKCR = __SYSCLKCR;
 8000494:	4b5e      	ldr	r3, [pc, #376]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 8000496:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800049a:	60da      	str	r2, [r3, #12]
  SCU_CLK->PBCLKCR = __PBCLKCR;
 800049c:	4b5c      	ldr	r3, [pc, #368]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 800049e:	2200      	movs	r2, #0
 80004a0:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = __CPUCLKCR;
 80004a2:	4b5b      	ldr	r3, [pc, #364]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = __CCUCLKCR;
 80004a8:	4b59      	ldr	r3, [pc, #356]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = __WDTCLKCR;
 80004ae:	4b58      	ldr	r3, [pc, #352]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->USBCLKCR = __USBCLKCR;
 80004b4:	4b56      	ldr	r3, [pc, #344]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004b6:	4a57      	ldr	r2, [pc, #348]	; (8000614 <SystemCoreClockSetup+0x2c0>)
 80004b8:	619a      	str	r2, [r3, #24]
  SCU_CLK->ECATCLKCR = __ECATCLKCR;
 80004ba:	4b55      	ldr	r3, [pc, #340]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004bc:	2201      	movs	r2, #1
 80004be:	639a      	str	r2, [r3, #56]	; 0x38
  SCU_CLK->EXTCLKCR = __EXTCLKCR;
 80004c0:	4b53      	ldr	r3, [pc, #332]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004c2:	4a55      	ldr	r2, [pc, #340]	; (8000618 <SystemCoreClockSetup+0x2c4>)
 80004c4:	629a      	str	r2, [r3, #40]	; 0x28

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80004c6:	4a4e      	ldr	r2, [pc, #312]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80004c8:	4b4d      	ldr	r3, [pc, #308]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004d0:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80004d2:	4b4b      	ldr	r3, [pc, #300]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80004d4:	4a51      	ldr	r2, [pc, #324]	; (800061c <SystemCoreClockSetup+0x2c8>)
 80004d6:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_48MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 80004d8:	bf00      	nop
 80004da:	4b49      	ldr	r3, [pc, #292]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	f003 0320 	and.w	r3, r3, #32
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d0f9      	beq.n	80004da <SystemCoreClockSetup+0x186>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  delay(DELAY_CNT_50US_48MHZ);
 80004e6:	f44f 6016 	mov.w	r0, #2400	; 0x960
 80004ea:	f7ff fed7 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80004ee:	4b44      	ldr	r3, [pc, #272]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80004f0:	4a4b      	ldr	r2, [pc, #300]	; (8000620 <SystemCoreClockSetup+0x2cc>)
 80004f2:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_72MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 80004f4:	bf00      	nop
 80004f6:	4b42      	ldr	r3, [pc, #264]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f003 0320 	and.w	r3, r3, #32
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0f9      	beq.n	80004f6 <SystemCoreClockSetup+0x1a2>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  delay(DELAY_CNT_50US_72MHZ);
 8000502:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8000506:	f7ff fec9 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 800050a:	4b3d      	ldr	r3, [pc, #244]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800050c:	4a45      	ldr	r2, [pc, #276]	; (8000624 <SystemCoreClockSetup+0x2d0>)
 800050e:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_96MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8000510:	bf00      	nop
 8000512:	4b3b      	ldr	r3, [pc, #236]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f003 0320 	and.w	r3, r3, #32
 800051a:	2b00      	cmp	r3, #0
 800051c:	d0f9      	beq.n	8000512 <SystemCoreClockSetup+0x1be>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  delay(DELAY_CNT_50US_96MHZ);
 800051e:	f44f 5096 	mov.w	r0, #4800	; 0x12c0
 8000522:	f7ff febb 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000526:	4b36      	ldr	r3, [pc, #216]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000528:	4a3f      	ldr	r2, [pc, #252]	; (8000628 <SystemCoreClockSetup+0x2d4>)
 800052a:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_120MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 800052c:	bf00      	nop
 800052e:	4b34      	ldr	r3, [pc, #208]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f003 0320 	and.w	r3, r3, #32
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0f9      	beq.n	800052e <SystemCoreClockSetup+0x1da>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  delay(DELAY_CNT_50US_120MHZ);
 800053a:	f241 7070 	movw	r0, #6000	; 0x1770
 800053e:	f7ff fead 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000542:	4b2f      	ldr	r3, [pc, #188]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000544:	4a39      	ldr	r2, [pc, #228]	; (800062c <SystemCoreClockSetup+0x2d8>)
 8000546:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8000548:	bf00      	nop
 800054a:	4b2d      	ldr	r3, [pc, #180]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	f003 0320 	and.w	r3, r3, #32
 8000552:	2b00      	cmp	r3, #0
 8000554:	d0f9      	beq.n	800054a <SystemCoreClockSetup+0x1f6>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  delay(DELAY_CNT_50US_144MHZ);
 8000556:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
 800055a:	f7ff fe9f 	bl	800029c <delay>

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 800055e:	4b34      	ldr	r3, [pc, #208]	; (8000630 <SystemCoreClockSetup+0x2dc>)
 8000560:	2205      	movs	r2, #5
 8000562:	60da      	str	r2, [r3, #12]
#endif /* ENABLE_PLL */

#if ENABLE_USBPLL
  /* enable USB PLL first */
  SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8000564:	4a26      	ldr	r2, [pc, #152]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000566:	4b26      	ldr	r3, [pc, #152]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000568:	695b      	ldr	r3, [r3, #20]
 800056a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800056e:	f023 0302 	bic.w	r3, r3, #2
 8000572:	6153      	str	r3, [r2, #20]

  /* USB PLL uses as clock input the OSC_HP */
  /* check and if not already running enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8000574:	4b23      	ldr	r3, [pc, #140]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800057c:	2b00      	cmp	r3, #0
 800057e:	d031      	beq.n	80005e4 <SystemCoreClockSetup+0x290>
  {
    /* check if Main PLL is switched on for OSC WDG*/
    if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 8000580:	4b1f      	ldr	r3, [pc, #124]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000582:	685a      	ldr	r2, [r3, #4]
 8000584:	4b2b      	ldr	r3, [pc, #172]	; (8000634 <SystemCoreClockSetup+0x2e0>)
 8000586:	4013      	ands	r3, r2
 8000588:	2b00      	cmp	r3, #0
 800058a:	d007      	beq.n	800059c <SystemCoreClockSetup+0x248>
    {
      /* enable PLL first */
      SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800058c:	4a1c      	ldr	r2, [pc, #112]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800058e:	4b1c      	ldr	r3, [pc, #112]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 8000590:	685b      	ldr	r3, [r3, #4]
 8000592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000596:	f023 0302 	bic.w	r3, r3, #2
 800059a:	6053      	str	r3, [r2, #4]
    }

    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 800059c:	4a19      	ldr	r2, [pc, #100]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 800059e:	4b19      	ldr	r3, [pc, #100]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80005a6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80005aa:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 80005ac:	f000 f8f8 	bl	80007a0 <OSCHP_GetFrequency>
 80005b0:	4602      	mov	r2, r0
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <SystemCoreClockSetup+0x2b4>)
 80005b4:	fba3 2302 	umull	r2, r3, r3, r2
 80005b8:	0d1b      	lsrs	r3, r3, #20
 80005ba:	3b01      	subs	r3, #1
 80005bc:	041b      	lsls	r3, r3, #16
 80005be:	4911      	ldr	r1, [pc, #68]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80005c0:	4a10      	ldr	r2, [pc, #64]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80005c2:	6852      	ldr	r2, [r2, #4]
 80005c4:	4313      	orrs	r3, r2
 80005c6:	604b      	str	r3, [r1, #4]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 80005c8:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80005ca:	4b0d      	ldr	r3, [pc, #52]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80005d2:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 80005d4:	bf00      	nop
 80005d6:	4b0a      	ldr	r3, [pc, #40]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80005de:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80005e2:	d1f8      	bne.n	80005d6 <SystemCoreClockSetup+0x282>
    }
  }

  /* Setup USB PLL */
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 80005e4:	4a06      	ldr	r2, [pc, #24]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80005e6:	4b06      	ldr	r3, [pc, #24]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	f043 0301 	orr.w	r3, r3, #1
 80005ee:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 80005f0:	bf00      	nop
 80005f2:	4b03      	ldr	r3, [pc, #12]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 80005f4:	691b      	ldr	r3, [r3, #16]
 80005f6:	e01f      	b.n	8000638 <SystemCoreClockSetup+0x2e4>
 80005f8:	50004200 	.word	0x50004200
 80005fc:	50004400 	.word	0x50004400
 8000600:	50004710 	.word	0x50004710
 8000604:	50004700 	.word	0x50004700
 8000608:	6b5fca6b 	.word	0x6b5fca6b
 800060c:	010b2f00 	.word	0x010b2f00
 8000610:	50004600 	.word	0x50004600
 8000614:	00010005 	.word	0x00010005
 8000618:	01200003 	.word	0x01200003
 800061c:	01052f00 	.word	0x01052f00
 8000620:	01032f00 	.word	0x01032f00
 8000624:	01022f00 	.word	0x01022f00
 8000628:	01012f00 	.word	0x01012f00
 800062c:	01002f00 	.word	0x01002f00
 8000630:	50004160 	.word	0x50004160
 8000634:	00010002 	.word	0x00010002
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	2b00      	cmp	r3, #0
 800063e:	d0d8      	beq.n	80005f2 <SystemCoreClockSetup+0x29e>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000640:	4a1e      	ldr	r2, [pc, #120]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000642:	4b1e      	ldr	r3, [pc, #120]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	f043 0310 	orr.w	r3, r3, #16
 800064a:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 800064c:	4b1b      	ldr	r3, [pc, #108]	; (80006bc <SystemCoreClockSetup+0x368>)
 800064e:	4a1c      	ldr	r2, [pc, #112]	; (80006c0 <SystemCoreClockSetup+0x36c>)
 8000650:	615a      	str	r2, [r3, #20]
                        (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000652:	4a1a      	ldr	r2, [pc, #104]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000654:	4b19      	ldr	r3, [pc, #100]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000656:	695b      	ldr	r3, [r3, #20]
 8000658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800065c:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 800065e:	4a17      	ldr	r2, [pc, #92]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000660:	4b16      	ldr	r3, [pc, #88]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000662:	695b      	ldr	r3, [r3, #20]
 8000664:	f023 0310 	bic.w	r3, r3, #16
 8000668:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 800066a:	4a14      	ldr	r2, [pc, #80]	; (80006bc <SystemCoreClockSetup+0x368>)
 800066c:	4b13      	ldr	r3, [pc, #76]	; (80006bc <SystemCoreClockSetup+0x368>)
 800066e:	695b      	ldr	r3, [r3, #20]
 8000670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000674:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000676:	bf00      	nop
 8000678:	4b10      	ldr	r3, [pc, #64]	; (80006bc <SystemCoreClockSetup+0x368>)
 800067a:	691b      	ldr	r3, [r3, #16]
 800067c:	f003 0304 	and.w	r3, r3, #4
 8000680:	2b00      	cmp	r3, #0
 8000682:	d0f9      	beq.n	8000678 <SystemCoreClockSetup+0x324>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000684:	4a0d      	ldr	r2, [pc, #52]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000686:	4b0d      	ldr	r3, [pc, #52]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000688:	695b      	ldr	r3, [r3, #20]
 800068a:	f023 0301 	bic.w	r3, r3, #1
 800068e:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8000690:	bf00      	nop
 8000692:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <SystemCoreClockSetup+0x368>)
 8000694:	691b      	ldr	r3, [r3, #16]
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	2b00      	cmp	r3, #0
 800069c:	d1f9      	bne.n	8000692 <SystemCoreClockSetup+0x33e>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 800069e:	4a07      	ldr	r2, [pc, #28]	; (80006bc <SystemCoreClockSetup+0x368>)
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <SystemCoreClockSetup+0x368>)
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006a8:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <SystemCoreClockSetup+0x370>)
 80006ac:	2208      	movs	r2, #8
 80006ae:	60da      	str	r2, [r3, #12]
#endif

  /* Enable selected clocks */
  SCU_CLK->CLKSET = __CLKSET;
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <SystemCoreClockSetup+0x374>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	605a      	str	r2, [r3, #4]
  PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif
#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 80006b6:	f000 f809 	bl	80006cc <SystemCoreClockUpdate>
}
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	50004710 	.word	0x50004710
 80006c0:	02006300 	.word	0x02006300
 80006c4:	50004160 	.word	0x50004160
 80006c8:	50004600 	.word	0x50004600

080006cc <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80006d2:	4b2f      	ldr	r3, [pc, #188]	; (8000790 <SystemCoreClockUpdate+0xc4>)
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d03e      	beq.n	800075c <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80006de:	4b2d      	ldr	r3, [pc, #180]	; (8000794 <SystemCoreClockUpdate+0xc8>)
 80006e0:	68db      	ldr	r3, [r3, #12]
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d002      	beq.n	80006f0 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <SystemCoreClockUpdate+0xcc>)
 80006ec:	60fb      	str	r3, [r7, #12]
 80006ee:	e002      	b.n	80006f6 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80006f0:	f000 f856 	bl	80007a0 <OSCHP_GetFrequency>
 80006f4:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80006f6:	4b27      	ldr	r3, [pc, #156]	; (8000794 <SystemCoreClockUpdate+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d020      	beq.n	8000744 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8000702:	4b24      	ldr	r3, [pc, #144]	; (8000794 <SystemCoreClockUpdate+0xc8>)
 8000704:	689b      	ldr	r3, [r3, #8]
 8000706:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800070a:	0e1b      	lsrs	r3, r3, #24
 800070c:	3301      	adds	r3, #1
 800070e:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000710:	4b20      	ldr	r3, [pc, #128]	; (8000794 <SystemCoreClockUpdate+0xc8>)
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000718:	0a1b      	lsrs	r3, r3, #8
 800071a:	3301      	adds	r3, #1
 800071c:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800071e:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <SystemCoreClockUpdate+0xc8>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000726:	0c1b      	lsrs	r3, r3, #16
 8000728:	3301      	adds	r3, #1
 800072a:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	683a      	ldr	r2, [r7, #0]
 8000730:	fb02 f303 	mul.w	r3, r2, r3
 8000734:	68fa      	ldr	r2, [r7, #12]
 8000736:	fbb2 f3f3 	udiv	r3, r2, r3
 800073a:	687a      	ldr	r2, [r7, #4]
 800073c:	fb02 f303 	mul.w	r3, r2, r3
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	e00d      	b.n	8000760 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8000744:	4b13      	ldr	r3, [pc, #76]	; (8000794 <SystemCoreClockUpdate+0xc8>)
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800074c:	3301      	adds	r3, #1
 800074e:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 8000750:	68fa      	ldr	r2, [r7, #12]
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	fbb2 f3f3 	udiv	r3, r2, r3
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	e001      	b.n	8000760 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 800075c:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <SystemCoreClockUpdate+0xcc>)
 800075e:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000760:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <SystemCoreClockUpdate+0xc4>)
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	3301      	adds	r3, #1
 8000768:	68fa      	ldr	r2, [r7, #12]
 800076a:	fbb2 f3f3 	udiv	r3, r2, r3
 800076e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <SystemCoreClockUpdate+0xc4>)
 8000772:	691b      	ldr	r3, [r3, #16]
 8000774:	f003 0301 	and.w	r3, r3, #1
 8000778:	3301      	adds	r3, #1
 800077a:	68fa      	ldr	r2, [r7, #12]
 800077c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000780:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8000782:	4a06      	ldr	r2, [pc, #24]	; (800079c <SystemCoreClockUpdate+0xd0>)
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	6013      	str	r3, [r2, #0]
}
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	50004600 	.word	0x50004600
 8000794:	50004710 	.word	0x50004710
 8000798:	016e3600 	.word	0x016e3600
 800079c:	2000ffc0 	.word	0x2000ffc0

080007a0 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 80007a4:	4b02      	ldr	r3, [pc, #8]	; (80007b0 <OSCHP_GetFrequency+0x10>)
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	00b71b00 	.word	0x00b71b00

080007b4 <_init>:
  }
}

/* Init */
void _init(void)
{}
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS; 
 80007c6:	2300      	movs	r3, #0
 80007c8:	71fb      	strb	r3, [r7, #7]
  return init_status;
 80007ca:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 80007cc:	4618      	mov	r0, r3
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <main>:
 * invoking the APP initialization dispatcher routine - DAVE_Init() and hosting the place-holder for user application
 * code.
 */

int main(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
 80007de:	f7ff ffef 	bl	80007c0 <DAVE_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]

  if (status != DAVE_STATUS_SUCCESS)
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d000      	beq.n	80007ee <main+0x16>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
 80007ec:	e7fe      	b.n	80007ec <main+0x14>

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {

  }
 80007ee:	e7fe      	b.n	80007ee <main+0x16>

080007f0 <__libc_init_array>:
 80007f0:	b570      	push	{r4, r5, r6, lr}
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <__libc_init_array+0x3c>)
 80007f4:	4c0e      	ldr	r4, [pc, #56]	; (8000830 <__libc_init_array+0x40>)
 80007f6:	1ae4      	subs	r4, r4, r3
 80007f8:	10a4      	asrs	r4, r4, #2
 80007fa:	2500      	movs	r5, #0
 80007fc:	461e      	mov	r6, r3
 80007fe:	42a5      	cmp	r5, r4
 8000800:	d004      	beq.n	800080c <__libc_init_array+0x1c>
 8000802:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000806:	4798      	blx	r3
 8000808:	3501      	adds	r5, #1
 800080a:	e7f8      	b.n	80007fe <__libc_init_array+0xe>
 800080c:	f7ff ffd2 	bl	80007b4 <_init>
 8000810:	4c08      	ldr	r4, [pc, #32]	; (8000834 <__libc_init_array+0x44>)
 8000812:	4b09      	ldr	r3, [pc, #36]	; (8000838 <__libc_init_array+0x48>)
 8000814:	1ae4      	subs	r4, r4, r3
 8000816:	10a4      	asrs	r4, r4, #2
 8000818:	2500      	movs	r5, #0
 800081a:	461e      	mov	r6, r3
 800081c:	42a5      	cmp	r5, r4
 800081e:	d004      	beq.n	800082a <__libc_init_array+0x3a>
 8000820:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000824:	4798      	blx	r3
 8000826:	3501      	adds	r5, #1
 8000828:	e7f8      	b.n	800081c <__libc_init_array+0x2c>
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	1fff0800 	.word	0x1fff0800
 8000830:	1fff0800 	.word	0x1fff0800
 8000834:	1fff0800 	.word	0x1fff0800
 8000838:	1fff0800 	.word	0x1fff0800
