Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 18 12:12:22 2025
| Host         : NB-TJ-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (64)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (64)
-------------------------------
 There are 64 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.711        0.000                      0                  138        0.147        0.000                      0                  138        2.867        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.711        0.000                      0                  138        0.261        0.000                      0                  138        2.867        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.713        0.000                      0                  138        0.261        0.000                      0                  138        2.867        0.000                       0                    66  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.711        0.000                      0                  138        0.147        0.000                      0                  138  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.711        0.000                      0                  138        0.147        0.000                      0                  138  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.940ns (40.169%)  route 2.890ns (59.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 5.212 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.548    -0.919    game_inst/clk_out1
    SLICE_X9Y65          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.878     0.415    game_inst/Q[2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I0_O)        0.124     0.539 r  game_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.539    game_inst/i__carry_i_4_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.072 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.072    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.189 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.189    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.306 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.306    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.423 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.382     2.805    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.955 f  game_inst/paddle_left_y_reg[8]_i_4/O
                         net (fo=1, routed)           0.630     3.585    game_inst/paddle_left_y_reg[8]_i_4_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.326     3.911 r  game_inst/paddle_left_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.911    game_inst/paddle_left_y_reg[8]
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.430     5.212    game_inst/clk_out1
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C
                         clock pessimism              0.578     5.790    
                         clock uncertainty           -0.114     5.676    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)        0.031     5.707    game_inst/paddle_left_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.301    game_inst/tick_counter_reg[11]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  game_inst/tick_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    game_inst/tick_counter_reg[8]_i_1_n_4
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.299    game_inst/tick_counter_reg[15]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  game_inst/tick_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    game_inst/tick_counter_reg[12]_i_1_n_4
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.455    game_inst/tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[3]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.190 r  game_inst/tick_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.190    game_inst/tick_counter_reg[0]_i_2_n_4
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.303    game_inst/tick_counter_reg[4]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.188 r  game_inst/tick_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    game_inst/tick_counter_reg[4]_i_1_n_7
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.302    game_inst/tick_counter_reg[8]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_7
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[10]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[6]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[4]_i_1_n_5
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.302    game_inst/tick_counter_reg[12]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[12]_i_1_n_7
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.455    game_inst/tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.302    game_inst/tick_counter_reg[16]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[16]_i_1_n_7
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105    -0.455    game_inst/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.297    game_inst/tick_counter_reg[2]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y58      game_inst/game_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.113     5.744    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.113     5.744    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.113     5.744    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.940ns (40.169%)  route 2.890ns (59.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 5.212 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.548    -0.919    game_inst/clk_out1
    SLICE_X9Y65          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.878     0.415    game_inst/Q[2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I0_O)        0.124     0.539 r  game_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.539    game_inst/i__carry_i_4_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.072 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.072    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.189 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.189    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.306 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.306    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.423 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.382     2.805    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.955 f  game_inst/paddle_left_y_reg[8]_i_4/O
                         net (fo=1, routed)           0.630     3.585    game_inst/paddle_left_y_reg[8]_i_4_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.326     3.911 r  game_inst/paddle_left_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.911    game_inst/paddle_left_y_reg[8]
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.430     5.212    game_inst/clk_out1
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C
                         clock pessimism              0.578     5.790    
                         clock uncertainty           -0.113     5.677    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)        0.031     5.708    game_inst/paddle_left_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.221    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.221    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.221    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.221    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.221    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.221    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.301    game_inst/tick_counter_reg[11]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  game_inst/tick_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    game_inst/tick_counter_reg[8]_i_1_n_4
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.299    game_inst/tick_counter_reg[15]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  game_inst/tick_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    game_inst/tick_counter_reg[12]_i_1_n_4
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.455    game_inst/tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[3]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.190 r  game_inst/tick_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.190    game_inst/tick_counter_reg[0]_i_2_n_4
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.303    game_inst/tick_counter_reg[4]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.188 r  game_inst/tick_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    game_inst/tick_counter_reg[4]_i_1_n_7
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.302    game_inst/tick_counter_reg[8]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_7
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[10]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[6]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[4]_i_1_n_5
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.302    game_inst/tick_counter_reg[12]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[12]_i_1_n_7
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.455    game_inst/tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.302    game_inst/tick_counter_reg[16]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[16]_i_1_n_7
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105    -0.455    game_inst/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.297    game_inst/tick_counter_reg[2]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.454    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y58      game_inst/game_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y58      game_inst/game_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y66      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y68      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y67      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y65      game_inst/paddle_left_y_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.940ns (40.169%)  route 2.890ns (59.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 5.212 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.548    -0.919    game_inst/clk_out1
    SLICE_X9Y65          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.878     0.415    game_inst/Q[2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I0_O)        0.124     0.539 r  game_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.539    game_inst/i__carry_i_4_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.072 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.072    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.189 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.189    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.306 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.306    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.423 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.382     2.805    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.955 f  game_inst/paddle_left_y_reg[8]_i_4/O
                         net (fo=1, routed)           0.630     3.585    game_inst/paddle_left_y_reg[8]_i_4_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.326     3.911 r  game_inst/paddle_left_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.911    game_inst/paddle_left_y_reg[8]
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.430     5.212    game_inst/clk_out1
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C
                         clock pessimism              0.578     5.790    
                         clock uncertainty           -0.114     5.676    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)        0.031     5.707    game_inst/paddle_left_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.301    game_inst/tick_counter_reg[11]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  game_inst/tick_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    game_inst/tick_counter_reg[8]_i_1_n_4
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.299    game_inst/tick_counter_reg[15]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  game_inst/tick_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    game_inst/tick_counter_reg[12]_i_1_n_4
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.341    game_inst/tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[3]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.190 r  game_inst/tick_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.190    game_inst/tick_counter_reg[0]_i_2_n_4
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.303    game_inst/tick_counter_reg[4]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.188 r  game_inst/tick_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    game_inst/tick_counter_reg[4]_i_1_n_7
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.302    game_inst/tick_counter_reg[8]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_7
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[10]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[6]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[4]_i_1_n_5
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.302    game_inst/tick_counter_reg[12]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[12]_i_1_n_7
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.341    game_inst/tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.302    game_inst/tick_counter_reg[16]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[16]_i_1_n_7
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105    -0.341    game_inst/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.297    game_inst/tick_counter_reg[2]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[10]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.142ns (26.130%)  route 3.228ns (73.870%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.280 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.638     3.507    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.498     5.280    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.577     5.857    
                         clock uncertainty           -0.114     5.743    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524     5.219    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.940ns (40.169%)  route 2.890ns (59.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 5.212 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.548    -0.919    game_inst/clk_out1
    SLICE_X9Y65          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.878     0.415    game_inst/Q[2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I0_O)        0.124     0.539 r  game_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.539    game_inst/i__carry_i_4_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.072 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.072    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.189 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.189    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.306 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.306    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.423 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.382     2.805    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.955 f  game_inst/paddle_left_y_reg[8]_i_4/O
                         net (fo=1, routed)           0.630     3.585    game_inst/paddle_left_y_reg[8]_i_4_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.326     3.911 r  game_inst/paddle_left_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.911    game_inst/paddle_left_y_reg[8]
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.430     5.212    game_inst/clk_out1
    SLICE_X9Y66          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C
                         clock pessimism              0.578     5.790    
                         clock uncertainty           -0.114     5.676    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)        0.031     5.707    game_inst/paddle_left_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.142ns (26.738%)  route 3.129ns (73.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.539     3.408    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.142ns (26.985%)  route 3.090ns (73.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.604    -0.863    vga_inst/clk_out1
    SLICE_X6Y72          FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  vga_inst/h_count_reg[4]/Q
                         net (fo=12, routed)          1.231     0.887    vga_inst/out[4]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.152     1.039 f  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.427     1.466    vga_inst/v_count[11]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.348     1.814 r  vga_inst/v_count[11]_i_2/O
                         net (fo=25, routed)          0.932     2.745    vga_inst/v_count_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  vga_inst/v_count[11]_i_1/O
                         net (fo=11, routed)          0.500     3.369    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.499     5.281    vga_inst/clk_out1
    SLICE_X6Y64          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.577     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     5.220    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  1.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.301    game_inst/tick_counter_reg[11]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  game_inst/tick_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    game_inst/tick_counter_reg[8]_i_1_n_4
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.299    game_inst/tick_counter_reg[15]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  game_inst/tick_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    game_inst/tick_counter_reg[12]_i_1_n_4
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[15]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.341    game_inst/tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[3]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.190 r  game_inst/tick_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.190    game_inst/tick_counter_reg[0]_i_2_n_4
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[3]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.303    game_inst/tick_counter_reg[4]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.188 r  game_inst/tick_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    game_inst/tick_counter_reg[4]_i_1_n_7
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.302    game_inst/tick_counter_reg[8]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_7
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[10]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.298    game_inst/tick_counter_reg[6]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  game_inst/tick_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[4]_i_1_n_5
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.302    game_inst/tick_counter_reg[12]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[12]_i_1_n_7
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  game_inst/tick_counter_reg[12]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105    -0.341    game_inst/tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.560    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.302    game_inst/tick_counter_reg[16]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  game_inst/tick_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    game_inst/tick_counter_reg[16]_i_1_n_7
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105    -0.341    game_inst/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.559    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.297    game_inst/tick_counter_reg[2]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.796    game_inst/clk_out1
    SLICE_X7Y57          FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.114    -0.445    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.105    -0.340    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.154    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.152ns  (logic 6.611ns (50.263%)  route 6.541ns (49.737%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.717     8.686    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    12.232 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.232    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.009ns  (logic 6.608ns (50.794%)  route 6.401ns (49.206%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.577     8.546    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.089 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.089    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.872ns  (logic 6.620ns (51.433%)  route 6.251ns (48.567%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.427     8.397    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.555    11.952 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.952    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.713ns  (logic 6.612ns (52.006%)  route 6.102ns (47.994%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.277     8.247    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    11.793 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.793    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 5.663ns (54.079%)  route 4.808ns (45.921%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.180     6.057    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563     9.620 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.620    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 4.424ns (42.757%)  route 5.923ns (57.243%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124     0.754 f  vga_inst/v_count[11]_i_3/O
                         net (fo=3, routed)           1.022     1.775    vga_inst/v_count[11]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.899 f  vga_inst/VGA_VS_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.159     2.058    vga_inst/VGA_VS_O_OBUF_inst_i_2_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.182 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.780     5.962    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534     9.496 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.496    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 5.665ns (54.826%)  route 4.667ns (45.174%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.039     5.916    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565     9.481 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.481    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.327ns  (logic 4.301ns (41.647%)  route 6.026ns (58.353%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.603    -0.864    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.346 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          1.088     0.742    vga_inst/out[11]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     0.866 f  vga_inst/VGA_HS_O_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.821     1.688    vga_inst/VGA_HS_O_OBUF_inst_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124     1.812 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.116     5.928    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535     9.463 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.463    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 5.662ns (55.630%)  route 4.516ns (44.370%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.888     5.765    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.562     9.328 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.328    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 5.662ns (56.464%)  route 4.365ns (43.536%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.738     5.614    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.562     9.176 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.176    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.456ns (61.665%)  route 0.905ns (38.335%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.585     0.544    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.791 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.791    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.465ns (60.207%)  route 0.968ns (39.793%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.648     0.607    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.863 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.863    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.453ns (58.486%)  route 1.031ns (41.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.711     0.670    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.914 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.914    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.658ns (65.584%)  route 0.870ns (34.416%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.391     0.696    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.959 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.959    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.455ns (57.308%)  route 1.084ns (42.692%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.764     0.723    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.969 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.969    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.659ns (63.951%)  route 0.935ns (36.049%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.455     0.761    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     2.024 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.024    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.661ns (62.420%)  route 1.000ns (37.580%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.520     0.826    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     2.091 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.091    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.659ns (61.127%)  route 1.055ns (38.873%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.575     0.881    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     2.144 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.144    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.444ns (49.750%)  route 1.459ns (50.250%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.562    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  vga_inst/v_count_reg[11]/Q
                         net (fo=17, routed)          0.217    -0.181    vga_inst/v_count[11]
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.045    -0.136 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.241     1.106    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.235     2.341 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.341    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.445ns (46.150%)  route 1.686ns (53.850%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/h_count_reg[3]/Q
                         net (fo=11, routed)          0.318    -0.086    vga_inst/out[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.367     1.326    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     2.562 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.562    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.152ns  (logic 6.611ns (50.263%)  route 6.541ns (49.737%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.717     8.686    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    12.232 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.232    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.009ns  (logic 6.608ns (50.794%)  route 6.401ns (49.206%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.577     8.546    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.089 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.089    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.872ns  (logic 6.620ns (51.433%)  route 6.251ns (48.567%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.427     8.397    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.555    11.952 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.952    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.713ns  (logic 6.612ns (52.006%)  route 6.102ns (47.994%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.547    -0.920    game_inst/clk_out1
    SLICE_X10Y66         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.402 f  game_inst/paddle_left_y_reg_reg[7]/Q
                         net (fo=10, routed)          1.524     1.122    game_inst/Q[6]
    SLICE_X5Y69          LUT1 (Prop_lut1_I0_O)        0.124     1.246 r  game_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.246    game_inst/i__carry__0_i_6_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.796 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.796    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.910 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.024 r  game_inst/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    game_inst/i__carry__2_i_5__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.138 r  game_inst/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.138    game_inst/i__carry__3_i_5__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  game_inst/i__carry__4_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    game_inst/i__carry__4_i_5__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.565 f  game_inst/i__carry__5_i_5__0/O[3]
                         net (fo=1, routed)           0.662     3.227    game_inst/pixel_in_paddle_left2[29]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.306     3.533 r  game_inst/i__carry__6_i_3__0/O
                         net (fo=1, routed)           0.000     3.533    renderer_inst/VGA_B_OBUF[3]_inst_i_3_0[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.083 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           0.782     4.864    vga_inst/VGA_B_OBUF[3]_inst_i_1_3[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I1_O)        0.124     4.988 f  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.857     5.846    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     5.970 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.277     8.247    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    11.793 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.793    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 5.663ns (54.079%)  route 4.808ns (45.921%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.180     6.057    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563     9.620 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.620    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 4.424ns (42.757%)  route 5.923ns (57.243%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124     0.754 f  vga_inst/v_count[11]_i_3/O
                         net (fo=3, routed)           1.022     1.775    vga_inst/v_count[11]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.899 f  vga_inst/VGA_VS_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.159     2.058    vga_inst/VGA_VS_O_OBUF_inst_i_2_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.182 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.780     5.962    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534     9.496 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.496    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 5.665ns (54.826%)  route 4.667ns (45.174%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.039     5.916    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565     9.481 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.481    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.327ns  (logic 4.301ns (41.647%)  route 6.026ns (58.353%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.603    -0.864    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.346 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          1.088     0.742    vga_inst/out[11]
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     0.866 f  vga_inst/VGA_HS_O_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.821     1.688    vga_inst/VGA_HS_O_OBUF_inst_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124     1.812 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.116     5.928    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535     9.463 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.463    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 5.662ns (55.630%)  route 4.516ns (44.370%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.888     5.765    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.562     9.328 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.328    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 5.662ns (56.464%)  route 4.365ns (43.536%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    -0.851    vga_inst/clk_out1
    SLICE_X6Y63          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.962     0.630    vga_inst/v_count[1]
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.150     0.780 r  vga_inst/pixel_in_ball2_carry_i_1/O
                         net (fo=1, routed)           0.489     1.268    renderer_inst/pixel_in_ball2_carry__0_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.056 r  renderer_inst/pixel_in_ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.056    renderer_inst/pixel_in_ball2_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.327 r  renderer_inst/pixel_in_ball2_carry__0/CO[0]
                         net (fo=2, routed)           1.177     3.504    vga_inst/VGA_R[0]_0[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.373     3.877 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.738     5.614    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.562     9.176 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.176    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.456ns (61.665%)  route 0.905ns (38.335%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.585     0.544    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.791 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.791    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.465ns (60.207%)  route 0.968ns (39.793%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.648     0.607    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.863 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.863    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.453ns (58.486%)  route 1.031ns (41.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.711     0.670    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.914 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.914    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.658ns (65.584%)  route 0.870ns (34.416%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.391     0.696    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.959 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.959    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.455ns (57.308%)  route 1.084ns (42.692%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.320    -0.086    vga_inst/out[11]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.764     0.723    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.969 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.969    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.659ns (63.951%)  route 0.935ns (36.049%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.455     0.761    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     2.024 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.024    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.661ns (62.420%)  route 1.000ns (37.580%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.520     0.826    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     2.091 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.091    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.659ns (61.127%)  route 1.055ns (38.873%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.577    -0.570    vga_inst/clk_out1
    SLICE_X6Y73          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  vga_inst/h_count_reg[11]/Q
                         net (fo=14, routed)          0.276    -0.131    vga_inst/out[11]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  vga_inst/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000    -0.086    vga_inst/i__carry_i_1__3_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077    -0.009 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.204     0.196    vga_inst/active10_in
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.110     0.306 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.575     0.881    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     2.144 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.144    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.444ns (49.750%)  route 1.459ns (50.250%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.562    vga_inst/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga_inst/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  vga_inst/v_count_reg[11]/Q
                         net (fo=17, routed)          0.217    -0.181    vga_inst/v_count[11]
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.045    -0.136 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.241     1.106    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.235     2.341 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.341    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.445ns (46.150%)  route 1.686ns (53.850%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/h_count_reg[3]/Q
                         net (fo=11, routed)          0.318    -0.086    vga_inst/out[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.367     1.326    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     2.562 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.562    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.665ns (21.830%)  route 5.962ns (78.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.851     7.627    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.501    -1.451    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.665ns (21.830%)  route 5.962ns (78.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.851     7.627    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.501    -1.451    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.665ns (21.830%)  route 5.962ns (78.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.851     7.627    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.501    -1.451    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.665ns (22.344%)  route 5.786ns (77.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.676     7.451    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.503    -1.449    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.665ns (22.344%)  route 5.786ns (77.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.676     7.451    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.503    -1.449    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.665ns (22.344%)  route 5.786ns (77.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.676     7.451    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.503    -1.449    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.280ns (17.782%)  route 1.294ns (82.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.294     1.529    game_inst/BTN_IBUF[0]
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  game_inst/paddle_right_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.574    game_inst/paddle_right_y_reg[2]
    SLICE_X1Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X1Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.280ns (17.080%)  route 1.358ns (82.920%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.358     1.593    game_inst/BTN_IBUF[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.638 r  game_inst/paddle_right_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.638    game_inst/paddle_right_y_reg[7]
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.799    game_inst/clk_out1
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.280ns (15.744%)  route 1.497ns (84.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.497     1.732    game_inst/BTN_IBUF[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  game_inst/paddle_right_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    game_inst/paddle_right_y_reg[3]
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.799    game_inst/clk_out1
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.280ns (15.630%)  route 1.510ns (84.370%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.510     1.745    game_inst/BTN_IBUF[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  game_inst/paddle_right_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.790    game_inst/paddle_right_y_reg[8]
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.353ns (19.048%)  route 1.501ns (80.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          1.501     1.809    game_inst/SW_IBUF[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    game_inst/paddle_left_y_reg[2]
    SLICE_X9Y68          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.822    -0.832    game_inst/clk_out1
    SLICE_X9Y68          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.280ns (15.047%)  route 1.580ns (84.953%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.580     1.815    game_inst/BTN_IBUF[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  game_inst/paddle_right_y_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.860    game_inst/paddle_right_y_reg[11]
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.343ns (18.238%)  route 1.536ns (81.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.536     1.833    game_inst/BTN_IBUF[2]
    SLICE_X9Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  game_inst/paddle_left_y_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.878    game_inst/paddle_left_y_reg[11]
    SLICE_X9Y67          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.823    -0.831    game_inst/clk_out1
    SLICE_X9Y67          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.339ns (17.888%)  route 1.558ns (82.112%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.430     1.724    game_inst/BTN_IBUF[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  game_inst/paddle_right_y_reg[31]_i_1/O
                         net (fo=10, routed)          0.128     1.897    game_inst/paddle_right_y_reg[31]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.339ns (17.888%)  route 1.558ns (82.112%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.430     1.724    game_inst/BTN_IBUF[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  game_inst/paddle_right_y_reg[31]_i_1/O
                         net (fo=10, routed)          0.128     1.897    game_inst/paddle_right_y_reg[31]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.339ns (17.888%)  route 1.558ns (82.112%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.430     1.724    game_inst/BTN_IBUF[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  game_inst/paddle_right_y_reg[31]_i_1/O
                         net (fo=10, routed)          0.128     1.897    game_inst/paddle_right_y_reg[31]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.665ns (21.830%)  route 5.962ns (78.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.851     7.627    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.501    -1.451    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.665ns (21.830%)  route 5.962ns (78.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.851     7.627    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.501    -1.451    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.665ns (21.830%)  route 5.962ns (78.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.851     7.627    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.501    -1.451    game_inst/clk_out1
    SLICE_X7Y61          FDRE                                         r  game_inst/tick_counter_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.665ns (22.301%)  route 5.801ns (77.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.690     7.466    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.502    -1.450    game_inst/clk_out1
    SLICE_X7Y59          FDRE                                         r  game_inst/tick_counter_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.665ns (22.344%)  route 5.786ns (77.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.676     7.451    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.503    -1.449    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.665ns (22.344%)  route 5.786ns (77.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.676     7.451    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.503    -1.449    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.665ns (22.344%)  route 5.786ns (77.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.111     6.652    game_inst/SW_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.776 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.676     7.451    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.503    -1.449    game_inst/clk_out1
    SLICE_X7Y58          FDRE                                         r  game_inst/tick_counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.280ns (17.782%)  route 1.294ns (82.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.294     1.529    game_inst/BTN_IBUF[0]
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.574 r  game_inst/paddle_right_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.574    game_inst/paddle_right_y_reg[2]
    SLICE_X1Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.858    -0.797    game_inst/clk_out1
    SLICE_X1Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.280ns (17.080%)  route 1.358ns (82.920%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.358     1.593    game_inst/BTN_IBUF[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.638 r  game_inst/paddle_right_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.638    game_inst/paddle_right_y_reg[7]
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.799    game_inst/clk_out1
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.280ns (15.744%)  route 1.497ns (84.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.497     1.732    game_inst/BTN_IBUF[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  game_inst/paddle_right_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    game_inst/paddle_right_y_reg[3]
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.799    game_inst/clk_out1
    SLICE_X5Y62          FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.280ns (15.630%)  route 1.510ns (84.370%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.510     1.745    game_inst/BTN_IBUF[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  game_inst/paddle_right_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.790    game_inst/paddle_right_y_reg[8]
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.353ns (19.048%)  route 1.501ns (80.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          1.501     1.809    game_inst/SW_IBUF[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    game_inst/paddle_left_y_reg[2]
    SLICE_X9Y68          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.822    -0.832    game_inst/clk_out1
    SLICE_X9Y68          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.280ns (15.047%)  route 1.580ns (84.953%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=10, routed)          1.580     1.815    game_inst/BTN_IBUF[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  game_inst/paddle_right_y_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.860    game_inst/paddle_right_y_reg[11]
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.343ns (18.238%)  route 1.536ns (81.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.536     1.833    game_inst/BTN_IBUF[2]
    SLICE_X9Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  game_inst/paddle_left_y_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.878    game_inst/paddle_left_y_reg[11]
    SLICE_X9Y67          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.823    -0.831    game_inst/clk_out1
    SLICE_X9Y67          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.339ns (17.888%)  route 1.558ns (82.112%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.430     1.724    game_inst/BTN_IBUF[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  game_inst/paddle_right_y_reg[31]_i_1/O
                         net (fo=10, routed)          0.128     1.897    game_inst/paddle_right_y_reg[31]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[31]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.339ns (17.888%)  route 1.558ns (82.112%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.430     1.724    game_inst/BTN_IBUF[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  game_inst/paddle_right_y_reg[31]_i_1/O
                         net (fo=10, routed)          0.128     1.897    game_inst/paddle_right_y_reg[31]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.339ns (17.888%)  route 1.558ns (82.112%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.430     1.724    game_inst/BTN_IBUF[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  game_inst/paddle_right_y_reg[31]_i_1/O
                         net (fo=10, routed)          0.128     1.897    game_inst/paddle_right_y_reg[31]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.800    game_inst/clk_out1
    SLICE_X4Y63          FDRE                                         r  game_inst/paddle_right_y_reg_reg[8]/C





