@W: MO129 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":112:2:112:5|Sequential instance wb_manager0.nState[0] is reduced to a combinational gate by constant propagation.
@W: MT246 :"d:\workingdir\fpga\pico_dev_test\efb_i2c_vhdl.vhd":158:4:158:12|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top_module|sys_clk_inferred_clock with period 7.52ns. Please declare a user-defined clock on object "n:sys_clk"
