============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 16:19:47 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.363410s wall, 0.843750s user + 0.093750s system = 0.937500s CPU (68.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 17 trigger nets, 17 data nets.
KIT-1004 : Chipwatcher code = 1000101011001110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25785/10 useful/useless nets, 15073/5 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-1032 : 25604/2 useful/useless nets, 15373/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25588/16 useful/useless nets, 15361/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1032 : 25425/15 useful/useless nets, 15198/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.347460s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (55.7%)

RUN-1004 : used memory is 306 MB, reserved memory is 282 MB, peak memory is 308 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 25777/2 useful/useless nets, 15551/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82708, tnet num: 17329, tinst num: 15550, tnode num: 96625, tedge num: 135007.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17329 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 149 (3.73), #lev = 7 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.77), #lev = 7 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 355 instances into 147 LUTs, name keeping = 77%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 240 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 88 adder to BLE ...
SYN-4008 : Packed 88 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.324680s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (55.8%)

RUN-1004 : used memory is 311 MB, reserved memory is 291 MB, peak memory is 437 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.823728s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (56.4%)

RUN-1004 : used memory is 311 MB, reserved memory is 291 MB, peak memory is 437 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24960/1 useful/useless nets, 14666/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (148 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 93 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14667 instances
RUN-0007 : 8757 luts, 2852 seqs, 1939 mslices, 990 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 24961 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 14568 nets have 2 pins
RUN-1001 : 8926 nets have [3 - 5] pins
RUN-1001 : 818 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1343     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     478     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 70
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14665 instances, 8757 luts, 2852 seqs, 2929 slices, 884 macros(2929 instances: 1939 mslices 990 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80868, tnet num: 16511, tinst num: 14665, tnode num: 93915, tedge num: 132531.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.228393s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (67.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.48386e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14665.
PHY-3001 : Level 1 #clusters 1948.
PHY-3001 : End clustering;  0.124803s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (50.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.16429e+06, overlap = 785.562
PHY-3002 : Step(2): len = 1.03849e+06, overlap = 887.375
PHY-3002 : Step(3): len = 687851, overlap = 1201.81
PHY-3002 : Step(4): len = 596100, overlap = 1316.59
PHY-3002 : Step(5): len = 464318, overlap = 1481.06
PHY-3002 : Step(6): len = 391538, overlap = 1569.69
PHY-3002 : Step(7): len = 312665, overlap = 1693.53
PHY-3002 : Step(8): len = 267170, overlap = 1772.53
PHY-3002 : Step(9): len = 226560, overlap = 1851.25
PHY-3002 : Step(10): len = 197931, overlap = 1870.84
PHY-3002 : Step(11): len = 176957, overlap = 1920.34
PHY-3002 : Step(12): len = 159162, overlap = 1958.28
PHY-3002 : Step(13): len = 146534, overlap = 1981.06
PHY-3002 : Step(14): len = 134415, overlap = 2007.53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04412e-07
PHY-3002 : Step(15): len = 140903, overlap = 1980.66
PHY-3002 : Step(16): len = 165590, overlap = 1874.88
PHY-3002 : Step(17): len = 147381, overlap = 1857.06
PHY-3002 : Step(18): len = 146452, overlap = 1831.69
PHY-3002 : Step(19): len = 129662, overlap = 1878.16
PHY-3002 : Step(20): len = 128559, overlap = 1890.16
PHY-3002 : Step(21): len = 117758, overlap = 1898.56
PHY-3002 : Step(22): len = 117646, overlap = 1909.84
PHY-3002 : Step(23): len = 109190, overlap = 1925
PHY-3002 : Step(24): len = 109647, overlap = 1909.47
PHY-3002 : Step(25): len = 105365, overlap = 1909.53
PHY-3002 : Step(26): len = 106266, overlap = 1906.41
PHY-3002 : Step(27): len = 104374, overlap = 1901.62
PHY-3002 : Step(28): len = 105714, overlap = 1894.34
PHY-3002 : Step(29): len = 105039, overlap = 1884.69
PHY-3002 : Step(30): len = 107014, overlap = 1877.09
PHY-3002 : Step(31): len = 105869, overlap = 1871.84
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08823e-07
PHY-3002 : Step(32): len = 115466, overlap = 1861.06
PHY-3002 : Step(33): len = 139855, overlap = 1789.88
PHY-3002 : Step(34): len = 145725, overlap = 1693.03
PHY-3002 : Step(35): len = 150918, overlap = 1695.84
PHY-3002 : Step(36): len = 148954, overlap = 1678.47
PHY-3002 : Step(37): len = 150534, overlap = 1689.47
PHY-3002 : Step(38): len = 145612, overlap = 1707.41
PHY-3002 : Step(39): len = 145868, overlap = 1719.19
PHY-3002 : Step(40): len = 143266, overlap = 1737.47
PHY-3002 : Step(41): len = 143878, overlap = 1727.88
PHY-3002 : Step(42): len = 141416, overlap = 1713
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.21765e-06
PHY-3002 : Step(43): len = 164329, overlap = 1634.22
PHY-3002 : Step(44): len = 178204, overlap = 1513.78
PHY-3002 : Step(45): len = 182111, overlap = 1468.56
PHY-3002 : Step(46): len = 185235, overlap = 1412.81
PHY-3002 : Step(47): len = 183035, overlap = 1385.09
PHY-3002 : Step(48): len = 184350, overlap = 1405.72
PHY-3002 : Step(49): len = 180129, overlap = 1438.5
PHY-3002 : Step(50): len = 177566, overlap = 1469.16
PHY-3002 : Step(51): len = 174905, overlap = 1487.22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.43529e-06
PHY-3002 : Step(52): len = 193387, overlap = 1324.44
PHY-3002 : Step(53): len = 204739, overlap = 1286.41
PHY-3002 : Step(54): len = 205634, overlap = 1332.91
PHY-3002 : Step(55): len = 206381, overlap = 1337.53
PHY-3002 : Step(56): len = 206167, overlap = 1334.69
PHY-3002 : Step(57): len = 206384, overlap = 1348.66
PHY-3002 : Step(58): len = 201452, overlap = 1382.94
PHY-3002 : Step(59): len = 201118, overlap = 1423.5
PHY-3002 : Step(60): len = 199011, overlap = 1443.03
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.87059e-06
PHY-3002 : Step(61): len = 214099, overlap = 1403.22
PHY-3002 : Step(62): len = 221865, overlap = 1383.56
PHY-3002 : Step(63): len = 226092, overlap = 1352.81
PHY-3002 : Step(64): len = 231308, overlap = 1353.5
PHY-3002 : Step(65): len = 234386, overlap = 1312.47
PHY-3002 : Step(66): len = 237432, overlap = 1284.34
PHY-3002 : Step(67): len = 236868, overlap = 1270.72
PHY-3002 : Step(68): len = 234871, overlap = 1299.12
PHY-3002 : Step(69): len = 233454, overlap = 1297.69
PHY-3002 : Step(70): len = 232453, overlap = 1300.88
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.74118e-06
PHY-3002 : Step(71): len = 246619, overlap = 1251.34
PHY-3002 : Step(72): len = 256740, overlap = 1180.72
PHY-3002 : Step(73): len = 257827, overlap = 1125.5
PHY-3002 : Step(74): len = 260265, overlap = 1120.34
PHY-3002 : Step(75): len = 265145, overlap = 1076.72
PHY-3002 : Step(76): len = 270193, overlap = 1071.22
PHY-3002 : Step(77): len = 269160, overlap = 1043.62
PHY-3002 : Step(78): len = 271173, overlap = 1050.88
PHY-3002 : Step(79): len = 272367, overlap = 1030.59
PHY-3002 : Step(80): len = 274941, overlap = 993.094
PHY-3002 : Step(81): len = 272435, overlap = 1028.72
PHY-3002 : Step(82): len = 272534, overlap = 1005.66
PHY-3002 : Step(83): len = 271625, overlap = 1006.09
PHY-3002 : Step(84): len = 272490, overlap = 1054.19
PHY-3002 : Step(85): len = 270120, overlap = 1054.88
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.94824e-05
PHY-3002 : Step(86): len = 285993, overlap = 981
PHY-3002 : Step(87): len = 299856, overlap = 956.344
PHY-3002 : Step(88): len = 307263, overlap = 894.188
PHY-3002 : Step(89): len = 309202, overlap = 890.062
PHY-3002 : Step(90): len = 310124, overlap = 902.25
PHY-3002 : Step(91): len = 311059, overlap = 909.625
PHY-3002 : Step(92): len = 310161, overlap = 901.031
PHY-3002 : Step(93): len = 311551, overlap = 897.406
PHY-3002 : Step(94): len = 312235, overlap = 873
PHY-3002 : Step(95): len = 313445, overlap = 870.5
PHY-3002 : Step(96): len = 312752, overlap = 860.781
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.89647e-05
PHY-3002 : Step(97): len = 326899, overlap = 831.188
PHY-3002 : Step(98): len = 336450, overlap = 793.406
PHY-3002 : Step(99): len = 340062, overlap = 748.344
PHY-3002 : Step(100): len = 341677, overlap = 740.156
PHY-3002 : Step(101): len = 341732, overlap = 754.031
PHY-3002 : Step(102): len = 341873, overlap = 745.531
PHY-3002 : Step(103): len = 341337, overlap = 739.156
PHY-3002 : Step(104): len = 342008, overlap = 706.438
PHY-3002 : Step(105): len = 342426, overlap = 712.281
PHY-3002 : Step(106): len = 343160, overlap = 723.719
PHY-3002 : Step(107): len = 342254, overlap = 724.125
PHY-3002 : Step(108): len = 342555, overlap = 723.062
PHY-3002 : Step(109): len = 342755, overlap = 721.781
PHY-3002 : Step(110): len = 342743, overlap = 696.312
PHY-3002 : Step(111): len = 341315, overlap = 717.781
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.79294e-05
PHY-3002 : Step(112): len = 351275, overlap = 688.094
PHY-3002 : Step(113): len = 358280, overlap = 657.25
PHY-3002 : Step(114): len = 360666, overlap = 644.719
PHY-3002 : Step(115): len = 361640, overlap = 646.531
PHY-3002 : Step(116): len = 363188, overlap = 636.5
PHY-3002 : Step(117): len = 364019, overlap = 610.969
PHY-3002 : Step(118): len = 363920, overlap = 597.594
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000151113
PHY-3002 : Step(119): len = 371123, overlap = 596.188
PHY-3002 : Step(120): len = 375720, overlap = 583.812
PHY-3002 : Step(121): len = 377997, overlap = 564.688
PHY-3002 : Step(122): len = 379719, overlap = 539.344
PHY-3002 : Step(123): len = 382110, overlap = 546.719
PHY-3002 : Step(124): len = 383816, overlap = 543.969
PHY-3002 : Step(125): len = 384263, overlap = 528.188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000272234
PHY-3002 : Step(126): len = 388282, overlap = 537.375
PHY-3002 : Step(127): len = 392038, overlap = 529.5
PHY-3002 : Step(128): len = 393996, overlap = 529.5
PHY-3002 : Step(129): len = 395558, overlap = 528.781
PHY-3002 : Step(130): len = 398232, overlap = 538.844
PHY-3002 : Step(131): len = 401335, overlap = 534.312
PHY-3002 : Step(132): len = 401301, overlap = 521.781
PHY-3002 : Step(133): len = 401727, overlap = 524.844
PHY-3002 : Step(134): len = 403503, overlap = 521.25
PHY-3002 : Step(135): len = 404340, overlap = 526.5
PHY-3002 : Step(136): len = 403026, overlap = 526.281
PHY-3002 : Step(137): len = 402451, overlap = 531.688
PHY-3002 : Step(138): len = 403419, overlap = 530.125
PHY-3002 : Step(139): len = 403889, overlap = 530.438
PHY-3002 : Step(140): len = 402838, overlap = 536.656
PHY-3002 : Step(141): len = 402669, overlap = 540.125
PHY-3002 : Step(142): len = 404105, overlap = 546.062
PHY-3002 : Step(143): len = 404446, overlap = 539.531
PHY-3002 : Step(144): len = 403506, overlap = 546.562
PHY-3002 : Step(145): len = 403131, overlap = 547.406
PHY-3002 : Step(146): len = 403587, overlap = 548.5
PHY-3002 : Step(147): len = 403754, overlap = 548.062
PHY-3002 : Step(148): len = 402940, overlap = 544.906
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000452927
PHY-3002 : Step(149): len = 405175, overlap = 543.562
PHY-3002 : Step(150): len = 407354, overlap = 541.469
PHY-3002 : Step(151): len = 408258, overlap = 521.781
PHY-3002 : Step(152): len = 408922, overlap = 518.094
PHY-3002 : Step(153): len = 409913, overlap = 518.938
PHY-3002 : Step(154): len = 410428, overlap = 518.594
PHY-3002 : Step(155): len = 410154, overlap = 512.344
PHY-3002 : Step(156): len = 410241, overlap = 517.156
PHY-3002 : Step(157): len = 410997, overlap = 516.438
PHY-3002 : Step(158): len = 411165, overlap = 516.438
PHY-3002 : Step(159): len = 410644, overlap = 521.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24961.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 570776, over cnt = 1730(4%), over = 14962, worst = 188
PHY-1001 : End global iterations;  0.368005s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.0%)

PHY-1001 : Congestion index: top1 = 145.80, top5 = 94.97, top10 = 74.65, top15 = 63.66.
PHY-3001 : End congestion estimation;  0.585445s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (40.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384260s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (85.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.24251e-05
PHY-3002 : Step(160): len = 449944, overlap = 503
PHY-3002 : Step(161): len = 447156, overlap = 428.25
PHY-3002 : Step(162): len = 436883, overlap = 400.594
PHY-3002 : Step(163): len = 423622, overlap = 422.781
PHY-3002 : Step(164): len = 422881, overlap = 429.281
PHY-3002 : Step(165): len = 413210, overlap = 425.188
PHY-3002 : Step(166): len = 411898, overlap = 417.188
PHY-3002 : Step(167): len = 403793, overlap = 416.594
PHY-3002 : Step(168): len = 403260, overlap = 410
PHY-3002 : Step(169): len = 401185, overlap = 409.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00010485
PHY-3002 : Step(170): len = 407021, overlap = 388.875
PHY-3002 : Step(171): len = 410376, overlap = 383.781
PHY-3002 : Step(172): len = 417150, overlap = 373.906
PHY-3002 : Step(173): len = 420149, overlap = 374.406
PHY-3002 : Step(174): len = 422764, overlap = 380.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000209701
PHY-3002 : Step(175): len = 422950, overlap = 364.781
PHY-3002 : Step(176): len = 424152, overlap = 359.344
PHY-3002 : Step(177): len = 429228, overlap = 360.406
PHY-3002 : Step(178): len = 436432, overlap = 359.531
PHY-3002 : Step(179): len = 436289, overlap = 340.031
PHY-3002 : Step(180): len = 436654, overlap = 340.656
PHY-3002 : Step(181): len = 436768, overlap = 348.375
PHY-3002 : Step(182): len = 437424, overlap = 347.375
PHY-3002 : Step(183): len = 435921, overlap = 336.812
PHY-3002 : Step(184): len = 434711, overlap = 337.75
PHY-3002 : Step(185): len = 432849, overlap = 339.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000348198
PHY-3002 : Step(186): len = 434174, overlap = 346.281
PHY-3002 : Step(187): len = 436526, overlap = 349.625
PHY-3002 : Step(188): len = 438622, overlap = 344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0006177
PHY-3002 : Step(189): len = 439798, overlap = 346.25
PHY-3002 : Step(190): len = 442926, overlap = 344.969
PHY-3002 : Step(191): len = 449210, overlap = 340.625
PHY-3002 : Step(192): len = 458221, overlap = 340.219
PHY-3002 : Step(193): len = 460097, overlap = 341.406
PHY-3002 : Step(194): len = 460816, overlap = 354.906
PHY-3002 : Step(195): len = 460483, overlap = 363.781
PHY-3002 : Step(196): len = 458614, overlap = 363.719
PHY-3002 : Step(197): len = 456723, overlap = 364.344
PHY-3002 : Step(198): len = 454777, overlap = 374.844
PHY-3002 : Step(199): len = 453907, overlap = 373.375
PHY-3002 : Step(200): len = 452956, overlap = 374.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00107725
PHY-3002 : Step(201): len = 453118, overlap = 374.281
PHY-3002 : Step(202): len = 453870, overlap = 373.156
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 188/24961.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586064, over cnt = 2265(6%), over = 17066, worst = 229
PHY-1001 : End global iterations;  0.539257s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (66.6%)

PHY-1001 : Congestion index: top1 = 131.12, top5 = 89.18, top10 = 72.88, top15 = 64.02.
PHY-3001 : End congestion estimation;  0.748250s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (62.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.383948s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (69.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97562e-05
PHY-3002 : Step(203): len = 461951, overlap = 730.688
PHY-3002 : Step(204): len = 469936, overlap = 653.344
PHY-3002 : Step(205): len = 448228, overlap = 554.5
PHY-3002 : Step(206): len = 447172, overlap = 546.5
PHY-3002 : Step(207): len = 430426, overlap = 513.344
PHY-3002 : Step(208): len = 429222, overlap = 508.062
PHY-3002 : Step(209): len = 420119, overlap = 486.531
PHY-3002 : Step(210): len = 419397, overlap = 475.062
PHY-3002 : Step(211): len = 412996, overlap = 463.469
PHY-3002 : Step(212): len = 412437, overlap = 468.094
PHY-3002 : Step(213): len = 411178, overlap = 476.562
PHY-3002 : Step(214): len = 406757, overlap = 482.031
PHY-3002 : Step(215): len = 406261, overlap = 477.5
PHY-3002 : Step(216): len = 400283, overlap = 478.25
PHY-3002 : Step(217): len = 400211, overlap = 476.281
PHY-3002 : Step(218): len = 396771, overlap = 469.375
PHY-3002 : Step(219): len = 396166, overlap = 473.969
PHY-3002 : Step(220): len = 394534, overlap = 465.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.95124e-05
PHY-3002 : Step(221): len = 397283, overlap = 456.844
PHY-3002 : Step(222): len = 398564, overlap = 455.312
PHY-3002 : Step(223): len = 403385, overlap = 437.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119025
PHY-3002 : Step(224): len = 408979, overlap = 422.594
PHY-3002 : Step(225): len = 412006, overlap = 421.188
PHY-3002 : Step(226): len = 422456, overlap = 392.188
PHY-3002 : Step(227): len = 424333, overlap = 382.469
PHY-3002 : Step(228): len = 424530, overlap = 376.344
PHY-3002 : Step(229): len = 424332, overlap = 370.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00023805
PHY-3002 : Step(230): len = 427570, overlap = 352.625
PHY-3002 : Step(231): len = 429062, overlap = 348.719
PHY-3002 : Step(232): len = 432720, overlap = 325.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000422047
PHY-3002 : Step(233): len = 434400, overlap = 333.594
PHY-3002 : Step(234): len = 438945, overlap = 321.531
PHY-3002 : Step(235): len = 446415, overlap = 302.125
PHY-3002 : Step(236): len = 450640, overlap = 290.719
PHY-3002 : Step(237): len = 451576, overlap = 287.156
PHY-3002 : Step(238): len = 450879, overlap = 286.656
PHY-3002 : Step(239): len = 450564, overlap = 287.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000793987
PHY-3002 : Step(240): len = 451842, overlap = 278.688
PHY-3002 : Step(241): len = 452924, overlap = 272.375
PHY-3002 : Step(242): len = 454007, overlap = 270.688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80868, tnet num: 16511, tinst num: 14665, tnode num: 93915, tedge num: 132531.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.034406s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (58.9%)

RUN-1004 : used memory is 538 MB, reserved memory is 521 MB, peak memory is 576 MB
OPT-1001 : Total overflow 834.47 peak overflow 7.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 420/24961.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638720, over cnt = 3105(8%), over = 15660, worst = 72
PHY-1001 : End global iterations;  0.706509s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 79.22, top5 = 63.47, top10 = 56.62, top15 = 52.34.
PHY-1001 : End incremental global routing;  0.914426s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (59.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.427279s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (40.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.625122s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (51.9%)

OPT-1001 : Current memory(MB): used = 556, reserve = 539, peak = 576.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16610/24961.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638720, over cnt = 3105(8%), over = 15660, worst = 72
PHY-1002 : len = 753672, over cnt = 2747(7%), over = 8302, worst = 43
PHY-1002 : len = 861976, over cnt = 972(2%), over = 1720, worst = 27
PHY-1002 : len = 883056, over cnt = 387(1%), over = 575, worst = 10
PHY-1002 : len = 904080, over cnt = 9(0%), over = 15, worst = 3
PHY-1001 : End global iterations;  1.728011s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (76.9%)

PHY-1001 : Congestion index: top1 = 62.91, top5 = 56.75, top10 = 52.83, top15 = 50.23.
OPT-1001 : End congestion update;  1.960331s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (74.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.319948s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (34.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.280429s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 566, reserve = 549, peak = 576.
OPT-1001 : End physical optimization;  5.077291s wall, 3.062500s user + 0.046875s system = 3.109375s CPU (61.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8757 LUT to BLE ...
SYN-4008 : Packed 8757 LUT and 1239 SEQ to BLE.
SYN-4003 : Packing 1613 remaining SEQ's ...
SYN-4005 : Packed 1387 SEQ with LUT/SLICE
SYN-4006 : 6228 single LUT's are left
SYN-4006 : 226 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8983/12583 primitive instances ...
PHY-3001 : End packing;  0.619498s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (22.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7823 instances
RUN-1001 : 3847 mslices, 3847 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 23909 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13236 nets have 2 pins
RUN-1001 : 9120 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7821 instances, 7694 slices, 884 macros(2929 instances: 1939 mslices 990 lslices)
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 463567, Over = 417.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11830/23909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 846680, over cnt = 2297(6%), over = 3788, worst = 9
PHY-1002 : len = 852352, over cnt = 1695(4%), over = 2335, worst = 8
PHY-1002 : len = 867368, over cnt = 826(2%), over = 1087, worst = 5
PHY-1002 : len = 882720, over cnt = 318(0%), over = 386, worst = 4
PHY-1002 : len = 894840, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End global iterations;  1.372794s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (36.4%)

PHY-1001 : Congestion index: top1 = 64.25, top5 = 56.29, top10 = 52.31, top15 = 49.67.
PHY-3001 : End congestion estimation;  1.674971s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (42.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77937, tnet num: 15459, tinst num: 7821, tnode num: 88876, tedge num: 130275.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.239280s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (49.2%)

RUN-1004 : used memory is 595 MB, reserved memory is 580 MB, peak memory is 595 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.723938s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (46.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.34398e-05
PHY-3002 : Step(243): len = 447271, overlap = 433.25
PHY-3002 : Step(244): len = 443484, overlap = 442.5
PHY-3002 : Step(245): len = 435372, overlap = 444.25
PHY-3002 : Step(246): len = 432226, overlap = 450
PHY-3002 : Step(247): len = 425367, overlap = 462.5
PHY-3002 : Step(248): len = 419865, overlap = 485.5
PHY-3002 : Step(249): len = 417249, overlap = 494.5
PHY-3002 : Step(250): len = 413958, overlap = 497.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.68796e-05
PHY-3002 : Step(251): len = 422718, overlap = 474
PHY-3002 : Step(252): len = 426582, overlap = 466
PHY-3002 : Step(253): len = 432193, overlap = 452.75
PHY-3002 : Step(254): len = 434770, overlap = 453.25
PHY-3002 : Step(255): len = 435838, overlap = 449
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.37591e-05
PHY-3002 : Step(256): len = 450212, overlap = 408
PHY-3002 : Step(257): len = 454578, overlap = 401.75
PHY-3002 : Step(258): len = 458755, overlap = 394.75
PHY-3002 : Step(259): len = 460355, overlap = 389.25
PHY-3002 : Step(260): len = 461282, overlap = 385.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000107518
PHY-3002 : Step(261): len = 471528, overlap = 366.25
PHY-3002 : Step(262): len = 477832, overlap = 357.5
PHY-3002 : Step(263): len = 491024, overlap = 339.5
PHY-3002 : Step(264): len = 491765, overlap = 340.75
PHY-3002 : Step(265): len = 490318, overlap = 343.5
PHY-3002 : Step(266): len = 488379, overlap = 344.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.528311s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 697776
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 606/23909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 926600, over cnt = 3495(9%), over = 6384, worst = 8
PHY-1002 : len = 953016, over cnt = 2200(6%), over = 3481, worst = 8
PHY-1002 : len = 976192, over cnt = 1022(2%), over = 1631, worst = 7
PHY-1002 : len = 993792, over cnt = 401(1%), over = 550, worst = 6
PHY-1002 : len = 1.00498e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.576836s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 63.64, top5 = 58.19, top10 = 54.57, top15 = 51.96.
PHY-3001 : End congestion estimation;  2.909216s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (60.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.565827s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (44.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.31829e-05
PHY-3002 : Step(267): len = 600107, overlap = 154.5
PHY-3002 : Step(268): len = 569854, overlap = 202.5
PHY-3002 : Step(269): len = 554979, overlap = 200.25
PHY-3002 : Step(270): len = 543502, overlap = 205
PHY-3002 : Step(271): len = 533950, overlap = 206.75
PHY-3002 : Step(272): len = 523775, overlap = 206
PHY-3002 : Step(273): len = 518528, overlap = 211
PHY-3002 : Step(274): len = 515848, overlap = 205.5
PHY-3002 : Step(275): len = 513682, overlap = 209.25
PHY-3002 : Step(276): len = 513143, overlap = 203
PHY-3002 : Step(277): len = 511998, overlap = 204.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000186366
PHY-3002 : Step(278): len = 521883, overlap = 197
PHY-3002 : Step(279): len = 530876, overlap = 190.75
PHY-3002 : Step(280): len = 534712, overlap = 191.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000372732
PHY-3002 : Step(281): len = 540100, overlap = 185.25
PHY-3002 : Step(282): len = 549694, overlap = 179.75
PHY-3002 : Step(283): len = 555324, overlap = 169.75
PHY-3002 : Step(284): len = 557640, overlap = 168.75
PHY-3002 : Step(285): len = 560590, overlap = 165.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019250s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 622293, Over = 0
PHY-3001 : Spreading special nets. 65 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.045043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 93 instances has been re-located, deltaX = 33, deltaY = 57, maxDist = 2.
PHY-3001 : Final: Len = 624101, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77937, tnet num: 15459, tinst num: 7821, tnode num: 88876, tedge num: 130275.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.342178s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (39.6%)

RUN-1004 : used memory is 591 MB, reserved memory is 576 MB, peak memory is 626 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2475/23909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 865416, over cnt = 3282(9%), over = 5781, worst = 7
PHY-1002 : len = 885344, over cnt = 2223(6%), over = 3379, worst = 7
PHY-1002 : len = 910648, over cnt = 1031(2%), over = 1534, worst = 6
PHY-1002 : len = 927024, over cnt = 243(0%), over = 310, worst = 5
PHY-1002 : len = 933624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.487220s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 60.43, top5 = 55.00, top10 = 51.88, top15 = 49.55.
PHY-1001 : End incremental global routing;  2.809960s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (57.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470145s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (29.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.609660s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (49.8%)

OPT-1001 : Current memory(MB): used = 608, reserve = 595, peak = 626.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14415/23909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 933624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117176s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.3%)

PHY-1001 : Congestion index: top1 = 60.43, top5 = 55.00, top10 = 51.88, top15 = 49.55.
OPT-1001 : End congestion update;  0.416906s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339441s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.8%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.756458s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (41.3%)

OPT-1001 : Current memory(MB): used = 614, reserve = 602, peak = 626.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339723s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14415/23909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 933624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.112320s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (55.6%)

PHY-1001 : Congestion index: top1 = 60.43, top5 = 55.00, top10 = 51.88, top15 = 49.55.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340443s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (59.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.943204s wall, 3.171875s user + 0.031250s system = 3.203125s CPU (46.1%)

RUN-1003 : finish command "place" in  33.561974s wall, 14.156250s user + 0.765625s system = 14.921875s CPU (44.5%)

RUN-1004 : used memory is 575 MB, reserved memory is 560 MB, peak memory is 626 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.398650s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (80.4%)

RUN-1004 : used memory is 575 MB, reserved memory is 561 MB, peak memory is 631 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7823 instances
RUN-1001 : 3847 mslices, 3847 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 23909 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13236 nets have 2 pins
RUN-1001 : 9120 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77937, tnet num: 15459, tinst num: 7821, tnode num: 88876, tedge num: 130275.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.216163s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (50.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 563 MB, peak memory is 631 MB
PHY-1001 : 3847 mslices, 3847 lslices, 101 pads, 18 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 849920, over cnt = 3367(9%), over = 6164, worst = 7
PHY-1002 : len = 877912, over cnt = 2031(5%), over = 3047, worst = 7
PHY-1002 : len = 906936, over cnt = 638(1%), over = 898, worst = 6
PHY-1002 : len = 922328, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 922696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.329478s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (51.0%)

PHY-1001 : Congestion index: top1 = 60.19, top5 = 54.48, top10 = 51.29, top15 = 48.98.
PHY-1001 : End global routing;  2.637037s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (53.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 623, reserve = 614, peak = 631.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sdcard_rd_addr[31] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 897, reserve = 889, peak = 897.
PHY-1001 : End build detailed router design. 3.014108s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (35.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 168640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.974057s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (34.0%)

PHY-1001 : Current memory(MB): used = 932, reserve = 925, peak = 932.
PHY-1001 : End phase 1; 1.979602s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (33.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.94305e+06, over cnt = 2811(0%), over = 2830, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 945, reserve = 937, peak = 945.
PHY-1001 : End initial routed; 27.310491s wall, 12.781250s user + 0.187500s system = 12.968750s CPU (47.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14863(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.053127s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (28.9%)

PHY-1001 : Current memory(MB): used = 961, reserve = 954, peak = 961.
PHY-1001 : End phase 2; 29.363678s wall, 13.375000s user + 0.187500s system = 13.562500s CPU (46.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.94305e+06, over cnt = 2811(0%), over = 2830, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.072947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.84215e+06, over cnt = 1440(0%), over = 1445, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.002280s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (93.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.8277e+06, over cnt = 481(0%), over = 481, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.298237s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (68.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.82633e+06, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.706630s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (48.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.82918e+06, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.360207s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.83043e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.296229s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.83078e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.240091s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.83087e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 7; 0.220969s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (35.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14863(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.086939s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (58.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 718 feed throughs used by 405 nets
PHY-1001 : End commit to database; 1.828441s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (50.4%)

PHY-1001 : Current memory(MB): used = 1062, reserve = 1059, peak = 1062.
PHY-1001 : End phase 3; 9.350647s wall, 5.828125s user + 0.031250s system = 5.859375s CPU (62.7%)

PHY-1003 : Routed, final wirelength = 2.83087e+06
PHY-1001 : Current memory(MB): used = 1067, reserve = 1064, peak = 1067.
PHY-1001 : End export database. 0.051588s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.6%)

PHY-1001 : End detail routing;  44.075921s wall, 21.125000s user + 0.234375s system = 21.359375s CPU (48.5%)

RUN-1003 : finish command "route" in  48.521103s wall, 23.437500s user + 0.234375s system = 23.671875s CPU (48.8%)

RUN-1004 : used memory is 998 MB, reserved memory is 998 MB, peak memory is 1067 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14981   out of  19600   76.43%
#reg                     2944   out of  19600   15.02%
#le                     15203
  #lut only             12259   out of  15203   80.64%
  #reg only               222   out of  15203    1.46%
  #lut&reg               2722   out of  15203   17.90%
#dsp                        3   out of     29   10.34%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2100
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    244
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    175
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               93
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 80
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57
#7        sdclk_syn_6                              GCLK               mslice             u_logic/Glphu6_syn_3387.q0     52
#8        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15203  |14356   |625     |2960    |18      |3       |
|  ISP                               |AHBISP                                      |8199   |7893    |220     |595     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7651   |7537    |76      |268     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1777   |1771    |6       |23      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1795   |1789    |6       |30      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1773   |1767    |6       |27      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |52     |46      |6       |26      |2       |0       |
|    u_demosaic                      |demosaic                                    |447    |267     |132     |254     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |113    |58      |29      |69      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |85     |40      |27      |52      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |102    |69      |33      |64      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |127    |90      |35      |61      |0       |0       |
|    u_gamma                         |gamma                                       |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |6      |6       |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |4      |4       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |60     |60      |0       |26      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |3      |3       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |4      |4       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |28     |28      |0       |27      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |6      |6       |0       |4       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |18     |18      |0       |15      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |552    |444     |102     |278     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |251    |217     |34      |132     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |730    |571     |103     |394     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |381    |265     |60      |260     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |139    |91      |18      |111     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |10     |9       |0       |9       |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |40     |29      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |35     |32      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |142    |98      |18      |116     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |24     |19      |0       |24      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |28     |18      |0       |28      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |32      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |349    |306     |43      |134     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |52     |43      |9       |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |86     |86      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |41     |37      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |100    |82      |18      |42      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |70     |58      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5011   |4939    |56      |1341    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |146    |81      |65      |29      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |395    |258     |79      |212     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |395    |258     |79      |212     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |137    |79      |0       |123     |0       |0       |
|        reg_inst                    |register                                    |137    |79      |0       |123     |0       |0       |
|      trigger_inst                  |trigger                                     |258    |179     |79      |89      |0       |0       |
|        bus_inst                    |bus_top                                     |46     |28      |18      |11      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |46     |28      |18      |11      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |113    |84      |29      |48      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13189  
    #2          2       7907   
    #3          3        634   
    #4          4        579   
    #5        5-10       942   
    #6        11-50      473   
    #7       51-100      29    
    #8       101-500     43    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.808610s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (68.2%)

RUN-1004 : used memory is 999 MB, reserved memory is 1000 MB, peak memory is 1067 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77937, tnet num: 15459, tinst num: 7821, tnode num: 88876, tedge num: 130275.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.215661s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (51.4%)

RUN-1004 : used memory is 1003 MB, reserved memory is 1003 MB, peak memory is 1067 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 8 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdclk_syn_12
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: c71d0ddf2421cdde73347cd8abfffa8df4acdb0e92652eaceb1acd27afa8bb0b -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7821
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23909, pip num: 184334
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 718
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3167 valid insts, and 487142 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100011000101011001110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.329048s wall, 109.031250s user + 1.468750s system = 110.500000s CPU (390.1%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1097 MB, peak memory is 1267 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_161947.log"
