-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity output_result_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_outputs_AWVALID : OUT STD_LOGIC;
    m_axi_outputs_AWREADY : IN STD_LOGIC;
    m_axi_outputs_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_WVALID : OUT STD_LOGIC;
    m_axi_outputs_WREADY : IN STD_LOGIC;
    m_axi_outputs_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_outputs_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_WLAST : OUT STD_LOGIC;
    m_axi_outputs_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_ARVALID : OUT STD_LOGIC;
    m_axi_outputs_ARREADY : IN STD_LOGIC;
    m_axi_outputs_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_RVALID : IN STD_LOGIC;
    m_axi_outputs_RREADY : OUT STD_LOGIC;
    m_axi_outputs_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_outputs_RLAST : IN STD_LOGIC;
    m_axi_outputs_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_BVALID : IN STD_LOGIC;
    m_axi_outputs_BREADY : OUT STD_LOGIC;
    m_axi_outputs_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    outputs_offset_dout : IN STD_LOGIC_VECTOR (30 downto 0);
    outputs_offset_empty_n : IN STD_LOGIC;
    outputs_offset_read : OUT STD_LOGIC;
    outputs_offset_c_dout : IN STD_LOGIC_VECTOR (18 downto 0);
    outputs_offset_c_empty_n : IN STD_LOGIC;
    outputs_offset_c_read : OUT STD_LOGIC;
    output_buffer_0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_0_empty_n : IN STD_LOGIC;
    output_buffer_0_read : OUT STD_LOGIC;
    output_buffer_1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_1_empty_n : IN STD_LOGIC;
    output_buffer_1_read : OUT STD_LOGIC;
    output_buffer_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_2_empty_n : IN STD_LOGIC;
    output_buffer_2_read : OUT STD_LOGIC;
    output_buffer_3_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_3_empty_n : IN STD_LOGIC;
    output_buffer_3_read : OUT STD_LOGIC;
    output_buffer_4_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_4_empty_n : IN STD_LOGIC;
    output_buffer_4_read : OUT STD_LOGIC;
    output_buffer_5_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_5_empty_n : IN STD_LOGIC;
    output_buffer_5_read : OUT STD_LOGIC;
    output_buffer_6_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_6_empty_n : IN STD_LOGIC;
    output_buffer_6_read : OUT STD_LOGIC;
    output_buffer_7_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_7_empty_n : IN STD_LOGIC;
    output_buffer_7_read : OUT STD_LOGIC;
    output_buffer_8_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_8_empty_n : IN STD_LOGIC;
    output_buffer_8_read : OUT STD_LOGIC;
    output_buffer_9_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_9_empty_n : IN STD_LOGIC;
    output_buffer_9_read : OUT STD_LOGIC;
    output_buffer_10_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_10_empty_n : IN STD_LOGIC;
    output_buffer_10_read : OUT STD_LOGIC;
    output_buffer_11_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_11_empty_n : IN STD_LOGIC;
    output_buffer_11_read : OUT STD_LOGIC;
    output_buffer_12_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_12_empty_n : IN STD_LOGIC;
    output_buffer_12_read : OUT STD_LOGIC;
    output_buffer_13_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_13_empty_n : IN STD_LOGIC;
    output_buffer_13_read : OUT STD_LOGIC;
    output_buffer_14_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_14_empty_n : IN STD_LOGIC;
    output_buffer_14_read : OUT STD_LOGIC;
    output_buffer_15_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_15_empty_n : IN STD_LOGIC;
    output_buffer_15_read : OUT STD_LOGIC;
    result_buffer_V_dout : IN STD_LOGIC;
    result_buffer_V_empty_n : IN STD_LOGIC;
    result_buffer_V_read : OUT STD_LOGIC;
    result_c_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_c_V_empty_n : IN STD_LOGIC;
    result_c_V_read : OUT STD_LOGIC;
    result_r_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_r_V_empty_n : IN STD_LOGIC;
    result_r_V_read : OUT STD_LOGIC;
    result_m_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_m_V_empty_n : IN STD_LOGIC;
    result_m_V_read : OUT STD_LOGIC;
    result_n_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_n_V_empty_n : IN STD_LOGIC;
    result_n_V_read : OUT STD_LOGIC;
    cntl_V_din : OUT STD_LOGIC;
    cntl_V_full_n : IN STD_LOGIC;
    cntl_V_write : OUT STD_LOGIC );
end;


architecture behav of output_result_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal outputs_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal outputs_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_268_i_i_i_reg_770 : STD_LOGIC_VECTOR (0 downto 0);
    signal outputs_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal outputs_offset_blk_n : STD_LOGIC;
    signal outputs_offset_c_blk_n : STD_LOGIC;
    signal cntl_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_261_i_i_i_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_546_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_i_i_i_i_reg_380 : STD_LOGIC_VECTOR (4 downto 0);
    signal outputs_offset_cast_s_fu_429_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal outputs_offset_cast_s_reg_684 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal sext_cast_i_i_fu_433_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_cast_i_i_reg_689 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_60_reg_697 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_nbreadreq_fu_180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_reg_709 : STD_LOGIC_VECTOR (31 downto 0);
    signal cLoops_fu_460_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cLoops_reg_715 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal rLoops_fu_479_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal rLoops_reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal mLoops_fu_498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mLoops_reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal base_addr_fu_522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tm_fu_536_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tm_reg_739 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_predicate_op109_write_state5 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal tmp_42_fu_542_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_42_reg_744 : STD_LOGIC_VECTOR (3 downto 0);
    signal tr_divS_fu_559_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tr_divS_reg_754 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal outputs_addr_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_264_i_i_i_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal base_addr_d1_3_fu_593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_268_i_i_i_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_outputs_WREADY : STD_LOGIC;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_608_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal base_addr_d2_3_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal base_addr_d2_3_reg_859 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_sig_ioackin_m_axi_outputs_AWREADY : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal base_addr_d2_reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal tm_0_i_i_i_i_reg_347 : STD_LOGIC_VECTOR (4 downto 0);
    signal base_addr_d2_0_i_i_i_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal tr_divS_0_i_i_i_i_reg_369 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_42_load_i_i_reg_391 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_cast_i_i_fu_583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_outputs_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_m_axi_outputs_WREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_i_i_i_fu_449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_249_i_i_i_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_i_i_i_fu_468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_255_i_i_i_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_i_i_i_fu_487_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_257_i_i_i_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_i_i_fu_516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tm_0_i_cast_i_i_i_fu_527_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tr_divS_0_i_cast_i_i_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_267_cast_i_i_i_fu_565_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_i_i_fu_569_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_5_cast_i_i_fu_574_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sum_i_i_fu_578_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_0_i_cast_i_i_i_fu_599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_323 : BOOLEAN;
    signal ap_condition_837 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_63_fu_546_p1 = ap_const_lv1_0) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_outputs_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    if ((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_0;
                    elsif ((m_axi_outputs_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_outputs_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_outputs_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_837)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                        ap_reg_ioackin_m_axi_outputs_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (m_axi_outputs_WREADY = ap_const_logic_1))) then 
                        ap_reg_ioackin_m_axi_outputs_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_323)) then
                if (((tmp_42_reg_744 = ap_const_lv4_0) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_0_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_1) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_1_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_2) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_2_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_3) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_3_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_4) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_4_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_5) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_5_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_6) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_6_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_7) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_7_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_8) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_8_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_9) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_9_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_A) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_10_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_B) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_11_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_C) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_12_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_D) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_13_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_E) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_14_dout;
                elsif (((tmp_42_reg_744 = ap_const_lv4_F) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= output_buffer_15_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391 <= ap_phi_reg_pp0_iter0_tmp_42_load_i_i_reg_391;
                end if;
            end if; 
        end if;
    end process;

    base_addr_d2_0_i_i_i_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                base_addr_d2_0_i_i_i_reg_358 <= base_addr_d2_3_reg_859;
            elsif ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                base_addr_d2_0_i_i_i_reg_358 <= base_addr_d2_reg_337;
            end if; 
        end if;
    end process;

    base_addr_d2_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_264_i_i_i_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                base_addr_d2_reg_337 <= base_addr_d1_3_fu_593_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                base_addr_d2_reg_337 <= base_addr_fu_522_p2;
            end if; 
        end if;
    end process;

    i_0_i_i_i_i_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_0_i_i_i_i_reg_380 <= i_fu_608_p2;
            elsif (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_0_i_i_i_i_reg_380 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    tm_0_i_i_i_i_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_264_i_i_i_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tm_0_i_i_i_i_reg_347 <= tm_reg_739;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                tm_0_i_i_i_i_reg_347 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    tr_divS_0_i_i_i_i_reg_369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tr_divS_0_i_i_i_i_reg_369 <= tr_divS_reg_754;
            elsif ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tr_divS_0_i_i_i_i_reg_369 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                base_addr_d2_3_reg_859 <= base_addr_d2_3_fu_678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                cLoops_reg_715 <= cLoops_fu_460_p3;
                mLoops_reg_726 <= mLoops_fu_498_p3;
                rLoops_reg_721 <= rLoops_fu_479_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_264_i_i_i_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                outputs_addr_reg_759 <= sum_cast_i_i_fu_583_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((outputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    outputs_offset_cast_s_reg_684(18 downto 0) <= outputs_offset_cast_s_fu_429_p1(18 downto 0);
                    sext_cast_i_i_reg_689(30 downto 0) <= sext_cast_i_i_fu_433_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tm_reg_739 <= tm_fu_536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_268_i_i_i_reg_770 <= tmp_268_i_i_i_fu_603_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_42_reg_744 <= tmp_42_fu_542_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_180_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_60_reg_697 <= result_c_V_dout;
                tmp_61_reg_703 <= result_r_V_dout;
                tmp_62_reg_709 <= result_m_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tr_divS_reg_754 <= tr_divS_fu_559_p2;
            end if;
        end if;
    end process;
    outputs_offset_cast_s_reg_684(32 downto 19) <= "00000000000000";
    sext_cast_i_i_reg_689(33 downto 31) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_outputs_BVALID, outputs_offset_empty_n, outputs_offset_c_empty_n, cntl_V_full_n, ap_CS_fsm_state7, ap_CS_fsm_state14, ap_CS_fsm_state5, tmp_261_i_i_i_fu_531_p2, tmp_63_fu_546_p1, ap_CS_fsm_state3, tmp_nbreadreq_fu_180_p3, ap_predicate_op109_write_state5, ap_CS_fsm_state6, tmp_264_i_i_i_fu_554_p2, tmp_268_i_i_i_fu_603_p2, ap_enable_reg_pp0_iter0, ap_sig_ioackin_m_axi_outputs_AWREADY, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((outputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((tmp_nbreadreq_fu_180_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_63_fu_546_p1 = ap_const_lv1_0) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (tmp_63_fu_546_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((tmp_264_i_i_i_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, outputs_offset_empty_n, outputs_offset_c_empty_n)
    begin
                ap_block_state1 <= ((outputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state5_assign_proc : process(cntl_V_full_n, ap_predicate_op109_write_state5)
    begin
                ap_block_state5 <= ((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(tmp_268_i_i_i_reg_770, ap_sig_ioackin_m_axi_outputs_WREADY)
    begin
                ap_block_state9_io <= ((ap_sig_ioackin_m_axi_outputs_WREADY = ap_const_logic_0) and (tmp_268_i_i_i_reg_770 = ap_const_lv1_1));
    end process;

        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_323_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_323 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_837_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_268_i_i_i_reg_770)
    begin
                ap_condition_837 <= ((tmp_268_i_i_i_reg_770 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state8_assign_proc : process(tmp_268_i_i_i_fu_603_p2)
    begin
        if ((tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, cntl_V_full_n, ap_CS_fsm_state5, tmp_261_i_i_i_fu_531_p2, tmp_63_fu_546_p1, ap_predicate_op109_write_state5)
    begin
        if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_63_fu_546_p1 = ap_const_lv1_0) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_42_load_i_i_reg_391 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op109_write_state5_assign_proc : process(tmp_261_i_i_i_fu_531_p2, tmp_63_fu_546_p1)
    begin
                ap_predicate_op109_write_state5 <= ((tmp_63_fu_546_p1 = ap_const_lv1_0) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(cntl_V_full_n, ap_CS_fsm_state5, tmp_261_i_i_i_fu_531_p2, tmp_63_fu_546_p1, ap_predicate_op109_write_state5)
    begin
        if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_63_fu_546_p1 = ap_const_lv1_0) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_outputs_AWREADY_assign_proc : process(m_axi_outputs_AWREADY, ap_reg_ioackin_m_axi_outputs_AWREADY)
    begin
        if ((ap_reg_ioackin_m_axi_outputs_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_outputs_AWREADY <= m_axi_outputs_AWREADY;
        else 
            ap_sig_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_outputs_WREADY_assign_proc : process(m_axi_outputs_WREADY, ap_reg_ioackin_m_axi_outputs_WREADY)
    begin
        if ((ap_reg_ioackin_m_axi_outputs_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_outputs_WREADY <= m_axi_outputs_WREADY;
        else 
            ap_sig_ioackin_m_axi_outputs_WREADY <= ap_const_logic_1;
        end if; 
    end process;

    base_addr_d1_3_fu_593_p2 <= std_logic_vector(unsigned(base_addr_d2_reg_337) + unsigned(ap_const_lv32_400));
    base_addr_d2_3_fu_678_p2 <= std_logic_vector(signed(base_addr_d2_0_i_i_i_reg_358) + signed(ap_const_lv32_20));
    base_addr_fu_522_p2 <= std_logic_vector(unsigned(tmp1_i_i_fu_516_p2) + unsigned(tmp_60_reg_697));
    cLoops_fu_460_p3 <= 
        ap_const_lv32_10 when (tmp_249_i_i_i_fu_454_p2(0) = '1') else 
        tmp_i_i_i_fu_449_p2;

    cntl_V_blk_n_assign_proc : process(cntl_V_full_n, ap_CS_fsm_state5, tmp_261_i_i_i_fu_531_p2, tmp_63_fu_546_p1)
    begin
        if (((tmp_63_fu_546_p1 = ap_const_lv1_0) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            cntl_V_blk_n <= cntl_V_full_n;
        else 
            cntl_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cntl_V_din <= ap_const_logic_0;

    cntl_V_write_assign_proc : process(cntl_V_full_n, ap_CS_fsm_state5, ap_predicate_op109_write_state5)
    begin
        if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_predicate_op109_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            cntl_V_write <= ap_const_logic_1;
        else 
            cntl_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_0_i_cast_i_i_i_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_i_i_i_reg_380),32));
    i_fu_608_p2 <= std_logic_vector(unsigned(i_0_i_i_i_i_reg_380) + unsigned(ap_const_lv5_1));
    mLoops_fu_498_p3 <= 
        ap_const_lv32_10 when (tmp_257_i_i_i_fu_492_p2(0) = '1') else 
        tmp_256_i_i_i_fu_487_p2;
    m_axi_outputs_ARADDR <= ap_const_lv32_0;
    m_axi_outputs_ARBURST <= ap_const_lv2_0;
    m_axi_outputs_ARCACHE <= ap_const_lv4_0;
    m_axi_outputs_ARID <= ap_const_lv1_0;
    m_axi_outputs_ARLEN <= ap_const_lv32_0;
    m_axi_outputs_ARLOCK <= ap_const_lv2_0;
    m_axi_outputs_ARPROT <= ap_const_lv3_0;
    m_axi_outputs_ARQOS <= ap_const_lv4_0;
    m_axi_outputs_ARREGION <= ap_const_lv4_0;
    m_axi_outputs_ARSIZE <= ap_const_lv3_0;
    m_axi_outputs_ARUSER <= ap_const_lv1_0;
    m_axi_outputs_ARVALID <= ap_const_logic_0;
    m_axi_outputs_AWADDR <= outputs_addr_reg_759;
    m_axi_outputs_AWBURST <= ap_const_lv2_0;
    m_axi_outputs_AWCACHE <= ap_const_lv4_0;
    m_axi_outputs_AWID <= ap_const_lv1_0;
    m_axi_outputs_AWLEN <= cLoops_reg_715;
    m_axi_outputs_AWLOCK <= ap_const_lv2_0;
    m_axi_outputs_AWPROT <= ap_const_lv3_0;
    m_axi_outputs_AWQOS <= ap_const_lv4_0;
    m_axi_outputs_AWREGION <= ap_const_lv4_0;
    m_axi_outputs_AWSIZE <= ap_const_lv3_0;
    m_axi_outputs_AWUSER <= ap_const_lv1_0;

    m_axi_outputs_AWVALID_assign_proc : process(ap_CS_fsm_state7, ap_reg_ioackin_m_axi_outputs_AWREADY)
    begin
        if (((ap_reg_ioackin_m_axi_outputs_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_outputs_AWVALID <= ap_const_logic_1;
        else 
            m_axi_outputs_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_outputs_BREADY_assign_proc : process(m_axi_outputs_BVALID, ap_CS_fsm_state14)
    begin
        if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            m_axi_outputs_BREADY <= ap_const_logic_1;
        else 
            m_axi_outputs_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_outputs_RREADY <= ap_const_logic_0;
    m_axi_outputs_WDATA <= ap_phi_reg_pp0_iter1_tmp_42_load_i_i_reg_391;
    m_axi_outputs_WID <= ap_const_lv1_0;
    m_axi_outputs_WLAST <= ap_const_logic_0;
    m_axi_outputs_WSTRB <= ap_const_lv2_3;
    m_axi_outputs_WUSER <= ap_const_lv1_0;

    m_axi_outputs_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_268_i_i_i_reg_770, ap_reg_ioackin_m_axi_outputs_WREADY, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_reg_ioackin_m_axi_outputs_WREADY = ap_const_logic_0) and (tmp_268_i_i_i_reg_770 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_outputs_WVALID <= ap_const_logic_1;
        else 
            m_axi_outputs_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_0_read_assign_proc : process(output_buffer_0_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((tmp_42_reg_744 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_0_empty_n = ap_const_logic_1))) then 
            output_buffer_0_read <= ap_const_logic_1;
        else 
            output_buffer_0_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_10_read_assign_proc : process(output_buffer_10_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_A) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_10_empty_n = ap_const_logic_1))) then 
            output_buffer_10_read <= ap_const_logic_1;
        else 
            output_buffer_10_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_11_read_assign_proc : process(output_buffer_11_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_B) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_11_empty_n = ap_const_logic_1))) then 
            output_buffer_11_read <= ap_const_logic_1;
        else 
            output_buffer_11_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_12_read_assign_proc : process(output_buffer_12_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_C) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_12_empty_n = ap_const_logic_1))) then 
            output_buffer_12_read <= ap_const_logic_1;
        else 
            output_buffer_12_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_13_read_assign_proc : process(output_buffer_13_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_D) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_13_empty_n = ap_const_logic_1))) then 
            output_buffer_13_read <= ap_const_logic_1;
        else 
            output_buffer_13_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_14_read_assign_proc : process(output_buffer_14_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_E) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_14_empty_n = ap_const_logic_1))) then 
            output_buffer_14_read <= ap_const_logic_1;
        else 
            output_buffer_14_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_15_read_assign_proc : process(output_buffer_15_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_F) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_15_empty_n = ap_const_logic_1))) then 
            output_buffer_15_read <= ap_const_logic_1;
        else 
            output_buffer_15_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_1_read_assign_proc : process(output_buffer_1_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_1) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_1_empty_n = ap_const_logic_1))) then 
            output_buffer_1_read <= ap_const_logic_1;
        else 
            output_buffer_1_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_2_read_assign_proc : process(output_buffer_2_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_2) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_2_empty_n = ap_const_logic_1))) then 
            output_buffer_2_read <= ap_const_logic_1;
        else 
            output_buffer_2_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_3_read_assign_proc : process(output_buffer_3_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_3) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_3_empty_n = ap_const_logic_1))) then 
            output_buffer_3_read <= ap_const_logic_1;
        else 
            output_buffer_3_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_4_read_assign_proc : process(output_buffer_4_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_4) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_4_empty_n = ap_const_logic_1))) then 
            output_buffer_4_read <= ap_const_logic_1;
        else 
            output_buffer_4_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_5_read_assign_proc : process(output_buffer_5_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_5) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_5_empty_n = ap_const_logic_1))) then 
            output_buffer_5_read <= ap_const_logic_1;
        else 
            output_buffer_5_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_6_read_assign_proc : process(output_buffer_6_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_6) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_6_empty_n = ap_const_logic_1))) then 
            output_buffer_6_read <= ap_const_logic_1;
        else 
            output_buffer_6_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_7_read_assign_proc : process(output_buffer_7_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_7) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_7_empty_n = ap_const_logic_1))) then 
            output_buffer_7_read <= ap_const_logic_1;
        else 
            output_buffer_7_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_8_read_assign_proc : process(output_buffer_8_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_8) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_8_empty_n = ap_const_logic_1))) then 
            output_buffer_8_read <= ap_const_logic_1;
        else 
            output_buffer_8_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_9_read_assign_proc : process(output_buffer_9_empty_n, ap_CS_fsm_pp0_stage0, tmp_42_reg_744, tmp_268_i_i_i_fu_603_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_42_reg_744 = ap_const_lv4_9) and (tmp_268_i_i_i_fu_603_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_9_empty_n = ap_const_logic_1))) then 
            output_buffer_9_read <= ap_const_logic_1;
        else 
            output_buffer_9_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_blk_n_AW_assign_proc : process(m_axi_outputs_AWREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outputs_blk_n_AW <= m_axi_outputs_AWREADY;
        else 
            outputs_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    outputs_blk_n_B_assign_proc : process(m_axi_outputs_BVALID, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            outputs_blk_n_B <= m_axi_outputs_BVALID;
        else 
            outputs_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    outputs_blk_n_W_assign_proc : process(m_axi_outputs_WREADY, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_268_i_i_i_reg_770)
    begin
        if (((tmp_268_i_i_i_reg_770 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outputs_blk_n_W <= m_axi_outputs_WREADY;
        else 
            outputs_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    outputs_offset_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_blk_n <= outputs_offset_empty_n;
        else 
            outputs_offset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_offset_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_c_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_c_blk_n <= outputs_offset_c_empty_n;
        else 
            outputs_offset_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_offset_c_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_empty_n, outputs_offset_c_empty_n)
    begin
        if ((not(((outputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_c_read <= ap_const_logic_1;
        else 
            outputs_offset_c_read <= ap_const_logic_0;
        end if; 
    end process;

    outputs_offset_cast_s_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outputs_offset_c_dout),33));

    outputs_offset_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_empty_n, outputs_offset_c_empty_n)
    begin
        if ((not(((outputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_read <= ap_const_logic_1;
        else 
            outputs_offset_read <= ap_const_logic_0;
        end if; 
    end process;

    rLoops_fu_479_p3 <= 
        ap_const_lv32_10 when (tmp_255_i_i_i_fu_473_p2(0) = '1') else 
        tmp_254_i_i_i_fu_468_p2;

    result_buffer_V_read_assign_proc : process(result_buffer_V_empty_n, cntl_V_full_n, ap_CS_fsm_state5, tmp_261_i_i_i_fu_531_p2, ap_predicate_op109_write_state5)
    begin
        if ((not(((ap_predicate_op109_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_261_i_i_i_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (result_buffer_V_empty_n = ap_const_logic_1))) then 
            result_buffer_V_read <= ap_const_logic_1;
        else 
            result_buffer_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_c_V_read_assign_proc : process(result_c_V_empty_n, ap_CS_fsm_state3, tmp_nbreadreq_fu_180_p3)
    begin
        if (((tmp_nbreadreq_fu_180_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (result_c_V_empty_n = ap_const_logic_1))) then 
            result_c_V_read <= ap_const_logic_1;
        else 
            result_c_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_m_V_read_assign_proc : process(result_m_V_empty_n, ap_CS_fsm_state3, tmp_nbreadreq_fu_180_p3)
    begin
        if (((tmp_nbreadreq_fu_180_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (result_m_V_empty_n = ap_const_logic_1))) then 
            result_m_V_read <= ap_const_logic_1;
        else 
            result_m_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_n_V_read_assign_proc : process(result_n_V_empty_n, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (result_n_V_empty_n = ap_const_logic_1))) then 
            result_n_V_read <= ap_const_logic_1;
        else 
            result_n_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_r_V_read_assign_proc : process(result_r_V_empty_n, ap_CS_fsm_state3, tmp_nbreadreq_fu_180_p3)
    begin
        if (((tmp_nbreadreq_fu_180_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (result_r_V_empty_n = ap_const_logic_1))) then 
            result_r_V_read <= ap_const_logic_1;
        else 
            result_r_V_read <= ap_const_logic_0;
        end if; 
    end process;

    sext_cast_i_i_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outputs_offset_dout),34));
        sum_cast_i_i_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_i_i_fu_578_p2),64));

    sum_i_i_fu_578_p2 <= std_logic_vector(unsigned(sext_cast_i_i_reg_689) + unsigned(tmp_5_cast_i_i_fu_574_p1));
    tm_0_i_cast_i_i_i_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tm_0_i_i_i_i_reg_347),32));
    tm_fu_536_p2 <= std_logic_vector(unsigned(tm_0_i_i_i_i_reg_347) + unsigned(ap_const_lv5_1));
    tmp1_i_i_fu_516_p2 <= std_logic_vector(unsigned(tmp_41_fu_511_p2) + unsigned(tmp_40_fu_506_p2));
    tmp_249_i_i_i_fu_454_p2 <= "1" when (signed(tmp_i_i_i_fu_449_p2) > signed(ap_const_lv32_10)) else "0";
    tmp_254_i_i_i_fu_468_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(tmp_61_reg_703));
    tmp_255_i_i_i_fu_473_p2 <= "1" when (signed(tmp_254_i_i_i_fu_468_p2) > signed(ap_const_lv32_10)) else "0";
    tmp_256_i_i_i_fu_487_p2 <= std_logic_vector(unsigned(ap_const_lv32_100) - unsigned(tmp_62_reg_709));
    tmp_257_i_i_i_fu_492_p2 <= "1" when (signed(tmp_256_i_i_i_fu_487_p2) > signed(ap_const_lv32_10)) else "0";
    tmp_261_i_i_i_fu_531_p2 <= "1" when (signed(tm_0_i_cast_i_i_i_fu_527_p1) < signed(mLoops_reg_726)) else "0";
    tmp_264_i_i_i_fu_554_p2 <= "1" when (signed(tr_divS_0_i_cast_i_i_fu_550_p1) < signed(rLoops_reg_721)) else "0";
        tmp_267_cast_i_i_i_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(base_addr_d2_0_i_i_i_reg_358),33));

    tmp_268_i_i_i_fu_603_p2 <= "1" when (signed(i_0_i_cast_i_i_i_fu_599_p1) < signed(cLoops_reg_715)) else "0";
    tmp_40_fu_506_p2 <= std_logic_vector(shift_left(unsigned(tmp_62_reg_709),to_integer(unsigned('0' & ap_const_lv32_A(31-1 downto 0)))));
    tmp_41_fu_511_p2 <= std_logic_vector(shift_left(unsigned(tmp_61_reg_703),to_integer(unsigned('0' & ap_const_lv32_5(31-1 downto 0)))));
    tmp_42_fu_542_p1 <= tm_0_i_i_i_i_reg_347(4 - 1 downto 0);
        tmp_5_cast_i_i_fu_574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_i_fu_569_p2),34));

    tmp_63_fu_546_p1 <= (0=>result_buffer_V_dout, others=>'-');
    tmp_i_i_fu_569_p2 <= std_logic_vector(unsigned(outputs_offset_cast_s_reg_684) + unsigned(tmp_267_cast_i_i_i_fu_565_p1));
    tmp_i_i_i_fu_449_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(tmp_60_reg_697));
    tmp_nbreadreq_fu_180_p3 <= (0=>result_buffer_V_empty_n, others=>'-');
    tr_divS_0_i_cast_i_i_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tr_divS_0_i_i_i_i_reg_369),32));
    tr_divS_fu_559_p2 <= std_logic_vector(unsigned(tr_divS_0_i_i_i_i_reg_369) + unsigned(ap_const_lv5_1));
end behav;
