

================================================================
== Vitis HLS Report for 'omp_reconstruction_Pipeline_mult_theta'
================================================================
* Date:           Sun Nov 23 17:36:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  13.330 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.572 us|  0.572 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mult_theta  |       24|       24|        18|          1|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.14>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_7_reload"   --->   Operation 22 'read' 'b_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%G_inv_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_63_load"   --->   Operation 23 'read' 'G_inv_63_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%G_inv_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_55_load"   --->   Operation 24 'read' 'G_inv_55_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%G_inv_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_47_load"   --->   Operation 25 'read' 'G_inv_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%G_inv_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_39_load"   --->   Operation 26 'read' 'G_inv_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%G_inv_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_31_load"   --->   Operation 27 'read' 'G_inv_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%G_inv_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_23_load"   --->   Operation 28 'read' 'G_inv_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%G_inv_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_15_load"   --->   Operation 29 'read' 'G_inv_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%G_inv_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_7_load"   --->   Operation 30 'read' 'G_inv_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%b_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_6_reload"   --->   Operation 31 'read' 'b_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%G_inv_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_62_load"   --->   Operation 32 'read' 'G_inv_62_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%G_inv_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_54_load"   --->   Operation 33 'read' 'G_inv_54_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%G_inv_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_46_load"   --->   Operation 34 'read' 'G_inv_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%G_inv_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_38_load"   --->   Operation 35 'read' 'G_inv_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%G_inv_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_30_load"   --->   Operation 36 'read' 'G_inv_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%G_inv_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_22_load"   --->   Operation 37 'read' 'G_inv_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%G_inv_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_14_load"   --->   Operation 38 'read' 'G_inv_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%G_inv_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_6_load"   --->   Operation 39 'read' 'G_inv_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_5_reload"   --->   Operation 40 'read' 'b_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%G_inv_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_61_load"   --->   Operation 41 'read' 'G_inv_61_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%G_inv_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_53_load"   --->   Operation 42 'read' 'G_inv_53_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%G_inv_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_45_load"   --->   Operation 43 'read' 'G_inv_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%G_inv_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_37_load"   --->   Operation 44 'read' 'G_inv_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%G_inv_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_29_load"   --->   Operation 45 'read' 'G_inv_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%G_inv_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_21_load"   --->   Operation 46 'read' 'G_inv_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%G_inv_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_13_load"   --->   Operation 47 'read' 'G_inv_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%G_inv_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_5_load"   --->   Operation 48 'read' 'G_inv_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%b_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_4_reload"   --->   Operation 49 'read' 'b_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%G_inv_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_60_load"   --->   Operation 50 'read' 'G_inv_60_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%G_inv_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_52_load"   --->   Operation 51 'read' 'G_inv_52_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%G_inv_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_44_load"   --->   Operation 52 'read' 'G_inv_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%G_inv_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_36_load"   --->   Operation 53 'read' 'G_inv_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%G_inv_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_28_load"   --->   Operation 54 'read' 'G_inv_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%G_inv_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_20_load"   --->   Operation 55 'read' 'G_inv_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%G_inv_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_12_load"   --->   Operation 56 'read' 'G_inv_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%G_inv_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_4_load"   --->   Operation 57 'read' 'G_inv_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%b_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_3_reload"   --->   Operation 58 'read' 'b_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%G_inv_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_59_load"   --->   Operation 59 'read' 'G_inv_59_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%G_inv_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_51_load"   --->   Operation 60 'read' 'G_inv_51_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%G_inv_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_43_load"   --->   Operation 61 'read' 'G_inv_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%G_inv_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_35_load"   --->   Operation 62 'read' 'G_inv_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%G_inv_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_27_load"   --->   Operation 63 'read' 'G_inv_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%G_inv_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_19_load"   --->   Operation 64 'read' 'G_inv_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%G_inv_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_11_load"   --->   Operation 65 'read' 'G_inv_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%G_inv_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_3_load"   --->   Operation 66 'read' 'G_inv_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%b_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_2_reload"   --->   Operation 67 'read' 'b_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%G_inv_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_58_load"   --->   Operation 68 'read' 'G_inv_58_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%G_inv_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_50_load"   --->   Operation 69 'read' 'G_inv_50_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%G_inv_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_42_load"   --->   Operation 70 'read' 'G_inv_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%G_inv_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_34_load"   --->   Operation 71 'read' 'G_inv_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%G_inv_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_26_load"   --->   Operation 72 'read' 'G_inv_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%G_inv_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_18_load"   --->   Operation 73 'read' 'G_inv_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%G_inv_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_10_load"   --->   Operation 74 'read' 'G_inv_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%G_inv_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_2_load"   --->   Operation 75 'read' 'G_inv_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%b_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_1_reload"   --->   Operation 76 'read' 'b_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%G_inv_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_57_load"   --->   Operation 77 'read' 'G_inv_57_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%G_inv_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_49_load"   --->   Operation 78 'read' 'G_inv_49_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%G_inv_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_41_load"   --->   Operation 79 'read' 'G_inv_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%G_inv_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_33_load"   --->   Operation 80 'read' 'G_inv_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%G_inv_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_25_load"   --->   Operation 81 'read' 'G_inv_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%G_inv_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_17_load"   --->   Operation 82 'read' 'G_inv_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%G_inv_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_9_load"   --->   Operation 83 'read' 'G_inv_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%G_inv_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_1_load"   --->   Operation 84 'read' 'G_inv_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%b_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_reload"   --->   Operation 85 'read' 'b_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%G_inv_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_56_load"   --->   Operation 86 'read' 'G_inv_56_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%G_inv_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_48_load"   --->   Operation 87 'read' 'G_inv_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%G_inv_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_40_load"   --->   Operation 88 'read' 'G_inv_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%G_inv_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_32_load"   --->   Operation 89 'read' 'G_inv_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%G_inv_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_24_load"   --->   Operation 90 'read' 'G_inv_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%G_inv_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_16_load"   --->   Operation 91 'read' 'G_inv_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%G_inv_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_8_load"   --->   Operation 92 'read' 'G_inv_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%G_inv_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_load"   --->   Operation 93 'read' 'G_inv_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc199"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [src_omp.cpp:296]   --->   Operation 96 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%icmp_ln294 = icmp_eq  i4 %i_1, i4 8" [src_omp.cpp:294]   --->   Operation 97 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%add_ln294 = add i4 %i_1, i4 1" [src_omp.cpp:294]   --->   Operation 98 'add' 'add_ln294' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %for.inc199.split, void %for.inc218.preheader.exitStub" [src_omp.cpp:294]   --->   Operation 99 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i4 %i_1" [src_omp.cpp:296]   --->   Operation 100 'trunc' 'trunc_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_load_read, i32 %G_inv_8_load_read, i32 %G_inv_16_load_read, i32 %G_inv_24_load_read, i32 %G_inv_32_load_read, i32 %G_inv_40_load_read, i32 %G_inv_48_load_read, i32 %G_inv_56_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 101 'mux' 'tmp_5' <Predicate = (!icmp_ln294)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 102 '%mul1 = fmul i32 %tmp_5, i32 %b_reload_read'
ST_1 : Operation 102 [2/2] (7.10ns)   --->   "%mul1 = fmul i32 %tmp_5, i32 %b_reload_read" [src_omp.cpp:298]   --->   Operation 102 'fmul' 'mul1' <Predicate = (!icmp_ln294)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln294 = store i4 %add_ln294, i4 %i" [src_omp.cpp:294]   --->   Operation 103 'store' 'store_ln294' <Predicate = (!icmp_ln294)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 8.41>
ST_2 : Operation 104 [1/2] (8.41ns)   --->   "%mul1 = fmul i32 %tmp_5, i32 %b_reload_read" [src_omp.cpp:298]   --->   Operation 104 'fmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.6>
ST_3 : [1/1] (1.35ns)   --->   Input mux for Operation 105 '%sum = fadd i32 %mul1, i32 0'
ST_3 : Operation 105 [2/2] (11.3ns)   --->   "%sum = fadd i32 %mul1, i32 0" [src_omp.cpp:298]   --->   Operation 105 'fadd' 'sum' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_1_load_read, i32 %G_inv_9_load_read, i32 %G_inv_17_load_read, i32 %G_inv_25_load_read, i32 %G_inv_33_load_read, i32 %G_inv_41_load_read, i32 %G_inv_49_load_read, i32 %G_inv_57_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 106 'mux' 'tmp_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 107 '%mul198_1 = fmul i32 %tmp_6, i32 %b_1_reload_read'
ST_3 : Operation 107 [2/2] (7.10ns)   --->   "%mul198_1 = fmul i32 %tmp_6, i32 %b_1_reload_read" [src_omp.cpp:298]   --->   Operation 107 'fmul' 'mul198_1' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.6>
ST_4 : Operation 108 [1/2] (12.6ns)   --->   "%sum = fadd i32 %mul1, i32 0" [src_omp.cpp:298]   --->   Operation 108 'fadd' 'sum' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/2] (8.41ns)   --->   "%mul198_1 = fmul i32 %tmp_6, i32 %b_1_reload_read" [src_omp.cpp:298]   --->   Operation 109 'fmul' 'mul198_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.6>
ST_5 : [1/1] (1.35ns)   --->   Input mux for Operation 110 '%sum_1 = fadd i32 %sum, i32 %mul198_1'
ST_5 : Operation 110 [2/2] (11.3ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul198_1" [src_omp.cpp:298]   --->   Operation 110 'fadd' 'sum_1' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.72ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_2_load_read, i32 %G_inv_10_load_read, i32 %G_inv_18_load_read, i32 %G_inv_26_load_read, i32 %G_inv_34_load_read, i32 %G_inv_42_load_read, i32 %G_inv_50_load_read, i32 %G_inv_58_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 111 'mux' 'tmp_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.31ns)   --->   Input mux for Operation 112 '%mul198_2 = fmul i32 %tmp_7, i32 %b_2_reload_read'
ST_5 : Operation 112 [2/2] (7.10ns)   --->   "%mul198_2 = fmul i32 %tmp_7, i32 %b_2_reload_read" [src_omp.cpp:298]   --->   Operation 112 'fmul' 'mul198_2' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.6>
ST_6 : Operation 113 [1/2] (12.6ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul198_1" [src_omp.cpp:298]   --->   Operation 113 'fadd' 'sum_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/2] (8.41ns)   --->   "%mul198_2 = fmul i32 %tmp_7, i32 %b_2_reload_read" [src_omp.cpp:298]   --->   Operation 114 'fmul' 'mul198_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.6>
ST_7 : [1/1] (1.35ns)   --->   Input mux for Operation 115 '%sum_2 = fadd i32 %sum_1, i32 %mul198_2'
ST_7 : Operation 115 [2/2] (11.3ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul198_2" [src_omp.cpp:298]   --->   Operation 115 'fadd' 'sum_2' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.72ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_3_load_read, i32 %G_inv_11_load_read, i32 %G_inv_19_load_read, i32 %G_inv_27_load_read, i32 %G_inv_35_load_read, i32 %G_inv_43_load_read, i32 %G_inv_51_load_read, i32 %G_inv_59_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 116 'mux' 'tmp_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.31ns)   --->   Input mux for Operation 117 '%mul198_3 = fmul i32 %tmp_8, i32 %b_3_reload_read'
ST_7 : Operation 117 [2/2] (7.10ns)   --->   "%mul198_3 = fmul i32 %tmp_8, i32 %b_3_reload_read" [src_omp.cpp:298]   --->   Operation 117 'fmul' 'mul198_3' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.6>
ST_8 : Operation 118 [1/2] (12.6ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul198_2" [src_omp.cpp:298]   --->   Operation 118 'fadd' 'sum_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/2] (8.41ns)   --->   "%mul198_3 = fmul i32 %tmp_8, i32 %b_3_reload_read" [src_omp.cpp:298]   --->   Operation 119 'fmul' 'mul198_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.6>
ST_9 : [1/1] (1.35ns)   --->   Input mux for Operation 120 '%sum_3 = fadd i32 %sum_2, i32 %mul198_3'
ST_9 : Operation 120 [2/2] (11.3ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul198_3" [src_omp.cpp:298]   --->   Operation 120 'fadd' 'sum_3' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.72ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_4_load_read, i32 %G_inv_12_load_read, i32 %G_inv_20_load_read, i32 %G_inv_28_load_read, i32 %G_inv_36_load_read, i32 %G_inv_44_load_read, i32 %G_inv_52_load_read, i32 %G_inv_60_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 121 'mux' 'tmp_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.31ns)   --->   Input mux for Operation 122 '%mul198_4 = fmul i32 %tmp_9, i32 %b_4_reload_read'
ST_9 : Operation 122 [2/2] (7.10ns)   --->   "%mul198_4 = fmul i32 %tmp_9, i32 %b_4_reload_read" [src_omp.cpp:298]   --->   Operation 122 'fmul' 'mul198_4' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.6>
ST_10 : Operation 123 [1/2] (12.6ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul198_3" [src_omp.cpp:298]   --->   Operation 123 'fadd' 'sum_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/2] (8.41ns)   --->   "%mul198_4 = fmul i32 %tmp_9, i32 %b_4_reload_read" [src_omp.cpp:298]   --->   Operation 124 'fmul' 'mul198_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.6>
ST_11 : [1/1] (1.35ns)   --->   Input mux for Operation 125 '%sum_4 = fadd i32 %sum_3, i32 %mul198_4'
ST_11 : Operation 125 [2/2] (11.3ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul198_4" [src_omp.cpp:298]   --->   Operation 125 'fadd' 'sum_4' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_5_load_read, i32 %G_inv_13_load_read, i32 %G_inv_21_load_read, i32 %G_inv_29_load_read, i32 %G_inv_37_load_read, i32 %G_inv_45_load_read, i32 %G_inv_53_load_read, i32 %G_inv_61_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 126 'mux' 'tmp_s' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 127 '%mul198_5 = fmul i32 %tmp_s, i32 %b_5_reload_read'
ST_11 : Operation 127 [2/2] (7.10ns)   --->   "%mul198_5 = fmul i32 %tmp_s, i32 %b_5_reload_read" [src_omp.cpp:298]   --->   Operation 127 'fmul' 'mul198_5' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.6>
ST_12 : Operation 128 [1/2] (12.6ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul198_4" [src_omp.cpp:298]   --->   Operation 128 'fadd' 'sum_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/2] (8.41ns)   --->   "%mul198_5 = fmul i32 %tmp_s, i32 %b_5_reload_read" [src_omp.cpp:298]   --->   Operation 129 'fmul' 'mul198_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.6>
ST_13 : [1/1] (1.35ns)   --->   Input mux for Operation 130 '%sum_5 = fadd i32 %sum_4, i32 %mul198_5'
ST_13 : Operation 130 [2/2] (11.3ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul198_5" [src_omp.cpp:298]   --->   Operation 130 'fadd' 'sum_5' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_6_load_read, i32 %G_inv_14_load_read, i32 %G_inv_22_load_read, i32 %G_inv_30_load_read, i32 %G_inv_38_load_read, i32 %G_inv_46_load_read, i32 %G_inv_54_load_read, i32 %G_inv_62_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 131 'mux' 'tmp_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.31ns)   --->   Input mux for Operation 132 '%mul198_6 = fmul i32 %tmp_1, i32 %b_6_reload_read'
ST_13 : Operation 132 [2/2] (7.10ns)   --->   "%mul198_6 = fmul i32 %tmp_1, i32 %b_6_reload_read" [src_omp.cpp:298]   --->   Operation 132 'fmul' 'mul198_6' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.6>
ST_14 : Operation 133 [1/2] (12.6ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul198_5" [src_omp.cpp:298]   --->   Operation 133 'fadd' 'sum_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/2] (8.41ns)   --->   "%mul198_6 = fmul i32 %tmp_1, i32 %b_6_reload_read" [src_omp.cpp:298]   --->   Operation 134 'fmul' 'mul198_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.6>
ST_15 : [1/1] (1.35ns)   --->   Input mux for Operation 135 '%sum_6 = fadd i32 %sum_5, i32 %mul198_6'
ST_15 : Operation 135 [2/2] (11.3ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul198_6" [src_omp.cpp:298]   --->   Operation 135 'fadd' 'sum_6' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_7_load_read, i32 %G_inv_15_load_read, i32 %G_inv_23_load_read, i32 %G_inv_31_load_read, i32 %G_inv_39_load_read, i32 %G_inv_47_load_read, i32 %G_inv_55_load_read, i32 %G_inv_63_load_read, i3 %trunc_ln296" [src_omp.cpp:298]   --->   Operation 136 'mux' 'tmp_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 137 '%mul198_7 = fmul i32 %tmp_3, i32 %b_7_reload_read'
ST_15 : Operation 137 [2/2] (7.10ns)   --->   "%mul198_7 = fmul i32 %tmp_3, i32 %b_7_reload_read" [src_omp.cpp:298]   --->   Operation 137 'fmul' 'mul198_7' <Predicate = true> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.6>
ST_16 : Operation 138 [1/2] (12.6ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul198_6" [src_omp.cpp:298]   --->   Operation 138 'fadd' 'sum_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/2] (8.41ns)   --->   "%mul198_7 = fmul i32 %tmp_3, i32 %b_7_reload_read" [src_omp.cpp:298]   --->   Operation 139 'fmul' 'mul198_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.6>
ST_17 : [1/1] (1.35ns)   --->   Input mux for Operation 140 '%sum_7 = fadd i32 %sum_6, i32 %mul198_7'
ST_17 : Operation 140 [2/2] (11.3ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul198_7" [src_omp.cpp:298]   --->   Operation 140 'fadd' 'sum_7' <Predicate = true> <Delay = 11.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln294)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 13.3>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i4 %i_1" [src_omp.cpp:294]   --->   Operation 141 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln295 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src_omp.cpp:295]   --->   Operation 142 'specpipeline' 'specpipeline_ln295' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src_omp.cpp:296]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src_omp.cpp:294]   --->   Operation 144 'specloopname' 'specloopname_ln294' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/2] (12.6ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul198_7" [src_omp.cpp:298]   --->   Operation 145 'fadd' 'sum_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln294" [src_omp.cpp:300]   --->   Operation 146 'getelementptr' 'theta_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln300 = store i32 %sum_7, i3 %theta_addr" [src_omp.cpp:300]   --->   Operation 147 'store' 'store_ln300' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln294 = br void %for.inc199" [src_omp.cpp:294]   --->   Operation 148 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 22.000ns, clock uncertainty: 5.940ns.

 <State 1>: 9.140ns
The critical path consists of the following:
	'alloca' operation ('i') [74]  (0.000 ns)
	'load' operation ('i', src_omp.cpp:296) on local variable 'i' [150]  (0.000 ns)
	'mux' operation ('tmp_5', src_omp.cpp:298) [160]  (0.721 ns)
	multiplexor before operation 'fmul' with delay (1.318 ns)
'fmul' operation ('mul1', src_omp.cpp:298) [161]  (7.101 ns)

 <State 2>: 8.419ns
The critical path consists of the following:
	'fmul' operation ('mul1', src_omp.cpp:298) [161]  (8.419 ns)

 <State 3>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [162]  (11.300 ns)

 <State 4>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [162]  (12.653 ns)

 <State 5>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [165]  (11.300 ns)

 <State 6>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [165]  (12.653 ns)

 <State 7>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [168]  (11.300 ns)

 <State 8>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [168]  (12.653 ns)

 <State 9>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [171]  (11.300 ns)

 <State 10>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [171]  (12.653 ns)

 <State 11>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [174]  (11.300 ns)

 <State 12>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [174]  (12.653 ns)

 <State 13>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [177]  (11.300 ns)

 <State 14>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [177]  (12.653 ns)

 <State 15>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [180]  (11.300 ns)

 <State 16>: 12.653ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [180]  (12.653 ns)

 <State 17>: 12.653ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.353 ns)
'fadd' operation ('sum', src_omp.cpp:298) [183]  (11.300 ns)

 <State 18>: 13.330ns
The critical path consists of the following:
	'fadd' operation ('sum', src_omp.cpp:298) [183]  (12.653 ns)
	'store' operation ('store_ln300', src_omp.cpp:300) of variable 'sum', src_omp.cpp:298 on array 'theta' [185]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
