// Seed: 1997162537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = !id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    input wor id_14,
    input uwire id_15,
    input wand id_16,
    output tri1 id_17,
    input tri1 id_18,
    output logic id_19,
    input tri0 id_20,
    input wire id_21,
    input tri0 id_22,
    input wire id_23,
    output wor id_24,
    input wire id_25,
    output tri1 id_26
    , id_31,
    output supply0 id_27,
    input wand id_28,
    output wand id_29
);
  wire id_32;
  module_0(
      id_32, id_32, id_31, id_32
  );
  assign id_26 = {id_0{~id_6}} | id_28;
  wire id_33, id_34;
  always_latch id_19 <= (1'b0);
endmodule
