S.no		Test case link
1. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_01_usability_smk.org][LogicGates_01_usability_smk.org]]
2. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_02_theory_smk.org][LogicGates_02_theory_smk.org]]
3. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_03_selfevaluation_smk.org][LogicGates_03_selfevaluation_smk.org]]
4. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_04_selfevaluation_p1.org][LogicGates_04_selfevaluation_p1.org]]
5. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_05_selfevaluation_p1.org][LogicGates_05_selfevaluation_p1.org]]
6. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_06_selfevaluation_p2.org][LogicGates_06_selfevaluation_p2.org]]
7. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_07_selfevaluation_p2.org][LogicGates_07_selfevaluation_p2.org]]
8. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_08_selfevaluation_p1.org][LogicGates_08_selfevaluation_p1.org]]
9. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_09_selfevaluation_p1.org][LogicGates_09_selfevaluation_p1.org]]
10. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_10_selfevaluation_p1.org][LogicGates_10_selfevaluation_p1.org]]
11. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_11_procedure_smk.org][LogicGates_11_procedure_smk.org]]
12. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_12_simulator_smk.org][LogicGates_12_simulator_smk.org]]
13. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_13_simulator_p1.org][LogicGates_13_simulator_p1.org]]
14. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_14_simulator_p2.org][LogicGates_14_simulator_p2.org]]
15. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_15_simulator_p1.org][LogicGates_15_simulator_p1.org]]
16. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_16_simulator_p2.org][LogicGates_16_simulator_p2.org]]
17. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_17_simulator_p1.org][LogicGates_17_simulator_p1.org]]
18. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_18_simulator_p2.org][LogicGates_18_simulator_p2.org]]
19. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_19_simulator_p1.org][LogicGates_19_simulator_p1.org]]
20. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_20_simulator_p2.org][LogicGates_20_simulator_p2.org]]
21. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_21_assignment_smk.org][LogicGates_21_assignment_smk.org]]
22. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_22_reference_smk.org][LogicGates_22_reference_smk.org]]
23. 	[[https://github.com/Virtual-Labs/digital-vlsi-design-iitg/blob/master/test-cases/integration_test-cases/LogicGates/LogicGates_23_video_smk.org][LogicGates_23_video_smk.org]]
