// Seed: 3423613126
module module_0 (
    input tri0 id_0
);
  wire id_42;
  wire id_43;
  assign id_39 = id_35;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri   id_3,
    output tri0  id_4
);
  module_0 modCall_1 (id_3);
endmodule
module module_2 ();
  wire id_2;
  assign module_0.type_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_5, id_6;
  supply1 id_7;
  id_8 :
  assert property (@(-1 or posedge id_7) -1) id_6 <= 1 != 1;
  else id_5 = 1'b0;
  wire id_9, id_10;
  module_2 modCall_1 ();
endmodule
