simSeconds 0.019141897736999997
simTicks 19141935558.7845
finalTick 25834038371202.457
simFreq 1000001000000.0
hostSeconds 155.03336513999997
hostTickRate 125283114.912725
hostMemory 52642032.37830001
simInsts 110000131.157094
simOps 115801465.79219699
hostInstRate 729269.2616150001
hostOpRate 766688.1329310001
system.clk_domain.clock 1000.0009999999999
system.cpu_clk_domain.clock 500.00049999999993
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandHits::switch_cpus.inst 3805.610446
system.l2.demandHits::switch_cpus.data 95758.91442100001
system.l2.demandHits::total 99564.52486700001
system.l2.overallHits::switch_cpus.inst 3805.610446
system.l2.overallHits::switch_cpus.data 95758.91442100001
system.l2.overallHits::total 99564.52486700001
system.l2.demandMisses::cpu.inst 2.7173930000000004
system.l2.demandMisses::cpu.data 3.948116
system.l2.demandMisses::switch_cpus.inst 1050.6734000000001
system.l2.demandMisses::switch_cpus.data 178277.11704399998
system.l2.demandMisses::total 179327.790444
system.l2.overallMisses::cpu.inst 2.7173930000000004
system.l2.overallMisses::cpu.data 3.948116
system.l2.overallMisses::switch_cpus.inst 1050.6734000000001
system.l2.overallMisses::switch_cpus.data 178277.11704399998
system.l2.overallMisses::total 179327.790444
system.l2.demandMissLatency::switch_cpus.inst 89256689.222
system.l2.demandMissLatency::switch_cpus.data 15966469252.0455
system.l2.demandMissLatency::total 16055725941.2675
system.l2.overallMissLatency::switch_cpus.inst 89256689.222
system.l2.overallMissLatency::switch_cpus.data 15966469252.0455
system.l2.overallMissLatency::total 16055725941.2675
system.l2.demandAccesses::cpu.inst 2.7173930000000004
system.l2.demandAccesses::cpu.data 3.948116
system.l2.demandAccesses::switch_cpus.inst 4856.283846
system.l2.demandAccesses::switch_cpus.data 274036.031465
system.l2.demandAccesses::total 278892.3153109999
system.l2.overallAccesses::cpu.inst 2.7173930000000004
system.l2.overallAccesses::cpu.data 3.948116
system.l2.overallAccesses::switch_cpus.inst 4856.283846
system.l2.overallAccesses::switch_cpus.data 274036.031465
system.l2.overallAccesses::total 278892.3153109999
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 0.8941109999999999
system.l2.demandMissRate::switch_cpus.inst 0.47802312373299993
system.l2.demandMissRate::switch_cpus.data 0.6249724505049999
system.l2.demandMissRate::total 0.619307306857
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 0.8941109999999999
system.l2.overallMissRate::switch_cpus.inst 0.47802312373299993
system.l2.overallMissRate::switch_cpus.data 0.6249724505049999
system.l2.overallMissRate::total 0.619307306857
system.l2.demandAvgMissLatency::switch_cpus.inst 84397.13159422777
system.l2.demandAvgMissLatency::switch_cpus.data 87492.0184032866
system.l2.demandAvgMissLatency::total 87473.13350323307
system.l2.overallAvgMissLatency::switch_cpus.inst 84397.13159422777
system.l2.overallAvgMissLatency::switch_cpus.data 87492.0184032866
system.l2.overallAvgMissLatency::total 87473.13350323307
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 1050.6734000000001
system.l2.demandMshrMisses::switch_cpus.data 178277.11704399998
system.l2.demandMshrMisses::total 179327.790444
system.l2.overallMshrMisses::switch_cpus.inst 1050.6734000000001
system.l2.overallMshrMisses::switch_cpus.data 178277.11704399998
system.l2.overallMshrMisses::total 179327.790444
system.l2.demandMshrMissLatency::switch_cpus.inst 78749391.13543399
system.l2.demandMshrMissLatency::switch_cpus.data 14183696663.333027
system.l2.demandMshrMissLatency::total 14262446054.468462
system.l2.overallMshrMissLatency::switch_cpus.inst 78749391.13543399
system.l2.overallMshrMissLatency::switch_cpus.data 14183696663.333027
system.l2.overallMshrMissLatency::total 14262446054.468462
system.l2.demandMshrMissRate::switch_cpus.inst 0.47802312373299993
system.l2.demandMshrMissRate::switch_cpus.data 0.6249724505049999
system.l2.demandMshrMissRate::total 0.619307306857
system.l2.overallMshrMissRate::switch_cpus.inst 0.47802312373299993
system.l2.overallMshrMissRate::switch_cpus.data 0.6249724505049999
system.l2.overallMshrMissRate::total 0.619307306857
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 74395.97815123216
system.l2.demandAvgMshrMissLatency::switch_cpus.data 77492.00385857145
system.l2.demandAvgMshrMissLatency::total 77473.11498513058
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 74395.97815123216
system.l2.overallAvgMshrMissLatency::switch_cpus.data 77492.00385857145
system.l2.overallAvgMshrMissLatency::total 77473.11498513058
system.l2.replacements 134289.121973
system.l2.InvalidateReq.hits::switch_cpus.data 127.85057700000002
system.l2.InvalidateReq.hits::total 127.85057700000002
system.l2.InvalidateReq.misses::switch_cpus.data 729.78112
system.l2.InvalidateReq.misses::total 729.78112
system.l2.InvalidateReq.accesses::switch_cpus.data 857.6218790000001
system.l2.InvalidateReq.accesses::total 857.6218790000001
system.l2.InvalidateReq.missRate::switch_cpus.data 0.627044790068
system.l2.InvalidateReq.missRate::total 0.627044790068
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 729.78112
system.l2.InvalidateReq.mshrMisses::total 729.78112
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 13894923.434999999
system.l2.InvalidateReq.mshrMissLatency::total 13894923.434999999
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.627044790068
system.l2.InvalidateReq.mshrMissRate::total 0.627044790068
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 17085.43756663158
system.l2.InvalidateReq.avgMshrMissLatency::total 17085.43756663158
system.l2.ReadCleanReq.hits::switch_cpus.inst 3805.610446
system.l2.ReadCleanReq.hits::total 3805.610446
system.l2.ReadCleanReq.misses::cpu.inst 2.7173930000000004
system.l2.ReadCleanReq.misses::switch_cpus.inst 1050.6734000000001
system.l2.ReadCleanReq.misses::total 1050.6734000000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 89256689.222
system.l2.ReadCleanReq.missLatency::total 89256689.222
system.l2.ReadCleanReq.accesses::cpu.inst 2.7173930000000004
system.l2.ReadCleanReq.accesses::switch_cpus.inst 4856.283846
system.l2.ReadCleanReq.accesses::total 4856.283846
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.47802312373299993
system.l2.ReadCleanReq.missRate::total 0.47802312373299993
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 84397.13159422777
system.l2.ReadCleanReq.avgMissLatency::total 84397.13159422777
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1050.6734000000001
system.l2.ReadCleanReq.mshrMisses::total 1050.6734000000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 78749391.13543399
system.l2.ReadCleanReq.mshrMissLatency::total 78749391.13543399
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.47802312373299993
system.l2.ReadCleanReq.mshrMissRate::total 0.47802312373299993
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 74395.97815123216
system.l2.ReadCleanReq.avgMshrMissLatency::total 74395.97815123216
system.l2.ReadExReq.hits::switch_cpus.data 7320.002318
system.l2.ReadExReq.hits::total 7320.002318
system.l2.ReadExReq.misses::cpu.data 1.058908
system.l2.ReadExReq.misses::switch_cpus.data 74951.01600000002
system.l2.ReadExReq.misses::total 74951.01600000002
system.l2.ReadExReq.missLatency::switch_cpus.data 6687771714.3665
system.l2.ReadExReq.missLatency::total 6687771714.3665
system.l2.ReadExReq.accesses::cpu.data 1.058908
system.l2.ReadExReq.accesses::switch_cpus.data 82271.018318
system.l2.ReadExReq.accesses::total 82271.018318
system.l2.ReadExReq.missRate::cpu.data 0.686537
system.l2.ReadExReq.missRate::switch_cpus.data 0.911883666044
system.l2.ReadExReq.missRate::total 0.911883666044
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 89024.82623471848
system.l2.ReadExReq.avgMissLatency::total 89024.82623471848
system.l2.ReadExReq.mshrMisses::switch_cpus.data 74951.01600000002
system.l2.ReadExReq.mshrMisses::total 74951.01600000002
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 5938260187.883741
system.l2.ReadExReq.mshrMissLatency::total 5938260187.883741
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.911883666044
system.l2.ReadExReq.mshrMissRate::total 0.911883666044
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79024.80802196932
system.l2.ReadExReq.avgMshrMissLatency::total 79024.80802196932
system.l2.ReadSharedReq.hits::switch_cpus.data 88438.91210300001
system.l2.ReadSharedReq.hits::total 88438.91210300001
system.l2.ReadSharedReq.misses::cpu.data 2.8892080000000004
system.l2.ReadSharedReq.misses::switch_cpus.data 103326.10104400001
system.l2.ReadSharedReq.misses::total 103326.10104400001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 9278697537.679
system.l2.ReadSharedReq.missLatency::total 9278697537.679
system.l2.ReadSharedReq.accesses::cpu.data 2.8892080000000004
system.l2.ReadSharedReq.accesses::switch_cpus.data 191765.01314700002
system.l2.ReadSharedReq.accesses::total 191765.01314700002
system.l2.ReadSharedReq.missRate::cpu.data 0.8485289999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.5387584889589998
system.l2.ReadSharedReq.missRate::total 0.5387584889589998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 88086.18005192475
system.l2.ReadSharedReq.avgMissLatency::total 88086.18005192475
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 103326.10104400001
system.l2.ReadSharedReq.mshrMisses::total 103326.10104400001
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 8245436475.449287
system.l2.ReadSharedReq.mshrMissLatency::total 8245436475.449287
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.5387584889589998
system.l2.ReadSharedReq.mshrMissRate::total 0.5387584889589998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 78086.16955682223
system.l2.ReadSharedReq.avgMshrMissLatency::total 78086.16955682223
system.l2.UpgradeReq.hits::switch_cpus.data 75.24761400000001
system.l2.UpgradeReq.hits::total 75.24761400000001
system.l2.UpgradeReq.accesses::switch_cpus.data 80.87313800000001
system.l2.UpgradeReq.accesses::total 80.87313800000001
system.l2.WritebackClean.hits::writebacks 3998.8692190000006
system.l2.WritebackClean.hits::total 3998.8692190000006
system.l2.WritebackClean.accesses::writebacks 3998.8692190000006
system.l2.WritebackClean.accesses::total 3998.8692190000006
system.l2.WritebackDirty.hits::writebacks 133329.421307
system.l2.WritebackDirty.hits::total 133329.421307
system.l2.WritebackDirty.accesses::writebacks 133329.421307
system.l2.WritebackDirty.accesses::total 133329.421307
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.l2.tags.tagsInUse 52592.160986544906
system.l2.tags.totalRefs 594131.061725
system.l2.tags.sampledRefs 197404.28727899998
system.l2.tags.avgRefs 3.1493906715740008
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 240.985068100785
system.l2.tags.occupancies::cpu.inst 1.189301713389
system.l2.tags.occupancies::cpu.data 2.5179813233870005
system.l2.tags.occupancies::switch_cpus.inst 464.662619975179
system.l2.tags.occupancies::switch_cpus.data 51882.80601535083
system.l2.tags.avgOccs::writebacks 0.003676999259
system.l2.tags.avgOccs::cpu.inst 1.8120639000000004e-05
system.l2.tags.avgOccs::cpu.data 3.8337387e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.0070902107789999995
system.l2.tags.avgOccs::switch_cpus.data 0.791668853719
system.l2.tags.avgOccs::total 0.8024926353870001
system.l2.tags.occupanciesTaskId::1024 62987.314729000005
system.l2.tags.ageTaskId_1024::0 78.430603
system.l2.tags.ageTaskId_1024::1 686.4132189999999
system.l2.tags.ageTaskId_1024::2 7089.060326999999
system.l2.tags.ageTaskId_1024::3 42753.23272199999
system.l2.tags.ratioOccsTaskId::1024 0.9611101102789998
system.l2.tags.tagAccesses 4649315.828837
system.l2.tags.dataAccesses 4649315.828837
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1050.6734000000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 178276.35828100005
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.0041265244547565
system.mem_ctrls.numReadWriteTurnArounds 3644.06588
system.mem_ctrls.numWriteReadTurnArounds 3644.06588
system.mem_ctrls.numStayReadState 394617.978858
system.mem_ctrls.numStayWriteState 56152.53095700001
system.mem_ctrls.readReqs 179327.790444
system.mem_ctrls.writeReqs 59706.835319
system.mem_ctrls.readBursts 179327.790444
system.mem_ctrls.writeBursts 59706.835319
system.mem_ctrls.servicedByWrQ 0.758763
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.99927923
system.mem_ctrls.avgWrQLen 17.982655079999997
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 179327.790444
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 59706.835319
system.mem_ctrls.rdQLenPdf::0 75837.203703
system.mem_ctrls.rdQLenPdf::1 50615.594025000006
system.mem_ctrls.rdQLenPdf::2 33680.787462
system.mem_ctrls.rdQLenPdf::3 19131.675052
system.mem_ctrls.rdQLenPdf::4 55.96218
system.mem_ctrls.rdQLenPdf::5 5.4986
system.mem_ctrls.rdQLenPdf::6 0.310659
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 1.000001
system.mem_ctrls.wrQLenPdf::1 1.000001
system.mem_ctrls.wrQLenPdf::2 1.000001
system.mem_ctrls.wrQLenPdf::3 1.000001
system.mem_ctrls.wrQLenPdf::4 1.000001
system.mem_ctrls.wrQLenPdf::5 1.000001
system.mem_ctrls.wrQLenPdf::6 1.000001
system.mem_ctrls.wrQLenPdf::7 1.000001
system.mem_ctrls.wrQLenPdf::8 0.9901829999999998
system.mem_ctrls.wrQLenPdf::9 0.9901829999999998
system.mem_ctrls.wrQLenPdf::10 0.9901829999999998
system.mem_ctrls.wrQLenPdf::11 0.9901829999999998
system.mem_ctrls.wrQLenPdf::12 0.9901829999999998
system.mem_ctrls.wrQLenPdf::13 0.9901829999999998
system.mem_ctrls.wrQLenPdf::14 0.9901829999999998
system.mem_ctrls.wrQLenPdf::15 476.642427
system.mem_ctrls.wrQLenPdf::16 490.082126
system.mem_ctrls.wrQLenPdf::17 1273.786106
system.mem_ctrls.wrQLenPdf::18 2365.800394
system.mem_ctrls.wrQLenPdf::19 3360.411803
system.mem_ctrls.wrQLenPdf::20 3796.028619999999
system.mem_ctrls.wrQLenPdf::21 3837.739624
system.mem_ctrls.wrQLenPdf::22 3895.1596559999994
system.mem_ctrls.wrQLenPdf::23 3923.198929999999
system.mem_ctrls.wrQLenPdf::24 3956.1028419999993
system.mem_ctrls.wrQLenPdf::25 3973.596475
system.mem_ctrls.wrQLenPdf::26 3982.394549
system.mem_ctrls.wrQLenPdf::27 4016.2760630000002
system.mem_ctrls.wrQLenPdf::28 4112.329895
system.mem_ctrls.wrQLenPdf::29 4537.566682000001
system.mem_ctrls.wrQLenPdf::30 3913.048255
system.mem_ctrls.wrQLenPdf::31 4020.62122
system.mem_ctrls.wrQLenPdf::32 3694.6885450000004
system.mem_ctrls.wrQLenPdf::33 35.678093
system.mem_ctrls.wrQLenPdf::34 15.697043999999998
system.mem_ctrls.wrQLenPdf::35 6.363246
system.mem_ctrls.wrQLenPdf::36 2.650067
system.mem_ctrls.wrQLenPdf::37 1.909535
system.mem_ctrls.wrQLenPdf::38 1.290321
system.mem_ctrls.wrQLenPdf::39 1.199157
system.mem_ctrls.wrQLenPdf::40 0.52244
system.mem_ctrls.wrQLenPdf::41 0.377279
system.mem_ctrls.wrQLenPdf::42 0.36185100000000003
system.mem_ctrls.wrQLenPdf::43 0.15287499999999998
system.mem_ctrls.wrQLenPdf::44 0.091164
system.mem_ctrls.wrQLenPdf::45 0.091164
system.mem_ctrls.wrQLenPdf::46 0.045582
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 48.560832
system.mem_ctrls.bytesReadSys 11476978.588416
system.mem_ctrls.bytesWrittenSys 3821237.460416
system.mem_ctrls.avgRdBWSys 578026967.4776288
system.mem_ctrls.avgWrBWSys 188796703.1253482
system.mem_ctrls.totGap 19121317685.271
system.mem_ctrls.avgGap 145257.45504801002
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 67243.09760000001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 11409686.929984003
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3353556.1286598607
system.mem_ctrls.requestorReadRate::switch_cpus.data 574670956.2723068
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1050.6734000000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 178277.11704399998
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 35409621.7935
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 6801688904.196751
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 33150.640398439995
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 36126.95457659
system.mem_ctrls.dram.bytesRead::cpu.inst 173.91315200000003
system.mem_ctrls.dram.bytesRead::cpu.data 252.679424
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 67243.09760000001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 11409738.318272
system.mem_ctrls.dram.bytesRead::total 11476981.415872002
system.mem_ctrls.dram.bytesInstRead::cpu.inst 173.91315200000003
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 67243.09760000001
system.mem_ctrls.dram.bytesInstRead::total 67243.09760000001
system.mem_ctrls.dram.numReads::cpu.inst 2.7173930000000004
system.mem_ctrls.dram.numReads::cpu.data 3.948116
system.mem_ctrls.dram.numReads::switch_cpus.inst 1050.6734000000001
system.mem_ctrls.dram.numReads::switch_cpus.data 178277.161223
system.mem_ctrls.dram.numReads::total 179327.83462300003
system.mem_ctrls.dram.bwRead::cpu.inst 90147.13068
system.mem_ctrls.dram.bwRead::cpu.data 132682.29285
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3353556.094284
system.mem_ctrls.dram.bwRead::switch_cpus.data 574673551.028177
system.mem_ctrls.dram.bwRead::total 578027107.183471
system.mem_ctrls.dram.bwInstRead::cpu.inst 90147.13068
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3353556.094284
system.mem_ctrls.dram.bwInstRead::total 3353556.094284
system.mem_ctrls.dram.bwTotal::cpu.inst 90147.13068
system.mem_ctrls.dram.bwTotal::cpu.data 132682.29285
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3353556.094284
system.mem_ctrls.dram.bwTotal::switch_cpus.data 574673551.028177
system.mem_ctrls.dram.bwTotal::total 766823810.197418
system.mem_ctrls.dram.readBursts 179327.03168100002
system.mem_ctrls.dram.writeBursts 59679.516217000004
system.mem_ctrls.dram.perBankRdBursts::0 11231.988718999999
system.mem_ctrls.dram.perBankRdBursts::1 11094.207554000002
system.mem_ctrls.dram.perBankRdBursts::2 11246.020654999998
system.mem_ctrls.dram.perBankRdBursts::3 11475.356874
system.mem_ctrls.dram.perBankRdBursts::4 11348.260974
system.mem_ctrls.dram.perBankRdBursts::5 11345.514165999999
system.mem_ctrls.dram.perBankRdBursts::6 11056.208335
system.mem_ctrls.dram.perBankRdBursts::7 11240.971305
system.mem_ctrls.dram.perBankRdBursts::8 11235.170956
system.mem_ctrls.dram.perBankRdBursts::9 11333.650544999999
system.mem_ctrls.dram.perBankRdBursts::10 11110.220291000001
system.mem_ctrls.dram.perBankRdBursts::11 11244.382736000001
system.mem_ctrls.dram.perBankRdBursts::12 11010.066695000001
system.mem_ctrls.dram.perBankRdBursts::13 11047.039835999998
system.mem_ctrls.dram.perBankRdBursts::14 11057.381460999997
system.mem_ctrls.dram.perBankRdBursts::15 11250.590579000002
system.mem_ctrls.dram.perBankWrBursts::0 3657.662925
system.mem_ctrls.dram.perBankWrBursts::1 3642.1227220000005
system.mem_ctrls.dram.perBankWrBursts::2 3853.189878
system.mem_ctrls.dram.perBankWrBursts::3 3858.72411
system.mem_ctrls.dram.perBankWrBursts::4 3716.5571459999996
system.mem_ctrls.dram.perBankWrBursts::5 3714.9056039999996
system.mem_ctrls.dram.perBankWrBursts::6 3615.1805690000006
system.mem_ctrls.dram.perBankWrBursts::7 3635.470630000001
system.mem_ctrls.dram.perBankWrBursts::8 3770.495165
system.mem_ctrls.dram.perBankWrBursts::9 3773.3648140000005
system.mem_ctrls.dram.perBankWrBursts::10 3745.465788
system.mem_ctrls.dram.perBankWrBursts::11 3783.855302
system.mem_ctrls.dram.perBankWrBursts::12 3699.629558
system.mem_ctrls.dram.perBankWrBursts::13 3726.2922759999997
system.mem_ctrls.dram.perBankWrBursts::14 3708.044899
system.mem_ctrls.dram.perBankWrBursts::15 3778.554831
system.mem_ctrls.dram.totQLat 3474716681.9714994
system.mem_ctrls.dram.totBusLat 896635158.4050001
system.mem_ctrls.dram.totMemAccLat 6837098525.990249
system.mem_ctrls.dram.avgQLat 17358.90236043
system.mem_ctrls.dram.avgBusLat 5000.005000000001
system.mem_ctrls.dram.avgMemAccLat 36108.92111043
system.mem_ctrls.dram.readRowHits 137102.042249
system.mem_ctrls.dram.writeRowHits 38960.177459000006
system.mem_ctrls.dram.readRowHitRate 76.38517823
system.mem_ctrls.dram.writeRowHitRate 71.40621668
system.mem_ctrls.dram.bytesPerActivate::samples 62944.181629
system.mem_ctrls.dram.bytesPerActivate::mean 255.02459632807103
system.mem_ctrls.dram.bytesPerActivate::gmean 171.76744723707503
system.mem_ctrls.dram.bytesPerActivate::stdev 249.188271302131
system.mem_ctrls.dram.bytesPerActivate::0-127 20954.956638
system.mem_ctrls.dram.bytesPerActivate::128-255 20873.801234000002
system.mem_ctrls.dram.bytesPerActivate::256-383 7433.856956999999
system.mem_ctrls.dram.bytesPerActivate::384-511 6618.544217
system.mem_ctrls.dram.bytesPerActivate::512-639 1318.941461
system.mem_ctrls.dram.bytesPerActivate::640-767 1047.155435
system.mem_ctrls.dram.bytesPerActivate::768-895 852.5638570000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 602.459296
system.mem_ctrls.dram.bytesPerActivate::1024-1151 3241.902534
system.mem_ctrls.dram.bytesPerActivate::total 62944.181629
system.mem_ctrls.dram.dramBytesRead 11476930.027584001
system.mem_ctrls.dram.dramBytesWritten 3819489.0378880003
system.mem_ctrls.dram.avgRdBW 578.0245124901239
system.mem_ctrls.dram.avgWrBW 188.70396997253005
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 5.9908772599999995
system.mem_ctrls.dram.busUtilRead 4.51671229
system.mem_ctrls.dram.busUtilWrite 1.4745506600000002
system.mem_ctrls.dram.pageHitRate 74.60997384
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.mem_ctrls.dram.rank0.actEnergy 222686329.33848003
system.mem_ctrls.dram.rank0.preEnergy 118362429.968475
system.mem_ctrls.dram.rank0.readEnergy 642875094.07548
system.mem_ctrls.dram.rank0.writeEnergy 155001706.90848
system.mem_ctrls.dram.rank0.refreshEnergy 1510991471.24328
system.mem_ctrls.dram.rank0.actBackEnergy 6482243114.364871
system.mem_ctrls.dram.rank0.preBackEnergy 1891772203.2230396
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 11023932349.122105
system.mem_ctrls.dram.rank0.averagePower 572.903551422484
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4850181400.1015005
system.mem_ctrls.dram.rank0.pwrStateTime::REF 639167289.02
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 13652586869.663
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 226736173.93812004
system.mem_ctrls.dram.rank1.preEnergy 120510739.31358
system.mem_ctrls.dram.rank1.readEnergy 637519912.12686
system.mem_ctrls.dram.rank1.writeEnergy 156525367.74425998
system.mem_ctrls.dram.rank1.refreshEnergy 1510991471.24328
system.mem_ctrls.dram.rank1.actBackEnergy 6550678767.297721
system.mem_ctrls.dram.rank1.preBackEnergy 1834142179.7006404
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 11037104611.36446
system.mem_ctrls.dram.rank1.averagePower 573.7845404347551
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4699883073.973999
system.mem_ctrls.dram.rank1.pwrStateTime::REF 639167289.02
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 13802885195.7905
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.membus.transDist::ReadResp 104376.774444
system.membus.transDist::ReadExReq 74951.01600000002
system.membus.transDist::ReadExResp 74951.10435800003
system.membus.transDist::ReadSharedReq 104376.774444
system.membus.transDist::InvalidateReq 729.78112
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 491998.2211530001
system.membus.pktCount::total 491998.2211530001
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 15298221.703744
system.membus.pktSize::total 15298221.703744
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 180063.18727
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 180063.18727
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 180063.18727
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.membus.reqLayer0.occupancy 598051188.821
system.membus.reqLayer0.utilization 0.022089700000000004
system.membus.respLayer1.occupancy 943131211.7942499
system.membus.respLayer1.utilization 0.04782610000000001
system.membus.snoop_filter.totRequests 312670.342351
system.membus.snoop_filter.hitSingleRequests 132616.355643
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 38283879.985123
system.switch_cpus.cpi 0.38273531019900003
system.switch_cpus.ipc 2.6488573283940005
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 120655779.08117202
system.switch_cpus.nonSpecInstsAdded 73.869013
system.switch_cpus.instsIssued 118596218.021539
system.switch_cpus.squashedInstsIssued 323753.474527
system.switch_cpus.squashedInstsExamined 15335763.072443001
system.switch_cpus.squashedOperandsExamined 20943306.158667002
system.switch_cpus.squashedNonSpecRemoved 69.248397
system.switch_cpus.numIssuedDist::samples 38189708.424518995
system.switch_cpus.numIssuedDist::mean 3.1304164735030002
system.switch_cpus.numIssuedDist::stdev 2.62196448927
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 9289487.319985999
system.switch_cpus.numIssuedDist::1 4147156.3995240005
system.switch_cpus.numIssuedDist::2 3970931.2644889997
system.switch_cpus.numIssuedDist::3 3077048.697578
system.switch_cpus.numIssuedDist::4 6911367.961861
system.switch_cpus.numIssuedDist::5 3583885.333067001
system.switch_cpus.numIssuedDist::6 3224305.550672
system.switch_cpus.numIssuedDist::7 1703712.1986510002
system.switch_cpus.numIssuedDist::8 1047569.791927
system.switch_cpus.numIssuedDist::9 572927.619018
system.switch_cpus.numIssuedDist::10 463599.02253500005
system.switch_cpus.numIssuedDist::11 106168.52152499999
system.switch_cpus.numIssuedDist::12 91548.74368600002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000012
system.switch_cpus.numIssuedDist::total 38189708.424518995
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 1407604.88712
system.switch_cpus.statFuBusy::IntMult 401982.74049800006
system.switch_cpus.statFuBusy::IntDiv 133779.671311
system.switch_cpus.statFuBusy::FloatAdd 4.701984
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 2.812765
system.switch_cpus.statFuBusy::FloatMultAcc 439.26376100000004
system.switch_cpus.statFuBusy::FloatDiv 6.148666
system.switch_cpus.statFuBusy::FloatMisc 12509.607885000001
system.switch_cpus.statFuBusy::FloatSqrt 1.9586330000000003
system.switch_cpus.statFuBusy::SimdAdd 2365454.164291
system.switch_cpus.statFuBusy::SimdAddAcc 1353311.5282039999
system.switch_cpus.statFuBusy::SimdAlu 2095826.328711
system.switch_cpus.statFuBusy::SimdCmp 1043972.4157209999
system.switch_cpus.statFuBusy::SimdCvt 59.735612
system.switch_cpus.statFuBusy::SimdMisc 595634.543306
system.switch_cpus.statFuBusy::SimdMult 507214.2404250001
system.switch_cpus.statFuBusy::SimdMultAcc 263731.6804
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 954483.9841890001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 3388971.6330950004
system.switch_cpus.statFuBusy::MemWrite 721904.1068879998
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 85845.377007
system.switch_cpus.statIssuedInstType_0::IntAlu 54056439.299498
system.switch_cpus.statIssuedInstType_0::IntMult 1092615.537171
system.switch_cpus.statIssuedInstType_0::IntDiv 31859.390791
system.switch_cpus.statIssuedInstType_0::FloatAdd 17270.220546999997
system.switch_cpus.statIssuedInstType_0::FloatCmp 24.761677000000006
system.switch_cpus.statIssuedInstType_0::FloatCvt 8645.130562999999
system.switch_cpus.statIssuedInstType_0::FloatMult 2601.3883020000003
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 5252.066809000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 33.499353
system.switch_cpus.statIssuedInstType_0::FloatMisc 512298.238757
system.switch_cpus.statIssuedInstType_0::FloatSqrt 3.2678860000000003
system.switch_cpus.statIssuedInstType_0::SimdAdd 9216045.257492
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3054939.3001039997
system.switch_cpus.statIssuedInstType_0::SimdAlu 5766396.395686001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1949975.8180140003
system.switch_cpus.statIssuedInstType_0::SimdCvt 3066.238036
system.switch_cpus.statIssuedInstType_0::SimdMisc 1214629.610287
system.switch_cpus.statIssuedInstType_0::SimdMult 1012928.716427
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 1066007.761317
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2356457.294326
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 2514.915081
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 1.949509
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 1.198458
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.422161
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27583092.091682
system.switch_cpus.statIssuedInstType_0::MemWrite 9557272.874598
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 118596218.021539
system.switch_cpus.issueRate 3.123275084881
system.switch_cpus.fuBusy 15246896.153465
system.switch_cpus.fuBusyRate 0.127357159941
system.switch_cpus.intInstQueueReads 199273188.65577495
system.switch_cpus.intInstQueueWrites 95735890.60464202
system.switch_cpus.intInstQueueWakeupAccesses 75494016.748988
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 91679604.95453402
system.switch_cpus.vecInstQueueWrites 40320268.578619994
system.switch_cpus.vecInstQueueWakeupAccesses 35841207.92339
system.switch_cpus.intAluAccesses 82497580.58084498
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 51259688.217152
system.switch_cpus.numSquashedInsts 544003.509084
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 3005.617346
system.switch_cpus.idleCycles 94171.560604
system.switch_cpus.MemDepUnit__0.insertedLoads 23010986.733684
system.switch_cpus.MemDepUnit__0.insertedStores 10559797.826489998
system.switch_cpus.MemDepUnit__0.conflictingLoads 5168343.153337
system.switch_cpus.MemDepUnit__0.conflictingStores 3854082.391315
system.switch_cpus.MemDepUnit__0.MDPLookups 33570745.04826
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 21369593.917083003
system.switch_cpus.MemDepUnit__0.LFSTWrites 8526722.437183
system.switch_cpus.MemDepUnit__0.hits 9033795.381509
system.switch_cpus.MemDepUnit__0.predictions 33570745.04826
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 685547.554108
system.switch_cpus.branchPred.lookups_0::CallDirect 231653.28116800002
system.switch_cpus.branchPred.lookups_0::CallIndirect 554248.334702
system.switch_cpus.branchPred.lookups_0::DirectCond 7508780.970722999
system.switch_cpus.branchPred.lookups_0::DirectUncond 992468.628248
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 37766.599032000006
system.switch_cpus.branchPred.lookups_0::total 10010465.367980998
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 124428.902689
system.switch_cpus.branchPred.squashes_0::CallDirect 76569.92529900001
system.switch_cpus.branchPred.squashes_0::CallIndirect 148213.43957200003
system.switch_cpus.branchPred.squashes_0::DirectCond 1679184.108843
system.switch_cpus.branchPred.squashes_0::DirectUncond 214977.01758599997
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 12102.061439
system.switch_cpus.branchPred.squashes_0::total 2255475.455428
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 534.084795
system.switch_cpus.branchPred.corrected_0::CallDirect 5156.120655999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 22448.494464999996
system.switch_cpus.branchPred.corrected_0::DirectCond 219078.10062600003
system.switch_cpus.branchPred.corrected_0::DirectUncond 6616.157552999999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 747.677594
system.switch_cpus.branchPred.corrected_0::total 254580.635689
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 561119.07218
system.switch_cpus.branchPred.committed_0::CallDirect 155083.214915
system.switch_cpus.branchPred.committed_0::CallIndirect 406035.353758
system.switch_cpus.branchPred.committed_0::DirectCond 5829607.937681001
system.switch_cpus.branchPred.committed_0::DirectUncond 777493.15976
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 25664.537593000005
system.switch_cpus.branchPred.committed_0::total 7755003.2758869985
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 276.244369
system.switch_cpus.branchPred.mispredicted_0::CallDirect 2299.20971
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 18798.917137
system.switch_cpus.branchPred.mispredicted_0::DirectCond 188229.085816
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3125.982185
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 464.68856500000004
system.switch_cpus.branchPred.mispredicted_0::total 213194.12778200003
system.switch_cpus.branchPred.targetProvider_0::NoTarget 4308117.004654
system.switch_cpus.branchPred.targetProvider_0::BTB 4519752.4022160005
system.switch_cpus.branchPred.targetProvider_0::RAS 685547.554108
system.switch_cpus.branchPred.targetProvider_0::Indirect 497048.40700300003
system.switch_cpus.branchPred.targetProvider_0::total 10010465.367980998
system.switch_cpus.branchPred.targetWrong_0::NoBranch 153076.36548200002
system.switch_cpus.branchPred.targetWrong_0::Return 99051.287974
system.switch_cpus.branchPred.targetWrong_0::CallDirect 534.084795
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1918.897438
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 254580.635689
system.switch_cpus.branchPred.condPredicted 7508780.970722999
system.switch_cpus.branchPred.condPredictedTaken 3384500.2107140003
system.switch_cpus.branchPred.condIncorrect 254580.635689
system.switch_cpus.branchPred.predTakenBTBMiss 29368.371567000002
system.switch_cpus.branchPred.NotTakenMispredicted 155529.34771499998
system.switch_cpus.branchPred.TakenMispredicted 99051.287974
system.switch_cpus.branchPred.BTBLookups 10010465.367980998
system.switch_cpus.branchPred.BTBUpdates 131799.090861
system.switch_cpus.branchPred.BTBHits 6995301.569676001
system.switch_cpus.branchPred.BTBHitRatio 0.6943082868199999
system.switch_cpus.branchPred.BTBMispredicted 32491.180402999995
system.switch_cpus.branchPred.indirectLookups 592014.9337340001
system.switch_cpus.branchPred.indirectHits 497048.40700300003
system.switch_cpus.branchPred.indirectMisses 94966.52673099999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 685547.554108
system.switch_cpus.branchPred.btb.lookups::CallDirect 231653.28116800002
system.switch_cpus.branchPred.btb.lookups::CallIndirect 554248.334702
system.switch_cpus.branchPred.btb.lookups::DirectCond 7508780.970722999
system.switch_cpus.branchPred.btb.lookups::DirectUncond 992468.628248
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 37766.599032000006
system.switch_cpus.branchPred.btb.lookups::total 10010465.367980998
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 685547.554108
system.switch_cpus.branchPred.btb.misses::CallDirect 8683.651869
system.switch_cpus.branchPred.btb.misses::CallIndirect 554248.334702
system.switch_cpus.branchPred.btb.misses::DirectCond 1720907.9404259997
system.switch_cpus.branchPred.btb.misses::DirectUncond 8009.718168000001
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 37766.599032000006
system.switch_cpus.branchPred.btb.misses::total 3015163.798305
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 5156.120655999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 120026.81265200002
system.switch_cpus.branchPred.btb.updates::DirectUncond 6616.157552999999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 131799.090861
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 5156.120655999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 120026.81265200002
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 6616.157552999999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 131799.090861
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.switch_cpus.branchPred.indirectBranchPred.lookups 592014.9337340001
system.switch_cpus.branchPred.indirectBranchPred.hits 497048.40700300003
system.switch_cpus.branchPred.indirectBranchPred.misses 94966.52673099999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 23196.172058999997
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 615211.105793
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 910330.5185589999
system.switch_cpus.branchPred.ras.pops 910330.9189790002
system.switch_cpus.branchPred.ras.squashes 349212.26756000007
system.switch_cpus.branchPred.ras.used 561119.07218
system.switch_cpus.branchPred.ras.correct 560842.8278109999
system.switch_cpus.branchPred.ras.incorrect 276.244369
system.switch_cpus.commit.commitSquashedInsts 15342501.822297001
system.switch_cpus.commit.branchMispredicts 244464.848667
system.switch_cpus.commit.numCommittedDist::samples 36644182.989411
system.switch_cpus.commit.numCommittedDist::mean 2.907120097081
system.switch_cpus.commit.numCommittedDist::stdev 3.791215461787
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 13921533.529483002
system.switch_cpus.commit.numCommittedDist::1 6981679.125384
system.switch_cpus.commit.numCommittedDist::2 2200881.84274
system.switch_cpus.commit.numCommittedDist::3 1621654.4994879998
system.switch_cpus.commit.numCommittedDist::4 3813786.813331
system.switch_cpus.commit.numCommittedDist::5 1271728.8993710002
system.switch_cpus.commit.numCommittedDist::6 1198786.257468
system.switch_cpus.commit.numCommittedDist::7 677057.330675
system.switch_cpus.commit.numCommittedDist::8 545635.0054660001
system.switch_cpus.commit.numCommittedDist::9 276625.684581
system.switch_cpus.commit.numCommittedDist::10 326910.303674
system.switch_cpus.commit.numCommittedDist::11 267373.89723000006
system.switch_cpus.commit.numCommittedDist::12 3540529.8005200005
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000012
system.switch_cpus.commit.numCommittedDist::total 36644182.989411
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 561118.5062610001
system.switch_cpus.commit.committedInstType_0::No_OpClass 83984.808536
system.switch_cpus.commit.committedInstType_0::IntAlu 49460111.424131
system.switch_cpus.commit.committedInstType_0::IntMult 1006761.9446349998
system.switch_cpus.commit.committedInstType_0::IntDiv 31817.521072
system.switch_cpus.commit.committedInstType_0::FloatAdd 17237.87962
system.switch_cpus.commit.committedInstType_0::FloatCmp 15.400443000000001
system.switch_cpus.commit.committedInstType_0::FloatCvt 8503.409118000001
system.switch_cpus.commit.committedInstType_0::FloatMult 2599.142855
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 5249.063290000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 16.533677
system.switch_cpus.commit.committedInstType_0::FloatMisc 498838.008892
system.switch_cpus.commit.committedInstType_0::FloatSqrt 2.9481120000000005
system.switch_cpus.commit.committedInstType_0::SimdAdd 9169292.480689
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3030035.967558
system.switch_cpus.commit.committedInstType_0::SimdAlu 5739534.326491
system.switch_cpus.commit.committedInstType_0::SimdCmp 1939428.0132120003
system.switch_cpus.commit.committedInstType_0::SimdCvt 2939.679229
system.switch_cpus.commit.committedInstType_0::SimdMisc 1190407.480099
system.switch_cpus.commit.committedInstType_0::SimdMult 1005060.7469570002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 1064784.6202220002
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2327617.2717539994
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 2503.6400690000005
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 1.8436190000000003
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 1.1290329999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19629054.759071
system.switch_cpus.commit.committedInstType_0::MemWrite 9129801.594122998
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105345601.63650699
system.switch_cpus.commit.commitEligibleSamples 3540529.8005200005
system.switch_cpus.commitStats0.numInsts 100025561.679271
system.switch_cpus.commitStats0.numOps 105345601.63650699
system.switch_cpus.commitStats0.numInstsNotNOP 100000097.66549201
system.switch_cpus.commitStats0.numOpsNotNOP 105320137.62272799
system.switch_cpus.commitStats0.cpi 0.38273531019900003
system.switch_cpus.commitStats0.ipc 2.6488573283940005
system.switch_cpus.commitStats0.numMemRefs 28758856.353194002
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75347026.660393
system.switch_cpus.commitStats0.numLoadInsts 19629054.759071
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 9129801.594122998
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35443237.498511
system.switch_cpus.commitStats0.committedInstType::No_OpClass 83984.808536
system.switch_cpus.commitStats0.committedInstType::IntAlu 49460111.424131
system.switch_cpus.commitStats0.committedInstType::IntMult 1006761.9446349998
system.switch_cpus.commitStats0.committedInstType::IntDiv 31817.521072
system.switch_cpus.commitStats0.committedInstType::FloatAdd 17237.87962
system.switch_cpus.commitStats0.committedInstType::FloatCmp 15.400443000000001
system.switch_cpus.commitStats0.committedInstType::FloatCvt 8503.409118000001
system.switch_cpus.commitStats0.committedInstType::FloatMult 2599.142855
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 5249.063290000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 16.533677
system.switch_cpus.commitStats0.committedInstType::FloatMisc 498838.008892
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 2.9481120000000005
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9169292.480689
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3030035.967558
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5739534.326491
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1939428.0132120003
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2939.679229
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1190407.480099
system.switch_cpus.commitStats0.committedInstType::SimdMult 1005060.7469570002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 1064784.6202220002
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2327617.2717539994
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 2503.6400690000005
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 1.8436190000000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 1.1290329999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19629054.759071
system.switch_cpus.commitStats0.committedInstType::MemWrite 9129801.594122998
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105345601.63650699
system.switch_cpus.commitStats0.committedControl::IsControl 7755002.530441001
system.switch_cpus.commitStats0.committedControl::IsDirectControl 6762183.674903999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 992818.8555369999
system.switch_cpus.commitStats0.committedControl::IsCondControl 5829607.218181
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1925395.3122600005
system.switch_cpus.commitStats0.committedControl::IsCall 561118.5062610001
system.switch_cpus.commitStats0.committedControl::IsReturn 561119.07218
system.switch_cpus.decode.idleCycles 10870733.939953001
system.switch_cpus.decode.blockedCycles 10036664.711584
system.switch_cpus.decode.runCycles 16248226.535046002
system.switch_cpus.decode.unblockCycles 745911.02107
system.switch_cpus.decode.squashCycles 288172.216866
system.switch_cpus.decode.branchResolved 4405255.340398
system.switch_cpus.decode.branchMispred 12057.139804999999
system.switch_cpus.decode.decodedInsts 124109158.95641099
system.switch_cpus.decode.squashedInsts 33545.14665
system.switch_cpus.executeStats0.numInsts 118052214.02717501
system.switch_cpus.executeStats0.numNop 28019.044410000006
system.switch_cpus.executeStats0.numBranches 8528552.783028001
system.switch_cpus.executeStats0.numLoadInsts 27401269.479821
system.switch_cpus.executeStats0.numStoreInsts 9500157.99437
system.switch_cpus.executeStats0.instRate 3.1095029414360003
system.switch_cpus.executeStats0.numCCRegReads 21753003.819404
system.switch_cpus.executeStats0.numCCRegWrites 21563626.221961003
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 119251835.91371298
system.switch_cpus.executeStats0.numIntRegWrites 56033527.20219501
system.switch_cpus.executeStats0.numMemRefs 36901427.474190995
system.switch_cpus.executeStats0.numMiscRegReads 85175802.132564
system.switch_cpus.executeStats0.numMiscRegWrites 39067.424321
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 153094.998976
system.switch_cpus.executeStats0.numVecPredRegWrites 45614.425789
system.switch_cpus.executeStats0.numVecRegReads 53162912.84831001
system.switch_cpus.executeStats0.numVecRegWrites 33314483.120314993
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 5702348.363327
system.switch_cpus.fetch.cycles 25628505.798479993
system.switch_cpus.fetch.squashCycles 599888.99015
system.switch_cpus.fetch.miscStallCycles 1782.216343
system.switch_cpus.fetch.pendingTrapStallCycles 11417.300650000001
system.switch_cpus.fetch.icacheWaitRetryStallCycles 27.310689
system.switch_cpus.fetch.cacheLines 11987402.080710001
system.switch_cpus.fetch.icacheSquashes 114705.978925
system.switch_cpus.fetch.nisnDist::samples 38189708.424518995
system.switch_cpus.fetch.nisnDist::mean 3.3556309187950006
system.switch_cpus.fetch.nisnDist::stdev 4.448732247001
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 19760631.575335998
system.switch_cpus.fetch.nisnDist::1 1627507.495955
system.switch_cpus.fetch.nisnDist::2 1117035.9563489999
system.switch_cpus.fetch.nisnDist::3 1172300.344482
system.switch_cpus.fetch.nisnDist::4 4162823.3085560002
system.switch_cpus.fetch.nisnDist::5 884136.8042190002
system.switch_cpus.fetch.nisnDist::6 668055.8113770001
system.switch_cpus.fetch.nisnDist::7 1073174.918252
system.switch_cpus.fetch.nisnDist::8 532173.643272
system.switch_cpus.fetch.nisnDist::9 374581.8009009999
system.switch_cpus.fetch.nisnDist::10 920415.9282590003
system.switch_cpus.fetch.nisnDist::11 329700.08382700005
system.switch_cpus.fetch.nisnDist::12 5567170.753733999
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000012
system.switch_cpus.fetch.nisnDist::total 38189708.424518995
system.switch_cpus.fetchStats0.numInsts 120633570.64015399
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 3.176665903585
system.switch_cpus.fetchStats0.numBranches 10010465.367980998
system.switch_cpus.fetchStats0.branchRate 0.262267168896
system.switch_cpus.fetchStats0.icacheStallCycles 12248032.973679
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 288172.216866
system.switch_cpus.iew.blockCycles 4660423.6138309995
system.switch_cpus.iew.unblockCycles 204150.02866699998
system.switch_cpus.iew.dispatchedInsts 120683871.994595
system.switch_cpus.iew.dispSquashedInsts 198482.722329
system.switch_cpus.iew.dispLoadInsts 23010986.733684
system.switch_cpus.iew.dispStoreInsts 10559797.826489998
system.switch_cpus.iew.dispNonSpecInsts 73.869013
system.switch_cpus.iew.iqFullEvents 43796.34337
system.switch_cpus.iew.lsqFullEvents 148499.76009700002
system.switch_cpus.iew.memOrderViolationEvents 65299.572152
system.switch_cpus.iew.predictedTakenIncorrect 110235.239006
system.switch_cpus.iew.predictedNotTakenIncorrect 160064.28413500002
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 270299.523141
system.switch_cpus.iew.instsToCommit 111454975.21082999
system.switch_cpus.iew.writebackCount 111335224.67237797
system.switch_cpus.iew.producerInst 82015868.47872801
system.switch_cpus.iew.consumerInst 134127606.34270298
system.switch_cpus.iew.wbRate 2.940635684697
system.switch_cpus.iew.wbFanout 0.612071224083
system.switch_cpus.lsq0.forwLoads 745655.7352279999
system.switch_cpus.lsq0.squashedLoads 3381926.3217519997
system.switch_cpus.lsq0.ignoredResponses 3986.3338169999997
system.switch_cpus.lsq0.memOrderViolation 65299.572152
system.switch_cpus.lsq0.squashedStores 1429991.3978710002
system.switch_cpus.lsq0.rescheduledLoads 234547.53657799997
system.switch_cpus.lsq0.blockedByCache 173324.194929
system.switch_cpus.lsq0.loadToUse::samples 19601123.672151
system.switch_cpus.lsq0.loadToUse::mean 20.679041535017998
system.switch_cpus.lsq0.loadToUse::stdev 100.36320434605203
system.switch_cpus.lsq0.loadToUse::0-9 18402753.786135998
system.switch_cpus.lsq0.loadToUse::10-19 118942.23395500002
system.switch_cpus.lsq0.loadToUse::20-29 131475.32707399997
system.switch_cpus.lsq0.loadToUse::30-39 44672.142378000004
system.switch_cpus.lsq0.loadToUse::40-49 33310.913075000004
system.switch_cpus.lsq0.loadToUse::50-59 21671.779461
system.switch_cpus.lsq0.loadToUse::60-69 12814.443979
system.switch_cpus.lsq0.loadToUse::70-79 17997.005129
system.switch_cpus.lsq0.loadToUse::80-89 15420.771408
system.switch_cpus.lsq0.loadToUse::90-99 14393.502427000001
system.switch_cpus.lsq0.loadToUse::100-109 15955.085056000004
system.switch_cpus.lsq0.loadToUse::110-119 18012.414743
system.switch_cpus.lsq0.loadToUse::120-129 21576.143962000002
system.switch_cpus.lsq0.loadToUse::130-139 26014.700632
system.switch_cpus.lsq0.loadToUse::140-149 36829.46301100001
system.switch_cpus.lsq0.loadToUse::150-159 22985.236985999996
system.switch_cpus.lsq0.loadToUse::160-169 22920.265367999997
system.switch_cpus.lsq0.loadToUse::170-179 28883.628178
system.switch_cpus.lsq0.loadToUse::180-189 20119.527540000003
system.switch_cpus.lsq0.loadToUse::190-199 20702.579090000003
system.switch_cpus.lsq0.loadToUse::200-209 23120.281458
system.switch_cpus.lsq0.loadToUse::210-219 12687.184802999998
system.switch_cpus.lsq0.loadToUse::220-229 8948.953717
system.switch_cpus.lsq0.loadToUse::230-239 7757.488432
system.switch_cpus.lsq0.loadToUse::240-249 8990.991906000001
system.switch_cpus.lsq0.loadToUse::250-259 11664.545329000002
system.switch_cpus.lsq0.loadToUse::260-269 15940.164546000002
system.switch_cpus.lsq0.loadToUse::270-279 22660.888565
system.switch_cpus.lsq0.loadToUse::280-289 25410.805633000004
system.switch_cpus.lsq0.loadToUse::290-299 20305.581471999998
system.switch_cpus.lsq0.loadToUse::overflows 396185.836702
system.switch_cpus.lsq0.loadToUse::min_value 1.262974
system.switch_cpus.lsq0.loadToUse::max_value 6701.789685
system.switch_cpus.lsq0.loadToUse::total 19601123.672151
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 19141935558.7845
system.switch_cpus.rename.squashCycles 288172.216866
system.switch_cpus.rename.idleCycles 11229682.979767999
system.switch_cpus.rename.blockCycles 6067146.83966
system.switch_cpus.rename.serializeStallCycles 57339.37461900001
system.switch_cpus.rename.runCycles 16587450.704316
system.switch_cpus.rename.unblockCycles 3959916.3092900002
system.switch_cpus.rename.renamedInsts 122938515.406504
system.switch_cpus.rename.ROBFullEvents 26895.183231
system.switch_cpus.rename.IQFullEvents 2043572.0797030001
system.switch_cpus.rename.LQFullEvents 243347.94777600004
system.switch_cpus.rename.SQFullEvents 1543725.7689660003
system.switch_cpus.rename.renamedOperands 129072677.26302
system.switch_cpus.rename.lookups 290239335.746547
system.switch_cpus.rename.intLookups 126007401.16308498
system.switch_cpus.rename.vecLookups 56195029.84278999
system.switch_cpus.rename.vecPredLookups 92502.967228
system.switch_cpus.rename.committedMaps 110034279.39811598
system.switch_cpus.rename.undoneMaps 19038474.146483004
system.switch_cpus.rename.serializing 682.013518
system.switch_cpus.rename.tempSerializing 7.384989999999999
system.switch_cpus.rename.skidInsts 5099107.765209999
system.switch_cpus.rob.reads 153791688.30181998
system.switch_cpus.rob.writes 242932144.167691
system.switch_cpus.rob.squashedLoads 3807637.1285849996
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1603942.7136209998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000097.66549201
system.switch_cpus.thread_0.numOps 105320137.62272799
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 196702.126654
system.tol2bus.transDist::WritebackDirty 193036.25662600002
system.tol2bus.transDist::WritebackClean 4000.0291130000005
system.tol2bus.transDist::CleanEvict 216129.74833899998
system.tol2bus.transDist::UpgradeReq 80.87313800000001
system.tol2bus.transDist::UpgradeResp 80.87313800000001
system.tol2bus.transDist::ReadExReq 82271.018318
system.tol2bus.transDist::ReadExResp 82271.150855
system.tol2bus.transDist::ReadCleanReq 4937.180127
system.tol2bus.transDist::ReadSharedReq 191765.01314700002
system.tol2bus.transDist::InvalidateReq 857.6218790000001
system.tol2bus.transDist::InvalidateResp 857.6218790000001
system.tol2bus.pktCount::total 838619.436051
system.tol2bus.pktSize::total 26638197.225472003
system.tol2bus.snoops 134370.01825400002
system.tol2bus.snoopTraffic 3826414.8224
system.tol2bus.snoopFanout::samples 414200.799128
system.tol2bus.snoopFanout::mean 0.004642193133
system.tol2bus.snoopFanout::stdev 0.06592138894999999
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 412018.382313
system.tol2bus.snoopFanout::1 2179.128593
system.tol2bus.snoopFanout::2 3.288222
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.5448819999999999
system.tol2bus.snoopFanout::total 414200.799128
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19141935558.7845
system.tol2bus.reqLayer0.occupancy 416723745.0500001
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 7410833.332922
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 411525893.45122796
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 558788.58926
system.tol2bus.snoop_filter.hitSingleRequests 278888.692628
system.tol2bus.snoop_filter.hitMultiRequests 463.07542800000004
system.tol2bus.snoop_filter.totSnoops 1708.7677409999997
system.tol2bus.snoop_filter.hitSingleSnoops 1705.479519
system.tol2bus.snoop_filter.hitMultiSnoops 3.288222
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 59706.835319
system.l2.writebacks::total 59706.835319
system.l2.CleanEvict.mshrMisses::writebacks 12.607296999999999
system.l2.CleanEvict.mshrMisses::total 12.607296999999999
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.UpgradeReq.misses::switch_cpus.data 5.6255239999999995
system.l2.UpgradeReq.misses::total 5.6255239999999995
system.l2.UpgradeReq.missRate::switch_cpus.data 0.041972469845
system.l2.UpgradeReq.missRate::total 0.041972469845
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 5.6255239999999995
system.l2.UpgradeReq.mshrMisses::total 5.6255239999999995
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 112697.71950000002
system.l2.UpgradeReq.mshrMissLatency::total 112697.71950000002
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.041972469845
system.l2.UpgradeReq.mshrMissRate::total 0.041972469845
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 10110.84479055389
system.l2.UpgradeReq.avgMshrMissLatency::total 10110.84479055389
system.l2.tags.ageTaskId_1024::4 12429.322178000002
system.mem_ctrls.avgPriority_writebacks::samples 59706.835319
system.mem_ctrls.rdPerTurnAround::samples 3644.06588
system.mem_ctrls.rdPerTurnAround::mean 707.3574352647671
system.mem_ctrls.rdPerTurnAround::gmean 94.07793201163099
system.mem_ctrls.rdPerTurnAround::stdev 3343.158536331916
system.mem_ctrls.rdPerTurnAround::0-2047 3641.9094950000003
system.mem_ctrls.rdPerTurnAround::2048-4095 0.9691469999999999
system.mem_ctrls.rdPerTurnAround::47104-49151 0.224404
system.mem_ctrls.rdPerTurnAround::total 3644.06588
system.mem_ctrls.wrPerTurnAround::samples 3644.06588
system.mem_ctrls.wrPerTurnAround::mean 16.419311363515003
system.mem_ctrls.wrPerTurnAround::gmean 16.386884461864998
system.mem_ctrls.wrPerTurnAround::stdev 1.0694242365620001
system.mem_ctrls.wrPerTurnAround::16 3133.2271059999994
system.mem_ctrls.wrPerTurnAround::17 21.964934
system.mem_ctrls.wrPerTurnAround::18 258.22872900000004
system.mem_ctrls.wrPerTurnAround::19 127.09466800000001
system.mem_ctrls.wrPerTurnAround::20 67.10937700000001
system.mem_ctrls.wrPerTurnAround::21 33.687909
system.mem_ctrls.wrPerTurnAround::22 1.7819090000000002
system.mem_ctrls.wrPerTurnAround::23 0.6556810000000001
system.mem_ctrls.wrPerTurnAround::total 3644.06588
system.mem_ctrls.requestorWriteBytes::writebacks 3819489.0378880003
system.mem_ctrls.requestorWriteRate::writebacks 188703969.86160022
system.mem_ctrls.requestorWriteAccesses::writebacks 59706.835319
system.mem_ctrls.requestorWriteTotalLat::writebacks 335391125490.8712
system.mem_ctrls.requestorWriteAvgLat::writebacks 78887634.09127527
system.mem_ctrls.dram.bytesWritten::writebacks 3821237.460416
system.mem_ctrls.dram.bytesWritten::total 3821237.460416
system.mem_ctrls.dram.numWrites::writebacks 59706.835319
system.mem_ctrls.dram.numWrites::total 59706.835319
system.mem_ctrls.dram.bwWrite::writebacks 188796703.08056596
system.mem_ctrls.dram.bwWrite::total 188796703.08056596
system.mem_ctrls.dram.bwTotal::writebacks 188796703.08056596
system.membus.transDist::WritebackDirty 59706.835319
system.membus.transDist::CleanEvict 72900.31976200001
system.membus.transDist::UpgradeReq 5.6255239999999995
system.switch_cpus.commit.commitNonSpecStalls 4.620616
system.switch_cpus.rename.fullRegistersEvents 3.3632720000000003
system.switch_cpus.rename.matLookups 2.0904680000000004
system.mem_ctrls.rdPerTurnAround::40960-43007 0.123422
system.mem_ctrls.wrPerTurnAround::24 0.24263600000000002
system.mem_ctrls.wrPerTurnAround::25 0.072931
system.mem_ctrls.rdPerTurnAround::12288-14335 0.031557
system.mem_ctrls.rdPerTurnAround::45056-47103 0.100982
system.mem_ctrls.rdPerTurnAround::49152-51199 0.12202
system.mem_ctrls.rdPerTurnAround::43008-45055 0.09256700000000001
system.mem_ctrls.rdPerTurnAround::55296-57343 0.06662
system.mem_ctrls.rdPerTurnAround::51200-53247 0.26016799999999995
system.mem_ctrls.rdPerTurnAround::4096-6143 0.165498
system.l2.UpgradeReq.missLatency::switch_cpus.data 4234.925
system.l2.UpgradeReq.missLatency::total 4234.925
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 2117.4625
system.l2.UpgradeReq.avgMissLatency::total 2117.4625
CPI 0.3828384259501977
