/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2023 MediaTek Inc.
 */

#ifndef SMMU_REG_H
#define SMMU_REG_H

//=====================================================
//SMMU wrapper all register definition
//=====================================================
#define SMMU_TBU_REG_NUM	(40)

#define SMMU_GLB_CTL0		0x000
#define SMMU_GLB_CTL1		0x004
#define SMMU_GLB_CTL2		0x008
#define SMMU_GLB_CTL3		0x00C
#define SMMU_GLB_CTL4		0x010

#define SMMU_GLB_MON0		0x050
#define SMMU_GLB_MON1		0x054
#define SMMU_GLB_MON2		0x058
#define SMMU_GLB_MON3		0x05C
#define SMMU_GLB_MON4		0x060

#define SMMU_PMU_CTL0		0x070
#define SMMU_PMU_MON0		0x074
#define SMMU_LMU_CTL0		0x078

#define SMMU_IRQ_NS_STA		0x080
#define SMMU_IRQ_NS_ACK		0x084
#define SMMU_IRQ_NS_ACK_CNT	0x0088
#define SMMU_IRQ_NS_DIS		0x08C

#define SMMU_IRQ_S_STA		0x090
#define SMMU_IRQ_S_ACK		0x094
#define SMMU_IRQ_S_ACK_CNT	0x0098
#define SMMU_IRQ_S_DIS		0x09C

#define SMMU_IRQ_NS_CNT		0x100

#define SMMU_IRQ_S_CNT		0x180

#define SMMU_TCU_CTL0		0x200
#define SMMU_TCU_CTL1		0x204
#define SMMU_TCU_CTL2		0x208
#define SMMU_TCU_CTL3		0x20C
#define SMMU_TCU_CTL4		0x210
#define SMMU_TCU_CTL5		0x214
#define SMMU_TCU_CTL6		0x218
#define SMMU_TCU_CTL7		0x21C
#define SMMU_TCU_CTL8		0x220

#define SMMU_TCU_MON0		0x240
#define SMMU_TCU_MON1		0x244
#define SMMU_TCU_MON2		0x248
#define SMMU_TCU_MON3		0x24C
#define SMMU_TCU_MON4		0x250
#define SMMU_TCU_MON5		0x254
#define SMMU_TCU_MON6		0x258
#define SMMU_TCU_MON7		0x25C

#define SMMU_TCU_DBG0		0x280
#define SMMU_TCU_DBG1		0x284
#define SMMU_TCU_DBG2		0x288
#define SMMU_TCU_DBG3		0x28C
#define SMMU_TCU_DBG4		0x290

#define SMMU_TBU0_CTL0		0x300
#define SMMU_TBU0_CTL1		0x304
#define SMMU_TBU0_CTL2		0x308
#define SMMU_TBU0_CTL3		0x30C
#define SMMU_TBU0_CTL4		0x310
#define SMMU_TBU0_CTL5		0x314
#define SMMU_TBU0_CTL6		0x318
#define SMMU_TBU0_CTL7		0x31C

#define SMMU_TBU0_MON0		0x330
#define SMMU_TBU0_MON1		0x334
#define SMMU_TBU0_MON2		0x338
#define SMMU_TBU0_MON3		0x33C
#define SMMU_TBU0_MON4		0x340
#define SMMU_TBU0_MON5		0x344
#define SMMU_TBU0_MON6		0x348
#define SMMU_TBU0_MON7		0x34C
#define SMMU_TBU0_MON8		0x350
#define SMMU_TBU0_MON9		0x354
#define SMMU_TBU0_MON10		0x358

#define SMMU_TBU0_DBG0		0x360
#define SMMU_TBU0_DBG1		0x364
#define SMMU_TBU0_DBG2		0x368
#define SMMU_TBU0_DBG3		0x36C
#define SMMU_TBU0_DBG4		0x370
#define SMMU_TBU0_DBG5		0x374

#define SMMU_TBU0_RTFM0		0x380
#define SMMU_TBU0_RTFM1		0x384
#define SMMU_TBU0_RTFM2		0x388

#define SMMU_TBU0_WTFM0		0x390
#define SMMU_TBU0_WTFM1		0x394
#define SMMU_TBU0_WTFM2		0x398

#define SMMU_TBU0_MOGC		0x3A0

#define SMMU_TBU0_MOGL0		0x3B0
#define SMMU_TBU0_MOGH0		0x3B4
#define SMMU_TBU0_MOGL1		0x3B8
#define SMMU_TBU0_MOGH1		0x3BC
#define SMMU_TBU0_MOGL2		0x3C0
#define SMMU_TBU0_MOGH2		0x3C4
#define SMMU_TBU0_MOGL3		0x3C8
#define SMMU_TBU0_MOGH3		0x3CC

#define SMMU_TBU1_CTL0		0x400
#define SMMU_TBU1_CTL1		0x404
#define SMMU_TBU1_CTL2		0x408
#define SMMU_TBU1_CTL3		0x40C
#define SMMU_TBU1_CTL4		0x410
#define SMMU_TBU1_CTL5		0x414
#define SMMU_TBU1_CTL6		0x418
#define SMMU_TBU1_CTL7		0x41C

#define SMMU_TBU1_MON0		0x430
#define SMMU_TBU1_MON1		0x434
#define SMMU_TBU1_MON2		0x438
#define SMMU_TBU1_MON3		0x43C
#define SMMU_TBU1_MON4		0x440
#define SMMU_TBU1_MON5		0x444
#define SMMU_TBU1_MON6		0x448
#define SMMU_TBU1_MON7		0x44C
#define SMMU_TBU1_MON8		0x450
#define SMMU_TBU1_MON9		0x454
#define SMMU_TBU1_MON10		0x458

#define SMMU_TBU1_DBG0		0x460
#define SMMU_TBU1_DBG1		0x464
#define SMMU_TBU1_DBG2		0x468
#define SMMU_TBU1_DBG3		0x46C
#define SMMU_TBU1_DBG4		0x470
#define SMMU_TBU1_DBG5		0x474

#define SMMU_TBU1_RTFM0		0x480
#define SMMU_TBU1_RTFM1		0x484
#define SMMU_TBU1_RTFM2		0x488

#define SMMU_TBU1_WTFM0		0x490
#define SMMU_TBU1_WTFM1		0x494
#define SMMU_TBU1_WTFM2		0x498

#define SMMU_TBU1_MOGC		0x4A0

#define SMMU_TBU1_MOGL0		0x4B0
#define SMMU_TBU1_MOGH0		0x4B4
#define SMMU_TBU1_MOGL1		0x4B8
#define SMMU_TBU1_MOGH1		0x4BC
#define SMMU_TBU1_MOGL2		0x4C0
#define SMMU_TBU1_MOGH2		0x4C4
#define SMMU_TBU1_MOGL3		0x4C8
#define SMMU_TBU1_MOGH3		0x4CC

#define SMMU_TBU2_CTL0		0x500
#define SMMU_TBU2_CTL1		0x504
#define SMMU_TBU2_CTL2		0x508
#define SMMU_TBU2_CTL3		0x50C
#define SMMU_TBU2_CTL4		0x510
#define SMMU_TBU2_CTL5		0x514
#define SMMU_TBU2_CTL6		0x518
#define SMMU_TBU2_CTL7		0x51C

#define SMMU_TBU2_MON0		0x530
#define SMMU_TBU2_MON1		0x534
#define SMMU_TBU2_MON2		0x538
#define SMMU_TBU2_MON3		0x53C
#define SMMU_TBU2_MON4		0x540
#define SMMU_TBU2_MON5		0x544
#define SMMU_TBU2_MON6		0x548
#define SMMU_TBU2_MON7		0x54C
#define SMMU_TBU2_MON8		0x550
#define SMMU_TBU2_MON9		0x554
#define SMMU_TBU2_MON10		0x558

#define SMMU_TBU2_DBG0		0x560
#define SMMU_TBU2_DBG1		0x564
#define SMMU_TBU2_DBG2		0x568
#define SMMU_TBU2_DBG3		0x56C
#define SMMU_TBU2_DBG4		0x570
#define SMMU_TBU2_DBG5		0x574

#define SMMU_TBU2_RTFM0		0x580
#define SMMU_TBU2_RTFM1		0x584
#define SMMU_TBU2_RTFM2		0x588

#define SMMU_TBU2_WTFM0		0x590
#define SMMU_TBU2_WTFM1		0x594
#define SMMU_TBU2_WTFM2		0x598

#define SMMU_TBU2_MOGC		0x5A0

#define SMMU_TBU2_MOGL0		0x5B0
#define SMMU_TBU2_MOGH0		0x5B4
#define SMMU_TBU2_MOGL1		0x5B8
#define SMMU_TBU2_MOGH1		0x5BC
#define SMMU_TBU2_MOGL2		0x5C0
#define SMMU_TBU2_MOGH2		0x5C4
#define SMMU_TBU2_MOGL3		0x5C8
#define SMMU_TBU2_MOGH3		0x5CC

#define SMMU_TBU3_CTL0		0x600
#define SMMU_TBU3_CTL1		0x604
#define SMMU_TBU3_CTL2		0x608
#define SMMU_TBU3_CTL3		0x60C
#define SMMU_TBU3_CTL4		0x610
#define SMMU_TBU3_CTL5		0x614
#define SMMU_TBU3_CTL6		0x618
#define SMMU_TBU3_CTL7		0x61C

#define SMMU_TBU3_MON0		0x630
#define SMMU_TBU3_MON1		0x634
#define SMMU_TBU3_MON2		0x638
#define SMMU_TBU3_MON3		0x63C
#define SMMU_TBU3_MON4		0x640
#define SMMU_TBU3_MON5		0x644
#define SMMU_TBU3_MON6		0x648
#define SMMU_TBU3_MON7		0x64C
#define SMMU_TBU3_MON8		0x650
#define SMMU_TBU3_MON9		0x654
#define SMMU_TBU3_MON10		0x658

#define SMMU_TBU3_DBG0		0x660
#define SMMU_TBU3_DBG1		0x664
#define SMMU_TBU3_DBG2		0x668
#define SMMU_TBU3_DBG3		0x66C
#define SMMU_TBU3_DBG4		0x670
#define SMMU_TBU3_DBG5		0x674

#define SMMU_TBU3_RTFM0		0x680
#define SMMU_TBU3_RTFM1		0x684
#define SMMU_TBU3_RTFM2		0x688

#define SMMU_TBU3_WTFM0		0x690
#define SMMU_TBU3_WTFM1		0x694
#define SMMU_TBU3_WTFM2		0x698

#define SMMU_TBU3_MOGC		0x6A0

#define SMMU_TBU3_MOGL0		0x6B0
#define SMMU_TBU3_MOGH0		0x6B4
#define SMMU_TBU3_MOGL1		0x6B8
#define SMMU_TBU3_MOGH1		0x6BC
#define SMMU_TBU3_MOGL2		0x6C0
#define SMMU_TBU3_MOGH2		0x6C4
#define SMMU_TBU3_MOGL3		0x6C8
#define SMMU_TBU3_MOGH3		0x6CC

struct smmuwp_reg {
	unsigned int offset;
	const char *name;
};

static const struct smmuwp_reg smmuwp_regs[] = {
	{ SMMU_GLB_CTL0, "GLB_CTL0" },
	{ SMMU_GLB_CTL1, "GLB_CTL1" },
	{ SMMU_GLB_CTL2, "GLB_CTL2" },
	{ SMMU_GLB_CTL3, "GLB_CTL3" },
	{ SMMU_GLB_CTL4, "GLB_CTL4" },
	{ SMMU_GLB_MON0, "GLB_MON0" },
	{ SMMU_GLB_MON1, "GLB_MON1" },
	{ SMMU_GLB_MON2, "GLB_MON2" },
	{ SMMU_GLB_MON3, "GLB_MON3" },
	{ SMMU_GLB_MON4, "GLB_MON4" },
	{ SMMU_PMU_CTL0, "PMU_CTL0" },
	{ SMMU_PMU_MON0, "PMU_MON0" },
	{ SMMU_LMU_CTL0, "LMU_CTL0" },
	{ SMMU_IRQ_NS_STA, "IRQ_NS_STA" },
	{ SMMU_IRQ_NS_ACK, "IRQ_NS_ACK" },
	{ SMMU_IRQ_NS_ACK_CNT, "IRQ_NS_ACK_CNT" },
	{ SMMU_IRQ_NS_DIS, "IRQ_NS_DIS" },
	{ SMMU_IRQ_S_STA, "IRQ_S_STA" },
	{ SMMU_IRQ_S_ACK, "IRQ_S_ACK" },
	{ SMMU_IRQ_S_ACK_CNT, "IRQ_S_ACK_CNT" },
	{ SMMU_IRQ_S_DIS, "IRQ_S_DIS" },
	{ SMMU_IRQ_NS_CNT, "IRQ_NS_CNT" },
	{ SMMU_IRQ_S_CNT, "IRQ_S_CN" },
	{ SMMU_TCU_CTL0, "TCU_CTL0" },
	{ SMMU_TCU_CTL1, "TCU_CTL1" },
	{ SMMU_TCU_CTL2, "TCU_CTL2" },
	{ SMMU_TCU_CTL3, "TCU_CTL3" },
	{ SMMU_TCU_CTL4, "TCU_CTL4" },
	{ SMMU_TCU_CTL5, "TCU_CTL5" },
	{ SMMU_TCU_CTL6, "TCU_CTL6" },
	{ SMMU_TCU_CTL7, "TCU_CTL7" },
	{ SMMU_TCU_CTL8, "TCU_CTL8" },
	{ SMMU_TCU_MON0, "TCU_MON0" },
	{ SMMU_TCU_MON1, "TCU_MON1" },
	{ SMMU_TCU_MON2, "TCU_MON2" },
	{ SMMU_TCU_MON3, "TCU_MON3" },
	{ SMMU_TCU_MON4, "TCU_MON4" },
	{ SMMU_TCU_MON5, "TCU_MON5" },
	{ SMMU_TCU_MON6, "TCU_MON6" },
	{ SMMU_TCU_MON7, "TCU_MON7" },
	{ SMMU_TCU_DBG0, "TCU_DBG0" },
	{ SMMU_TCU_DBG1, "TCU_DBG1" },
	{ SMMU_TCU_DBG2, "TCU_DBG2" },
	{ SMMU_TCU_DBG3, "TCU_DBG3" },
	{ SMMU_TCU_DBG4, "TCU_DBG4" },
	{ SMMU_TBU0_CTL0, "TBU0_CTL0" },
	{ SMMU_TBU0_CTL1, "TBU0_CTL1" },
	{ SMMU_TBU0_CTL2, "TBU0_CTL2" },
	{ SMMU_TBU0_CTL3, "TBU0_CTL3" },
	{ SMMU_TBU0_CTL4, "TBU0_CTL4" },
	{ SMMU_TBU0_CTL5, "TBU0_CTL5" },
	{ SMMU_TBU0_CTL6, "TBU0_CTL6" },
	{ SMMU_TBU0_CTL7, "TBU0_CTL7" },
	{ SMMU_TBU0_MON0, "TBU0_MON0" },
	{ SMMU_TBU0_MON1, "TBU0_MON1" },
	{ SMMU_TBU0_MON2, "TBU0_MON2" },
	{ SMMU_TBU0_MON3, "TBU0_MON3" },
	{ SMMU_TBU0_MON4, "TBU0_MON4" },
	{ SMMU_TBU0_MON5, "TBU0_MON5" },
	{ SMMU_TBU0_MON6, "TBU0_MON6" },
	{ SMMU_TBU0_MON7, "TBU0_MON7" },
	{ SMMU_TBU0_MON8, "TBU0_MON8" },
	{ SMMU_TBU0_MON9, "TBU0_MON9" },
	{ SMMU_TBU0_MON10, "TBU0_MON10" },
	{ SMMU_TBU0_DBG0, "TBU0_DBG0" },
	{ SMMU_TBU0_DBG1, "TBU0_DBG1" },
	{ SMMU_TBU0_DBG2, "TBU0_DBG2" },
	{ SMMU_TBU0_DBG3, "TBU0_DBG3" },
	{ SMMU_TBU0_DBG4, "TBU0_DBG4" },
	{ SMMU_TBU0_DBG5, "TBU0_DBG5" },
	{ SMMU_TBU0_RTFM0, "TBU0_RTFM0" },
	{ SMMU_TBU0_RTFM1, "TBU0_RTFM1" },
	{ SMMU_TBU0_RTFM2, "TBU0_RTFM2" },
	{ SMMU_TBU0_WTFM0, "TBU0_WTFM0" },
	{ SMMU_TBU0_WTFM1, "TBU0_WTFM1" },
	{ SMMU_TBU0_WTFM2, "TBU0_WTFM2" },
	{ SMMU_TBU0_MOGC, "TBU0_MOGC" },
	{ SMMU_TBU0_MOGL0, "TBU0_MOGL0" },
	{ SMMU_TBU0_MOGH0, "TBU0_MOGH0" },
	{ SMMU_TBU0_MOGL1, "TBU0_MOGL1" },
	{ SMMU_TBU0_MOGH1, "TBU0_MOGH1" },
	{ SMMU_TBU0_MOGL2, "TBU0_MOGL2" },
	{ SMMU_TBU0_MOGH2, "TBU0_MOGH2" },
	{ SMMU_TBU0_MOGL3, "TBU0_MOGL3" },
	{ SMMU_TBU0_MOGH3, "TBU0_MOGH3" },
	{ SMMU_TBU1_CTL0, "TBU1_CTL0" },
	{ SMMU_TBU1_CTL1, "TBU1_CTL1" },
	{ SMMU_TBU1_CTL2, "TBU1_CTL2" },
	{ SMMU_TBU1_CTL3, "TBU1_CTL3" },
	{ SMMU_TBU1_CTL4, "TBU1_CTL4" },
	{ SMMU_TBU1_CTL5, "TBU1_CTL5" },
	{ SMMU_TBU1_CTL6, "TBU1_CTL6" },
	{ SMMU_TBU1_CTL7, "TBU1_CTL7" },
	{ SMMU_TBU1_MON0, "TBU1_MON0" },
	{ SMMU_TBU1_MON1, "TBU1_MON1" },
	{ SMMU_TBU1_MON2, "TBU1_MON2" },
	{ SMMU_TBU1_MON3, "TBU1_MON3" },
	{ SMMU_TBU1_MON4, "TBU1_MON4" },
	{ SMMU_TBU1_MON5, "TBU1_MON5" },
	{ SMMU_TBU1_MON6, "TBU1_MON6" },
	{ SMMU_TBU1_MON7, "TBU1_MON7" },
	{ SMMU_TBU1_MON8, "TBU1_MON8" },
	{ SMMU_TBU1_MON9, "TBU1_MON9" },
	{ SMMU_TBU1_MON10, "TBU1_MON10" },
	{ SMMU_TBU1_DBG0, "TBU1_DBG0" },
	{ SMMU_TBU1_DBG1, "TBU1_DBG1" },
	{ SMMU_TBU1_DBG2, "TBU1_DBG2" },
	{ SMMU_TBU1_DBG3, "TBU1_DBG3" },
	{ SMMU_TBU1_DBG4, "TBU1_DBG4" },
	{ SMMU_TBU1_DBG5, "TBU1_DBG5" },
	{ SMMU_TBU1_RTFM0, "TBU1_RTFM0" },
	{ SMMU_TBU1_RTFM1, "TBU1_RTFM1" },
	{ SMMU_TBU1_RTFM2, "TBU1_RTFM2" },
	{ SMMU_TBU1_WTFM0, "TBU1_WTFM0" },
	{ SMMU_TBU1_WTFM1, "TBU1_WTFM1" },
	{ SMMU_TBU1_WTFM2, "TBU1_WTFM2" },
	{ SMMU_TBU1_MOGC, "TBU1_MOGC" },
	{ SMMU_TBU1_MOGL0, "TBU1_MOGL0" },
	{ SMMU_TBU1_MOGH0, "TBU1_MOGH0" },
	{ SMMU_TBU1_MOGL1, "TBU1_MOGL1" },
	{ SMMU_TBU1_MOGH1, "TBU1_MOGH1" },
	{ SMMU_TBU1_MOGL2, "TBU1_MOGL2" },
	{ SMMU_TBU1_MOGH2, "TBU1_MOGH2" },
	{ SMMU_TBU1_MOGL3, "TBU1_MOGL3" },
	{ SMMU_TBU1_MOGH3, "TBU1_MOGH3" },
	{ SMMU_TBU2_CTL0, "TBU2_CTL0" },
	{ SMMU_TBU2_CTL1, "TBU2_CTL1" },
	{ SMMU_TBU2_CTL2, "TBU2_CTL2" },
	{ SMMU_TBU2_CTL3, "TBU2_CTL3" },
	{ SMMU_TBU2_CTL4, "TBU2_CTL4" },
	{ SMMU_TBU2_CTL5, "TBU2_CTL5" },
	{ SMMU_TBU2_CTL6, "TBU2_CTL6" },
	{ SMMU_TBU2_CTL7, "TBU2_CTL7" },
	{ SMMU_TBU2_MON0, "TBU2_MON0" },
	{ SMMU_TBU2_MON1, "TBU2_MON1" },
	{ SMMU_TBU2_MON2, "TBU2_MON2" },
	{ SMMU_TBU2_MON3, "TBU2_MON3" },
	{ SMMU_TBU2_MON4, "TBU2_MON4" },
	{ SMMU_TBU2_MON5, "TBU2_MON5" },
	{ SMMU_TBU2_MON6, "TBU2_MON6" },
	{ SMMU_TBU2_MON7, "TBU2_MON7" },
	{ SMMU_TBU2_MON8, "TBU2_MON8" },
	{ SMMU_TBU2_MON9, "TBU2_MON9" },
	{ SMMU_TBU2_MON10, "TBU2_MON10" },
	{ SMMU_TBU2_DBG0, "TBU2_DBG0" },
	{ SMMU_TBU2_DBG1, "TBU2_DBG1" },
	{ SMMU_TBU2_DBG2, "TBU2_DBG2" },
	{ SMMU_TBU2_DBG3, "TBU2_DBG3" },
	{ SMMU_TBU2_DBG4, "TBU2_DBG4" },
	{ SMMU_TBU2_DBG5, "TBU2_DBG5" },
	{ SMMU_TBU2_RTFM0, "TBU2_RTFM0" },
	{ SMMU_TBU2_RTFM1, "TBU2_RTFM1" },
	{ SMMU_TBU2_RTFM2, "TBU2_RTFM2" },
	{ SMMU_TBU2_WTFM0, "TBU2_WTFM0" },
	{ SMMU_TBU2_WTFM1, "TBU2_WTFM1" },
	{ SMMU_TBU2_WTFM2, "TBU2_WTFM2" },
	{ SMMU_TBU2_MOGC, "TBU2_MOGC" },
	{ SMMU_TBU2_MOGL0, "TBU2_MOGL0" },
	{ SMMU_TBU2_MOGH0, "TBU2_MOGH0" },
	{ SMMU_TBU2_MOGL1, "TBU2_MOGL1" },
	{ SMMU_TBU2_MOGH1, "TBU2_MOGH1" },
	{ SMMU_TBU2_MOGL2, "TBU2_MOGL2" },
	{ SMMU_TBU2_MOGH2, "TBU2_MOGH2" },
	{ SMMU_TBU2_MOGL3, "TBU2_MOGL3" },
	{ SMMU_TBU2_MOGH3, "TBU2_MOGH3" },
	{ SMMU_TBU3_CTL0, "TBU3_CTL0" },
	{ SMMU_TBU3_CTL1, "TBU3_CTL1" },
	{ SMMU_TBU3_CTL2, "TBU3_CTL2" },
	{ SMMU_TBU3_CTL3, "TBU3_CTL3" },
	{ SMMU_TBU3_CTL4, "TBU3_CTL4" },
	{ SMMU_TBU3_CTL5, "TBU3_CTL5" },
	{ SMMU_TBU3_CTL6, "TBU3_CTL6" },
	{ SMMU_TBU3_CTL7, "TBU3_CTL7" },
	{ SMMU_TBU3_MON0, "TBU3_MON0" },
	{ SMMU_TBU3_MON1, "TBU3_MON1" },
	{ SMMU_TBU3_MON2, "TBU3_MON2" },
	{ SMMU_TBU3_MON3, "TBU3_MON3" },
	{ SMMU_TBU3_MON4, "TBU3_MON4" },
	{ SMMU_TBU3_MON5, "TBU3_MON5" },
	{ SMMU_TBU3_MON6, "TBU3_MON6" },
	{ SMMU_TBU3_MON7, "TBU3_MON7" },
	{ SMMU_TBU3_MON8, "TBU3_MON8" },
	{ SMMU_TBU3_MON9, "TBU3_MON9" },
	{ SMMU_TBU3_MON10, "TBU3_MON10" },
	{ SMMU_TBU3_DBG0, "TBU3_DBG0" },
	{ SMMU_TBU3_DBG1, "TBU3_DBG1" },
	{ SMMU_TBU3_DBG2, "TBU3_DBG2" },
	{ SMMU_TBU3_DBG3, "TBU3_DBG3" },
	{ SMMU_TBU3_DBG4, "TBU3_DBG4" },
	{ SMMU_TBU3_DBG5, "TBU3_DBG5" },
	{ SMMU_TBU3_RTFM0, "TBU3_RTFM0" },
	{ SMMU_TBU3_RTFM1, "TBU3_RTFM1" },
	{ SMMU_TBU3_RTFM2, "TBU3_RTFM2" },
	{ SMMU_TBU3_WTFM0, "TBU3_WTFM0" },
	{ SMMU_TBU3_WTFM1, "TBU3_WTFM1" },
	{ SMMU_TBU3_WTFM2, "TBU3_WTFM2" },
	{ SMMU_TBU3_MOGC, "TBU3_MOGC" },
	{ SMMU_TBU3_MOGL0, "TBU3_MOGL0" },
	{ SMMU_TBU3_MOGH0, "TBU3_MOGH0" },
	{ SMMU_TBU3_MOGL1, "TBU3_MOGL1" },
	{ SMMU_TBU3_MOGH1, "TBU3_MOGH1" },
	{ SMMU_TBU3_MOGL2, "TBU3_MOGL2" },
	{ SMMU_TBU3_MOGH2, "TBU3_MOGH2" },
	{ SMMU_TBU3_MOGL3, "TBU3_MOGL3" },
	{ SMMU_TBU3_MOGH3, "TBU3_MOGH3" },
};

#endif /* SMMU_REG_H */
