[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ValueSize/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ValueSize/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/ValueSize/dut.sv:1:1: No timescale set for "flash_ctrl_pkg".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ValueSize/dut.sv:1:1: Compile package "flash_ctrl_pkg".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
BitTypespec                                            1
Constant                                               8
Design                                                 1
Identifier                                             2
IntTypespec                                            6
LogicTypespec                                          3
Module                                                 1
Operation                                              4
Package                                                1
ParamAssign                                            2
Parameter                                              2
Range                                                  2
RefObj                                                 2
RefTypespec                                           16
SourceFile                                             1
StringTypespec                                         2
StructTypespec                                         1
TaggedPattern                                          2
TypedefTypespec                                        1
TypespecMember                                         1
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                61
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ValueSize/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (flash_ctrl_pkg), line:1:9, endln:1:23
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:flash_ctrl_pkg
  |vpiParameter:
  \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiTypespec:
    \_RefTypespec: (flash_ctrl_pkg::SeedBank), line:7:14, endln:7:23
      |vpiParent:
      \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
      |vpiFullName:flash_ctrl_pkg::SeedBank
      |vpiActual:
      \_ArrayTypespec: , line:7:14, endln:7:23
    |vpiName:SeedBank
    |vpiFullName:flash_ctrl_pkg::SeedBank
  |vpiParameter:
  \_Parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:10:5
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiTypespec:
    \_RefTypespec: (flash_ctrl_pkg::SeedInfoPageSel::page_addr_t), line:8:14, endln:8:25
      |vpiParent:
      \_Parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:10:5
      |vpiName:page_addr_t
      |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel::page_addr_t
      |vpiActual:
      \_TypedefTypespec: (flash_ctrl_pkg::page_addr_t), line:5:5, endln:5:16
    |vpiName:SeedInfoPageSel
    |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel
  |vpiParamAssign:
  \_ParamAssign: , line:7:24, endln:7:36
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiLhs:
    \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
    |vpiRhs:
    \_Constant: , line:7:35, endln:7:36
      |vpiParent:
      \_ParamAssign: , line:7:24, endln:7:36
      |vpiTypespec:
      \_RefTypespec: (flash_ctrl_pkg), line:7:35, endln:7:36
        |vpiParent:
        \_Constant: , line:7:35, endln:7:36
        |vpiFullName:flash_ctrl_pkg
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
  |vpiParamAssign:
  \_ParamAssign: , line:8:26, endln:10:5
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiLhs:
    \_Parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:10:5
    |vpiRhs:
    \_Operation: , line:8:44, endln:10:5
      |vpiParent:
      \_ParamAssign: , line:8:26, endln:10:5
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:9:7, endln:9:30
        |vpiParent:
        \_Operation: , line:8:44, endln:10:5
        |vpiPattern:
        \_Operation: , line:9:13, endln:9:30
          |vpiParent:
          \_TaggedPattern: , line:9:7, endln:9:30
          |vpiOpType:33
          |vpiOperand:
          \_RefObj: (flash_ctrl_pkg::SeedBank), line:9:14, endln:9:22
            |vpiParent:
            \_Operation: , line:9:13, endln:9:30
            |vpiName:SeedBank
            |vpiFullName:flash_ctrl_pkg::SeedBank
            |vpiActual:
            \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
          |vpiOperand:
          \_Constant: , line:9:24, endln:9:29
            |vpiParent:
            \_Operation: , line:9:13, endln:9:30
            |vpiTypespec:
            \_RefTypespec: (flash_ctrl_pkg), line:9:24, endln:9:29
              |vpiParent:
              \_Constant: , line:9:24, endln:9:29
              |vpiFullName:flash_ctrl_pkg
              |vpiActual:
              \_LogicTypespec: 
            |vpiConstType:3
            |vpiSize:2
            |vpiDecompile:2'b11
            |vpiValue:11
        |vpiTypespec:
        \_RefTypespec: (flash_ctrl_pkg::addr), line:9:7, endln:9:11
          |vpiParent:
          \_TaggedPattern: , line:9:7, endln:9:30
          |vpiName:addr
          |vpiFullName:flash_ctrl_pkg::addr
          |vpiActual:
          \_StringTypespec: , line:9:7, endln:9:11
  |vpiTypespec:
  \_TypedefTypespec: (flash_ctrl_pkg::page_addr_t), line:5:5, endln:5:16
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:
    \_Identifier: (flash_ctrl_pkg::page_addr_t), line:5:5, endln:5:16
      |vpiParent:
      \_TypedefTypespec: (flash_ctrl_pkg::page_addr_t), line:5:5, endln:5:16
      |vpiName:flash_ctrl_pkg::page_addr_t
    |vpiTypedefAlias:
    \_RefTypespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (flash_ctrl_pkg::page_addr_t), line:5:5, endln:5:16
      |vpiFullName:flash_ctrl_pkg::page_addr_t
      |vpiActual:
      \_StructTypespec: , line:3:11, endln:5:4
  |vpiTypespec:
  \_StructTypespec: , line:3:11, endln:5:4
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:4:18, endln:4:22
      |vpiParent:
      \_StructTypespec: , line:3:11, endln:5:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (flash_ctrl_pkg::addr), line:4:6, endln:4:17
        |vpiParent:
        \_TypespecMember: (addr), line:4:18, endln:4:22
        |vpiFullName:flash_ctrl_pkg::addr
        |vpiActual:
        \_LogicTypespec: , line:4:6, endln:4:11
  |vpiTypespec:
  \_ArrayTypespec: , line:7:14, endln:7:23
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRange:
    \_Range: , line:7:18, endln:7:23
      |vpiParent:
      \_ArrayTypespec: , line:7:14, endln:7:23
      |vpiLeftRange:
      \_Constant: , line:7:19, endln:7:20
        |vpiParent:
        \_Range: , line:7:18, endln:7:23
        |vpiTypespec:
        \_RefTypespec: (flash_ctrl_pkg), line:7:19, endln:7:20
          |vpiParent:
          \_Constant: , line:7:19, endln:7:20
          |vpiFullName:flash_ctrl_pkg
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:7:21, endln:7:22
        |vpiParent:
        \_Range: , line:7:18, endln:7:23
        |vpiTypespec:
        \_RefTypespec: (flash_ctrl_pkg), line:7:21, endln:7:22
          |vpiParent:
          \_Constant: , line:7:21, endln:7:22
          |vpiFullName:flash_ctrl_pkg
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
    |vpiElemTypespec:
    \_RefTypespec: (flash_ctrl_pkg), line:7:14, endln:7:17
      |vpiParent:
      \_ArrayTypespec: , line:7:14, endln:7:23
      |vpiFullName:flash_ctrl_pkg
      |vpiActual:
      \_BitTypespec: , line:7:14, endln:7:17
    |vpiPacked:1
  |vpiImportTypespec:
  \_TypedefTypespec: (flash_ctrl_pkg::page_addr_t), line:5:5, endln:5:16
  |vpiImportTypespec:
  \_StructTypespec: , line:3:11, endln:5:4
  |vpiImportTypespec:
  \_ArrayTypespec: , line:7:14, endln:7:23
  |vpiDefName:flash_ctrl_pkg
|vpiTypespec:
\_LogicTypespec: , line:4:6, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:4:12, endln:4:17
    |vpiParent:
    \_LogicTypespec: , line:4:6, endln:4:11
    |vpiLeftRange:
    \_Constant: , line:4:13, endln:4:14
      |vpiParent:
      \_Range: , line:4:12, endln:4:17
      |vpiTypespec:
      \_RefTypespec: , line:4:13, endln:4:14
        |vpiParent:
        \_Constant: , line:4:13, endln:4:14
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:3
      |vpiValue:3
    |vpiRightRange:
    \_Constant: , line:4:15, endln:4:16
      |vpiParent:
      \_Range: , line:4:12, endln:4:17
      |vpiTypespec:
      \_RefTypespec: , line:4:15, endln:4:16
        |vpiParent:
        \_Constant: , line:4:15, endln:4:16
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
|vpiTypespec:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypespec:
\_BitTypespec: , line:7:14, endln:7:17
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_LogicTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_StringTypespec: , line:9:7, endln:9:11
  |vpiParent:
  \_Design: (unnamed)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/ValueSize/slpp_unit/surelog.uhdm ${SURELOG_DIR}/regression/ValueSize/slpp_unit/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              42      42       0         0
----------------------------------------------------------------
                                    42      42       0         0
===================== END REDUCTION RESULT =====================
