// Seed: 3380666253
module module_0;
  assign module_2.id_5 = 0;
  integer id_1 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output uwire id_3
);
  wire [-1 : 1  >  {  -1  {  1  }  }] id_5 = ~module_1;
  module_0 modCall_1 ();
  logic id_6;
  ;
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    output tri id_5,
    output tri id_6
);
  always force id_6 = 1;
  module_0 modCall_1 ();
endmodule
