read_verilog ../top.v
proc
tee -o result.log rename middle mid_module
tee -o result.log dump
