# Counter/Div-4//Shift Register
## Description
* Implement 4 bits counter and output to port name cnt[3:0].
* Implement divide by 4 divider.
* Implemnet 6 bits shift register with shift enable, enable control signal input from divider.
* Module: Count_Div4_ShiftReg(clk, rst_n, cnt, sftreg, ld, sw)

## Tools
* FPGA Board: Arty s7-25
* Vivado 2022.2

## Demo
[Youtube](https://www.youtube.com/watch?v=63efuR7nTlM)

## Waveform
![alt text](https://github.com/bylin0829/Verilog/blob/master/Count_Div4_ShiftReg/waveform.png?raw=true)
