DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_35"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 127,0
)
(Instance
name "Uocbecho"
duLibraryName "ocb"
duName "ocb_echo_watchdog"
elements [
]
mwi 0
uid 249,0
)
(Instance
name "Uocbtwowire"
duLibraryName "ocb"
duName "ocb_twowire"
elements [
]
mwi 0
uid 290,0
)
(Instance
name "Uocbstatread"
duLibraryName "ocb"
duName "ocb_statread"
elements [
]
mwi 0
uid 473,0
)
(Instance
name "Uocbregblock"
duLibraryName "ocb"
duName "ocb_regblock"
elements [
]
mwi 0
uid 514,0
)
(Instance
name "Uocbcommand"
duLibraryName "ocb"
duName "ocb_command"
elements [
]
mwi 0
uid 563,0
)
(Instance
name "Uocbstreams"
duLibraryName "ocb"
duName "ocb_streams"
elements [
(GiElement
name "NSTREAMS"
type "integer"
value "144"
)
]
mwi 0
uid 636,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 744,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 772,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 800,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 828,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 856,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 884,0
)
(Instance
name "Urxpacketdecoder"
duLibraryName "hsio"
duName "rx_packet_decoder"
elements [
]
mwi 0
uid 2175,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3183,0
)
(Instance
name "Uocbrawsigs"
duLibraryName "ocb"
duName "ocb_rawsigs"
elements [
]
mwi 0
uid 4833,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 5888,0
)
(Instance
name "Uocbrawseq"
duLibraryName "ocb"
duName "ocb_rawseq"
elements [
]
mwi 0
uid 6474,0
)
(Instance
name "Uidelayprog"
duLibraryName "ocb"
duName "idelay_prog"
elements [
]
mwi 0
uid 8037,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8272,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8300,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 12942,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "15"
insts [
(Instance
name "U_1"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 6608,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 12411,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 12535,0
)
]
)
(FrameInstance
name "g1"
style 1
insts [
(Instance
name "Uocbrawcom"
duLibraryName "ocb"
duName "ocb_rawcom"
elements [
]
mwi 0
uid 420,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 5296,0
)
]
)
(FrameInstance
name "g2"
style 1
insts [
(Instance
name "Uocbsink"
duLibraryName "ocb"
duName "ocb_sink"
elements [
]
mwi 0
uid 13993,0
)
]
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "control_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/28/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:57:13"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "control_top"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/control_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:58:47"
)
(vvPair
variable "unit"
value "control_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,135000,155000,136000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "138200,135000,148100,136000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "155000,131000,159000,132000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "155200,131000,158100,132000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,133000,155000,134000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "138200,133000,148100,134000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,133000,138000,134000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "134200,133000,135900,134000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "155000,132000,175000,136000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "155200,132200,164300,133200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,131000,175000,132000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "159200,131000,160800,132000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,131000,155000,133000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "141050,131500,147950,132500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,134000,138000,135000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "134200,134000,136200,135000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,135000,138000,136000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "134200,135000,136900,136000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,134000,155000,135000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "138200,134000,147300,135000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "134000,131000,175000,136000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoOut
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 90
xt "133750,112625,135250,113375"
)
(Line
uid 112,0
sl 0
ro 90
xt "135250,113000,135750,113000"
pts [
"135750,113000"
"135250,113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
)
xt "127400,112500,133000,113500"
st "rx_fifo_rst_o"
ju 2
blo "133000,113300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 90
xt "134000,91625,135500,92375"
)
(Line
uid 118,0
sl 0
ro 90
xt "135500,92000,136000,92000"
pts [
"136000,92000"
"135500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
isHidden 1
)
xt "129800,91500,133000,92500"
st "rx_lld_o"
ju 2
blo "133000,92300"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "134000,90625,135500,91375"
)
(Line
uid 124,0
sl 0
ro 270
xt "135500,91000,136000,91000"
pts [
"135500,91000"
"136000,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "130200,90500,133000,91500"
st "rx_lls_i"
ju 2
blo "133000,91300"
tm "WireNameMgr"
)
)
)
*15 (MWC
uid 127,0
optionalChildren [
*16 (CptPort
uid 136,0
optionalChildren [
*17 (Line
uid 141,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "147000,113000,148000,113000"
pts [
"148000,113000"
"147000,113000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 137,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "148000,112625,148750,113375"
)
tg (CPTG
uid 138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 139,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "174750,112500,176250,113400"
st "din"
ju 2
blo "176250,113200"
)
s (Text
uid 140,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "176250,113400,176250,113400"
ju 2
blo "176250,113400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 3
)
)
)
*18 (CptPort
uid 142,0
optionalChildren [
*19 (Line
uid 147,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "143000,113000,144000,113000"
pts [
"143000,113000"
"144000,113000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 143,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "142250,112625,143000,113375"
)
tg (CPTG
uid 144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 145,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "172250,112500,174250,113400"
st "dout"
blo "172250,113200"
)
s (Text
uid 146,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "172250,113400,172250,113400"
blo "172250,113400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 25
)
)
)
*20 (Grouping
uid 148,0
optionalChildren [
*21 (CommentGraphic
uid 150,0
shape (CustomPolygon
pts [
"147000,111000"
"147000,115000"
"144000,113000"
"147000,111000"
]
uid 151,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "144000,111000,147000,115000"
)
oxt "7000,6000,10000,10000"
)
*22 (CommentText
uid 152,0
shape (Rectangle
uid 153,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "144750,112000,147000,114000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 154,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "144875,112550,146875,113450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "144000,111000,147000,115000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 128,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "143000,111000,148000,115000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 129,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 130,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "145350,113200,150650,114200"
st "moduleware"
blo "145350,114000"
)
*24 (Text
uid 131,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "145350,114100,146950,115100"
st "buff"
blo "145350,114900"
)
*25 (Text
uid 132,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "145350,114200,147450,115200"
st "U_35"
blo "145350,115000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 133,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 134,0
text (MLText
uid 135,0
va (VaSet
font "clean,8,0"
)
xt "140000,92300,140000,92300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*26 (SaComponent
uid 249,0
optionalChildren [
*27 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,80625,212000,81375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "213000,80500,214000,81500"
st "clk"
blo "213000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 7
)
)
)
*28 (CptPort
uid 262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,84625,212000,85375"
)
tg (CPTG
uid 264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "213000,84500,216700,85500"
st "oc_data_i"
blo "213000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*29 (CptPort
uid 266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,83625,212000,84375"
)
tg (CPTG
uid 268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 269,0
va (VaSet
)
xt "213000,83500,217400,84500"
st "oc_valid_i"
blo "213000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*30 (CptPort
uid 270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,81625,212000,82375"
)
tg (CPTG
uid 272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "213000,81500,214000,82500"
st "rst"
blo "213000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*31 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,87625,212000,88375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
)
xt "213000,87500,217400,88500"
st "tick_4hz_i"
blo "213000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_4hz_i"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 6
)
)
)
*32 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,81625,232750,82375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
)
xt "229400,81500,231000,82500"
st "lld_i"
ju 2
blo "231000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*33 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,80625,232750,81375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
)
xt "229200,80500,231000,81500"
st "lls_o"
ju 2
blo "231000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*34 (CptPort
uid 286,0
ps "OnEdgeStrategy"
shape (Diamond
uid 287,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,85625,212000,86375"
)
tg (CPTG
uid 288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 289,0
va (VaSet
)
xt "213000,85500,218300,86500"
st "oc_dack_nio"
blo "213000,86300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "oc_dack_nio"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 250,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,80000,232000,89000"
)
oxt "15000,15000,35000,26000"
ttg (MlTextGroup
uid 251,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 252,0
va (VaSet
font "helvetica,8,1"
)
xt "219600,80000,221300,81000"
st "ocb"
blo "219600,80800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 253,0
va (VaSet
font "helvetica,8,1"
)
xt "219600,81000,228200,82000"
st "ocb_echo_watchdog"
blo "219600,81800"
tm "CptNameMgr"
)
*37 (Text
uid 254,0
va (VaSet
font "helvetica,8,1"
)
xt "219600,82000,223500,83000"
st "Uocbecho"
blo "219600,82800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 255,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 256,0
text (MLText
uid 257,0
va (VaSet
font "clean,8,0"
)
xt "-143000,-75000,-143000,-75000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*38 (SaComponent
uid 290,0
optionalChildren [
*39 (CptPort
uid 299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,103625,212000,104375"
)
tg (CPTG
uid 301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "213000,103500,214000,104500"
st "clk"
blo "213000,104300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 19
)
)
)
*40 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,107625,212000,108375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
)
xt "213000,107500,216700,108500"
st "oc_data_i"
blo "213000,108300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*41 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,106625,212000,107375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "213000,106500,217400,107500"
st "oc_valid_i"
blo "213000,107300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*42 (CptPort
uid 311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,104625,212000,105375"
)
tg (CPTG
uid 313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314,0
va (VaSet
)
xt "213000,104500,214000,105500"
st "rst"
blo "213000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 20
)
)
)
*43 (CptPort
uid 315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,118625,212000,119375"
)
tg (CPTG
uid 317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "213000,118500,218100,119500"
st "wdog_tick_i"
blo "213000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "wdog_tick_i"
t "std_logic"
preAdd 0
o 9
)
)
)
*44 (CptPort
uid 319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,116625,232750,117375"
)
tg (CPTG
uid 321,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 322,0
va (VaSet
)
xt "226800,116500,231000,117500"
st "sck_dbg_o"
ju 2
blo "231000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_dbg_o"
t "std_logic"
o 10
)
)
)
*45 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,117625,232750,118375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "226700,117500,231000,118500"
st "sda_dbg_o"
ju 2
blo "231000,118300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_dbg_o"
t "std_logic"
posAdd 0
o 11
)
)
)
*46 (CptPort
uid 327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,106625,232750,107375"
)
tg (CPTG
uid 329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "228800,106500,231000,107500"
st "sck_o"
ju 2
blo "231000,107300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 14
)
)
)
*47 (CptPort
uid 331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,107625,232750,108375"
)
tg (CPTG
uid 333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 334,0
va (VaSet
)
xt "228500,107500,231000,108500"
st "sck_to"
ju 2
blo "231000,108300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 15
)
)
)
*48 (CptPort
uid 335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,109625,232750,110375"
)
tg (CPTG
uid 337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 338,0
va (VaSet
)
xt "228700,109500,231000,110500"
st "sda_o"
ju 2
blo "231000,110300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 16
)
)
)
*49 (CptPort
uid 339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,111625,232750,112375"
)
tg (CPTG
uid 341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 342,0
va (VaSet
)
xt "228400,111500,231000,112500"
st "sda_to"
ju 2
blo "231000,112300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 17
)
)
)
*50 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,110625,232750,111375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "229000,110500,231000,111500"
st "sda_i"
ju 2
blo "231000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 18
)
)
)
*51 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,118625,232750,119375"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "225000,118500,231000,119500"
st "sda_in_dbg_o"
ju 2
blo "231000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_in_dbg_o"
t "std_logic"
o 12
)
)
)
*52 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,111625,212000,112375"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 354,0
va (VaSet
)
xt "213000,111500,218800,112500"
st "tick_400khz_i"
blo "213000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_400khz_i"
t "std_logic"
prec "-- serialiser"
eolc "--100kHz"
preAdd 0
posAdd 0
o 6
)
)
)
*53 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,112625,212000,113375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "213000,112500,218300,113500"
st "tick_40khz_i"
blo "213000,113300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_40khz_i"
t "std_logic"
eolc "-- 10kHz"
preAdd 0
posAdd 0
o 7
)
)
)
*54 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,113625,212000,114375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
va (VaSet
)
xt "213000,113500,217800,114500"
st "tick_4khz_i"
blo "213000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_4khz_i"
t "std_logic"
eolc "-- 1kHz"
preAdd 0
posAdd 0
o 8
)
)
)
*55 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,119625,232750,120375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "225400,119500,231000,120500"
st "sda_t_dbg_o"
ju 2
blo "231000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_t_dbg_o"
t "std_logic"
o 13
)
)
)
*56 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,104625,232750,105375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "229400,104500,231000,105500"
st "lld_i"
ju 2
blo "231000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*57 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,103625,232750,104375"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
)
xt "229200,103500,231000,104500"
st "lls_o"
ju 2
blo "231000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*58 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,108625,212000,109375"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
)
xt "213000,108500,218100,109500"
st "oc_dack_no"
blo "213000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 291,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,103000,232000,121000"
)
oxt "15000,10000,30000,53000"
ttg (MlTextGroup
uid 292,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 293,0
va (VaSet
font "helvetica,8,1"
)
xt "220800,103000,222500,104000"
st "ocb"
blo "220800,103800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 294,0
va (VaSet
font "helvetica,8,1"
)
xt "220800,104000,226200,105000"
st "ocb_twowire"
blo "220800,104800"
tm "CptNameMgr"
)
*61 (Text
uid 295,0
va (VaSet
font "helvetica,8,1"
)
xt "220800,105000,226300,106000"
st "Uocbtwowire"
blo "220800,105800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 296,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 297,0
text (MLText
uid 298,0
va (VaSet
font "clean,8,0"
)
xt "366000,56000,366000,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*62 (SaComponent
uid 420,0
optionalChildren [
*63 (CptPort
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,46625,232750,47375"
)
tg (CPTG
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 432,0
va (VaSet
)
xt "226800,46600,231100,47600"
st "abc_com_o"
ju 2
blo "231100,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_com_o"
t "std_logic"
prec "-- payload functions"
preAdd 0
posAdd 0
o 6
)
)
)
*64 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,39625,212000,40375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "213000,39500,214000,40500"
st "clk"
blo "213000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 10
)
)
)
*65 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,40625,212000,41375"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "213000,40600,214000,41600"
st "rst"
blo "213000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 11
)
)
)
*66 (CptPort
uid 441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,41625,212000,42375"
)
tg (CPTG
uid 443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 444,0
va (VaSet
)
xt "213000,41500,217600,42500"
st "strobe40_i"
blo "213000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- infrastructure"
preAdd 0
posAdd 0
o 9
)
)
)
*67 (CptPort
uid 445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,44625,212000,45375"
)
tg (CPTG
uid 447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
)
xt "213000,44500,216700,45500"
st "oc_data_i"
blo "213000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*68 (CptPort
uid 449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,47625,232750,48375"
)
tg (CPTG
uid 451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
)
xt "223600,47500,231000,48500"
st "ocrawcom_start_o"
ju 2
blo "231000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocrawcom_start_o"
t "std_logic"
posAdd 0
o 7
)
)
)
*69 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,43625,212000,44375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "213000,43500,217400,44500"
st "oc_valid_i"
blo "213000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*70 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,47625,212000,48375"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "213000,47500,218400,48500"
st "pattern_go_i"
blo "213000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "pattern_go_i"
t "std_logic"
o 8
)
)
)
*71 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,40625,232750,41375"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "229400,40500,231000,41500"
st "lld_i"
ju 2
blo "231000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*72 (CptPort
uid 465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,39625,232750,40375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "229200,39500,231000,40500"
st "lls_o"
ju 2
blo "231000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*73 (CptPort
uid 469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 470,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,45625,212000,46375"
)
tg (CPTG
uid 471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 472,0
va (VaSet
)
xt "213000,45500,218100,46500"
st "oc_dack_no"
blo "213000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 421,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,39000,232000,49000"
)
oxt "15000,66000,29000,80000"
ttg (MlTextGroup
uid 422,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 423,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,39000,221650,40000"
st "ocb"
blo "219950,39800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 424,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,40000,225350,41000"
st "ocb_rawcom"
blo "219950,40800"
tm "CptNameMgr"
)
*76 (Text
uid 425,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,41000,225450,42000"
st "Uocbrawcom"
blo "219950,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 426,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 427,0
text (MLText
uid 428,0
va (VaSet
font "clean,8,0"
)
xt "178000,98000,178000,98000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 473,0
optionalChildren [
*78 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,68625,212000,69375"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
)
xt "213000,68500,214000,69500"
st "clk"
blo "213000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 7
)
)
)
*79 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,72625,212000,73375"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "213000,72500,216700,73500"
st "oc_data_i"
blo "213000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*80 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,71625,212000,72375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "213000,71500,217400,72500"
st "oc_valid_i"
blo "213000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*81 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,69625,212000,70375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "213000,69500,214000,70500"
st "rst"
blo "213000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*82 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,76625,212000,77375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "213000,76500,218500,77500"
st "stat_i : (31:0)"
blo "213000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_i"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 6
)
)
)
*83 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,69625,232750,70375"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
)
xt "229400,69500,231000,70500"
st "lld_i"
ju 2
blo "231000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*84 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,68625,232750,69375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "229200,68500,231000,69500"
st "lls_o"
ju 2
blo "231000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*85 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,73625,212000,74375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "213000,73500,218100,74500"
st "oc_dack_no"
blo "213000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 474,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,68000,232000,78000"
)
oxt "15000,0,30000,44000"
ttg (MlTextGroup
uid 475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 476,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,68000,221650,69000"
st "ocb"
blo "219950,68800"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 477,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,69000,225750,70000"
st "ocb_statread"
blo "219950,69800"
tm "CptNameMgr"
)
*88 (Text
uid 478,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,70000,225850,71000"
st "Uocbstatread"
blo "219950,70800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 480,0
text (MLText
uid 481,0
va (VaSet
font "clean,8,0"
)
xt "-143000,-46000,-143000,-46000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*89 (SaComponent
uid 514,0
optionalChildren [
*90 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,56625,212000,57375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "213000,56500,214000,57500"
st "clk"
blo "213000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 9
)
)
)
*91 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,57625,212000,58375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
)
xt "213000,57600,214000,58600"
st "rst"
blo "213000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
)
)
)
*92 (CptPort
uid 531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,62625,232750,63375"
)
tg (CPTG
uid 533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 534,0
va (VaSet
)
xt "226900,62500,231000,63500"
st "db_data_o"
ju 2
blo "231000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_data_o"
t "slv16"
posAdd 0
o 8
)
)
)
*93 (CptPort
uid 535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,63625,232750,64375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "227600,63500,231000,64500"
st "db_wr_o"
ju 2
blo "231000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_wr_o"
t "slv32"
preAdd 0
o 7
)
)
)
*94 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,60625,212000,61375"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
)
xt "213000,60500,216700,61500"
st "oc_data_i"
blo "213000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 4
)
)
)
*95 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,59625,212000,60375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
)
xt "213000,59500,217400,60500"
st "oc_valid_i"
blo "213000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 3
)
)
)
*96 (CptPort
uid 547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,60625,232750,61375"
)
tg (CPTG
uid 549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 550,0
va (VaSet
)
xt "228800,60500,231000,61500"
st "reg_o"
ju 2
blo "231000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
)
)
)
*97 (CptPort
uid 551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 552,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,57625,232750,58375"
)
tg (CPTG
uid 553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "229400,57500,231000,58500"
st "lld_i"
ju 2
blo "231000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
)
)
)
*98 (CptPort
uid 555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,56625,232750,57375"
)
tg (CPTG
uid 557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 558,0
va (VaSet
)
xt "229200,56500,231000,57500"
st "lls_o"
ju 2
blo "231000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 1
)
)
)
*99 (CptPort
uid 559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 560,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,61625,212000,62375"
)
tg (CPTG
uid 561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 562,0
va (VaSet
)
xt "213000,61500,218100,62500"
st "oc_dack_no"
blo "213000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 515,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,56000,232000,66000"
)
oxt "15000,54000,30000,88000"
ttg (MlTextGroup
uid 516,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 517,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,56000,221650,57000"
st "ocb"
blo "219950,56800"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 518,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,57000,225750,58000"
st "ocb_regblock"
blo "219950,57800"
tm "CptNameMgr"
)
*102 (Text
uid 519,0
va (VaSet
font "helvetica,8,1"
)
xt "219950,58000,225850,59000"
st "Uocbregblock"
blo "219950,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 520,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 521,0
text (MLText
uid 522,0
va (VaSet
font "clean,8,0"
)
xt "175000,179000,175000,179000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*103 (SaComponent
uid 563,0
optionalChildren [
*104 (CptPort
uid 572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,126625,212000,127375"
)
tg (CPTG
uid 574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 575,0
va (VaSet
)
xt "213000,126500,217400,127500"
st "oc_valid_i"
blo "213000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*105 (CptPort
uid 576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,127625,212000,128375"
)
tg (CPTG
uid 578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 579,0
va (VaSet
)
xt "213000,127500,216700,128500"
st "oc_data_i"
blo "213000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*106 (CptPort
uid 580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,126625,232750,127375"
)
tg (CPTG
uid 582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 583,0
va (VaSet
)
xt "226500,126500,231000,127500"
st "command_o"
ju 2
blo "231000,127300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "command_o"
t "slv16"
prec "-- payload output"
preAdd 0
o 6
)
)
)
*107 (CptPort
uid 584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,123625,212000,124375"
)
tg (CPTG
uid 586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 587,0
va (VaSet
)
xt "213000,123500,214000,124500"
st "clk"
blo "213000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
)
)
)
*108 (CptPort
uid 588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,124625,212000,125375"
)
tg (CPTG
uid 590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 591,0
va (VaSet
)
xt "213000,124500,214000,125500"
st "rst"
blo "213000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
)
)
)
*109 (CptPort
uid 592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,129625,232750,130375"
)
tg (CPTG
uid 594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 595,0
va (VaSet
)
xt "226700,129500,231000,130500"
st "rst_trig_o"
ju 2
blo "231000,130300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_trig_o"
t "std_logic"
posAdd 0
o 8
)
)
)
*110 (CptPort
uid 596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,128625,232750,129375"
)
tg (CPTG
uid 598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "227700,128500,231000,129500"
st "rst_ro_o"
ju 2
blo "231000,129300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_ro_o"
t "std_logic"
o 7
)
)
)
*111 (CptPort
uid 604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,130625,232750,131375"
)
tg (CPTG
uid 606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 607,0
va (VaSet
)
xt "227300,130500,231000,131500"
st "rst_feo_o"
ju 2
blo "231000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_feo_o"
t "std_logic"
prec "--rst_ocb_o   : out std_logic;"
preAdd 0
o 9
)
)
)
*112 (CptPort
uid 608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,131625,232750,132375"
)
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
)
xt "226400,131500,231000,132500"
st "rst_disp_o"
ju 2
blo "231000,132300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_disp_o"
t "std_logic"
o 10
)
)
)
*113 (CptPort
uid 612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,132625,232750,133375"
)
tg (CPTG
uid 614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 615,0
va (VaSet
)
xt "226000,132500,231000,133500"
st "rst_netrx_o"
ju 2
blo "231000,133300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_netrx_o"
t "std_logic"
o 12
)
)
)
*114 (CptPort
uid 616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,133625,232750,134375"
)
tg (CPTG
uid 618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 619,0
va (VaSet
)
xt "226000,133500,231000,134500"
st "rst_nettx_o"
ju 2
blo "231000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_nettx_o"
t "std_logic"
o 11
)
)
)
*115 (CptPort
uid 620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,131625,212000,132375"
)
tg (CPTG
uid 622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 623,0
va (VaSet
)
xt "213000,131500,220000,132500"
st "slow_reset_tick_i"
blo "213000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "slow_reset_tick_i"
t "std_logic"
posAdd 0
o 14
)
)
)
*116 (CptPort
uid 624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,124625,232750,125375"
)
tg (CPTG
uid 626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 627,0
va (VaSet
)
xt "229400,124500,231000,125500"
st "lld_i"
ju 2
blo "231000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
posAdd 0
o 5
)
)
)
*117 (CptPort
uid 628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,123625,232750,124375"
)
tg (CPTG
uid 630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 631,0
va (VaSet
)
xt "229200,123500,231000,124500"
st "lls_o"
ju 2
blo "231000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*118 (CptPort
uid 632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 633,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,128625,212000,129375"
)
tg (CPTG
uid 634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 635,0
va (VaSet
)
xt "213000,128500,218100,129500"
st "oc_dack_no"
blo "213000,129300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
)
)
)
*119 (CptPort
uid 9994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,134625,232750,135375"
)
tg (CPTG
uid 9996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9997,0
va (VaSet
)
xt "227200,134500,231000,135500"
st "rst_drv_o"
ju 2
blo "231000,135300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 13
suid 19,0
)
)
)
]
shape (Rectangle
uid 564,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,123000,232000,136000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 565,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 566,0
va (VaSet
font "helvetica,8,1"
)
xt "220900,123000,222600,124000"
st "ocb"
blo "220900,123800"
tm "BdLibraryNameMgr"
)
*121 (Text
uid 567,0
va (VaSet
font "helvetica,8,1"
)
xt "220900,124000,227100,125000"
st "ocb_command"
blo "220900,124800"
tm "CptNameMgr"
)
*122 (Text
uid 568,0
va (VaSet
font "helvetica,8,1"
)
xt "220900,125000,227200,126000"
st "Uocbcommand"
blo "220900,125800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 569,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 570,0
text (MLText
uid 571,0
va (VaSet
font "clean,8,0"
)
xt "226000,123000,226000,123000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*123 (SaComponent
uid 636,0
optionalChildren [
*124 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,95625,212000,96375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
)
xt "213000,95500,216700,96500"
st "oc_data_i"
blo "213000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 4
)
)
)
*125 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,91625,212000,92375"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "213000,91500,214000,92500"
st "clk"
blo "213000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 9
)
)
)
*126 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,98625,232750,99375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
)
xt "216300,98500,231000,99500"
st "strm_req_stat_o : ((NSTREAMS-1):0)"
ju 2
blo "231000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_req_stat_o"
t "std_logic_vector"
b "((NSTREAMS-1) downto 0)"
prec "-- streams interface"
preAdd 0
o 6
)
)
)
*127 (CptPort
uid 657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,97625,232750,98375"
)
tg (CPTG
uid 659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 660,0
va (VaSet
)
xt "218200,97500,231000,98500"
st "strm_reg_o : ((NSTREAMS-1):0)"
ju 2
blo "231000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_reg_o"
t "slv16_array"
b "((NSTREAMS-1) downto 0)"
o 7
)
)
)
*128 (CptPort
uid 661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,92625,212000,93375"
)
tg (CPTG
uid 663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 664,0
va (VaSet
)
xt "213000,92500,214000,93500"
st "rst"
blo "213000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
)
)
)
*129 (CptPort
uid 665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,94625,212000,95375"
)
tg (CPTG
uid 667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 668,0
va (VaSet
)
xt "213000,94500,217400,95500"
st "oc_valid_i"
blo "213000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 3
)
)
)
*130 (CptPort
uid 669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,99625,232750,100375"
)
tg (CPTG
uid 671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
)
xt "217900,99500,231000,100500"
st "strm_cmd_o : ((NSTREAMS-1):0)"
ju 2
blo "231000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_cmd_o"
t "slv16_array"
b "((NSTREAMS-1) downto 0)"
o 8
)
)
)
*131 (CptPort
uid 673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 674,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,92625,232750,93375"
)
tg (CPTG
uid 675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 676,0
va (VaSet
)
xt "229400,92500,231000,93500"
st "lld_i"
ju 2
blo "231000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
)
)
)
*132 (CptPort
uid 677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,91625,232750,92375"
)
tg (CPTG
uid 679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "229200,91500,231000,92500"
st "lls_o"
ju 2
blo "231000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 1
)
)
)
*133 (CptPort
uid 681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 682,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,96625,212000,97375"
)
tg (CPTG
uid 683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 684,0
va (VaSet
)
xt "213000,96500,218100,97500"
st "oc_dack_no"
blo "213000,97300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 637,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,91000,232000,101000"
)
oxt "15000,11000,35000,26000"
ttg (MlTextGroup
uid 638,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 639,0
va (VaSet
font "helvetica,8,1"
)
xt "220650,91000,222350,92000"
st "ocb"
blo "220650,91800"
tm "BdLibraryNameMgr"
)
*135 (Text
uid 640,0
va (VaSet
font "helvetica,8,1"
)
xt "220650,92000,226350,93000"
st "ocb_streams"
blo "220650,92800"
tm "CptNameMgr"
)
*136 (Text
uid 641,0
va (VaSet
font "helvetica,8,1"
)
xt "220650,93000,226450,94000"
st "Uocbstreams"
blo "220650,93800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 642,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 643,0
text (MLText
uid 644,0
va (VaSet
font "clean,8,0"
)
xt "215000,90200,231000,91000"
st "NSTREAMS = 144    ( integer )  "
)
header ""
)
elements [
(GiElement
name "NSTREAMS"
type "integer"
value "144"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*137 (PortIoOut
uid 685,0
shape (CompositeShape
uid 686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 687,0
sl 0
ro 270
xt "243500,113625,245000,114375"
)
(Line
uid 688,0
sl 0
ro 270
xt "243000,114000,243500,114000"
pts [
"243000,114000"
"243500,114000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 689,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 690,0
va (VaSet
isHidden 1
)
xt "246000,113500,251200,114500"
st "spiser_clk_o"
blo "246000,114300"
tm "WireNameMgr"
)
)
)
*138 (PortIoOut
uid 691,0
shape (CompositeShape
uid 692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 693,0
sl 0
ro 270
xt "243500,114625,245000,115375"
)
(Line
uid 694,0
sl 0
ro 270
xt "243000,115000,243500,115000"
pts [
"243000,115000"
"243500,115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 695,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 696,0
va (VaSet
isHidden 1
)
xt "246000,114500,251700,115500"
st "spiser_com_o"
blo "246000,115300"
tm "WireNameMgr"
)
)
)
*139 (PortIoIn
uid 697,0
shape (CompositeShape
uid 698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 699,0
sl 0
ro 90
xt "243500,110625,245000,111375"
)
(Line
uid 700,0
sl 0
ro 90
xt "243000,111000,243500,111000"
pts [
"243500,111000"
"243000,111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 701,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 702,0
va (VaSet
isHidden 1
)
xt "246000,110500,248000,111500"
st "sda_i"
blo "246000,111300"
tm "WireNameMgr"
)
)
)
*140 (PortIoOut
uid 703,0
shape (CompositeShape
uid 704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 705,0
sl 0
ro 270
xt "243500,111625,245000,112375"
)
(Line
uid 706,0
sl 0
ro 270
xt "243000,112000,243500,112000"
pts [
"243000,112000"
"243500,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 707,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 708,0
va (VaSet
isHidden 1
)
xt "246000,111500,248600,112500"
st "sda_to"
blo "246000,112300"
tm "WireNameMgr"
)
)
)
*141 (PortIoOut
uid 709,0
shape (CompositeShape
uid 710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 711,0
sl 0
ro 270
xt "243500,109625,245000,110375"
)
(Line
uid 712,0
sl 0
ro 270
xt "243000,110000,243500,110000"
pts [
"243000,110000"
"243500,110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 713,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "246000,109500,248300,110500"
st "sda_o"
blo "246000,110300"
tm "WireNameMgr"
)
)
)
*142 (PortIoOut
uid 715,0
shape (CompositeShape
uid 716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 717,0
sl 0
ro 270
xt "243500,107625,245000,108375"
)
(Line
uid 718,0
sl 0
ro 270
xt "243000,108000,243500,108000"
pts [
"243000,108000"
"243500,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 719,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 720,0
va (VaSet
isHidden 1
)
xt "246000,107500,248500,108500"
st "sck_to"
blo "246000,108300"
tm "WireNameMgr"
)
)
)
*143 (PortIoOut
uid 721,0
shape (CompositeShape
uid 722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 723,0
sl 0
ro 270
xt "243500,106625,245000,107375"
)
(Line
uid 724,0
sl 0
ro 270
xt "243000,107000,243500,107000"
pts [
"243000,107000"
"243500,107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 725,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 726,0
va (VaSet
isHidden 1
)
xt "246000,106500,248200,107500"
st "sck_o"
blo "246000,107300"
tm "WireNameMgr"
)
)
)
*144 (MWC
uid 744,0
optionalChildren [
*145 (CptPort
uid 753,0
optionalChildren [
*146 (Line
uid 758,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "256000,112000,257000,112000"
pts [
"256000,112000"
"257000,112000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,111625,256000,112375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,111500,254500,112400"
st "din"
blo "253000,112200"
)
s (Text
uid 757,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,112400,253000,112400"
blo "253000,112400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 40
)
)
)
*147 (CptPort
uid 759,0
optionalChildren [
*148 (Line
uid 764,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,112000,261000,112000"
pts [
"261000,112000"
"260000,112000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,111625,261750,112375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,111500,264000,112400"
st "dout"
ju 2
blo "264000,112200"
)
s (Text
uid 763,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,112400,264000,112400"
ju 2
blo "264000,112400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 39
)
)
)
*149 (Grouping
uid 765,0
optionalChildren [
*150 (CommentGraphic
uid 767,0
shape (CustomPolygon
pts [
"257000,110000"
"260000,112000"
"257000,114000"
"257000,110000"
]
uid 768,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,110000,260000,114000"
)
oxt "7000,6000,10000,10000"
)
*151 (CommentText
uid 769,0
shape (Rectangle
uid 770,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,111000,259250,113000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 771,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,111550,259125,112450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 766,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,110000,260000,114000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 745,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,110000,261000,114000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 746,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 747,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,111200,262650,112200"
st "moduleware"
blo "257350,112000"
)
*153 (Text
uid 748,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,112100,258950,113100"
st "buff"
blo "257350,112900"
)
*154 (Text
uid 749,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,112200,259450,113200"
st "U_10"
blo "257350,113000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 750,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 751,0
text (MLText
uid 752,0
va (VaSet
font "clean,8,0"
)
xt "253000,91300,253000,91300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*155 (MWC
uid 772,0
optionalChildren [
*156 (CptPort
uid 781,0
optionalChildren [
*157 (Line
uid 786,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "256000,111000,257000,111000"
pts [
"256000,111000"
"257000,111000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 782,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,110625,256000,111375"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 784,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,110500,254500,111400"
st "din"
blo "253000,111200"
)
s (Text
uid 785,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,111400,253000,111400"
blo "253000,111400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 40
)
)
)
*158 (CptPort
uid 787,0
optionalChildren [
*159 (Line
uid 792,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,111000,261000,111000"
pts [
"261000,111000"
"260000,111000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,110625,261750,111375"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 790,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,110500,264000,111400"
st "dout"
ju 2
blo "264000,111200"
)
s (Text
uid 791,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,111400,264000,111400"
ju 2
blo "264000,111400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 39
)
)
)
*160 (Grouping
uid 793,0
optionalChildren [
*161 (CommentGraphic
uid 795,0
shape (CustomPolygon
pts [
"257000,109000"
"260000,111000"
"257000,113000"
"257000,109000"
]
uid 796,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,109000,260000,113000"
)
oxt "7000,6000,10000,10000"
)
*162 (CommentText
uid 797,0
shape (Rectangle
uid 798,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,110000,259250,112000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 799,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,110550,259125,111450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 794,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,109000,260000,113000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 773,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,109000,261000,113000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 774,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 775,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,110200,262650,111200"
st "moduleware"
blo "257350,111000"
)
*164 (Text
uid 776,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,111100,258950,112100"
st "buff"
blo "257350,111900"
)
*165 (Text
uid 777,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,111200,258950,112200"
st "U_9"
blo "257350,112000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 778,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 779,0
text (MLText
uid 780,0
va (VaSet
font "clean,8,0"
)
xt "253000,90300,253000,90300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*166 (MWC
uid 800,0
optionalChildren [
*167 (CptPort
uid 809,0
optionalChildren [
*168 (Line
uid 814,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "256000,110000,257000,110000"
pts [
"256000,110000"
"257000,110000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 810,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,109625,256000,110375"
)
tg (CPTG
uid 811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 812,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,109500,254500,110400"
st "din"
blo "253000,110200"
)
s (Text
uid 813,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,110400,253000,110400"
blo "253000,110400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 40
)
)
)
*169 (CptPort
uid 815,0
optionalChildren [
*170 (Line
uid 820,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,110000,261000,110000"
pts [
"261000,110000"
"260000,110000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 816,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,109625,261750,110375"
)
tg (CPTG
uid 817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 818,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,109500,264000,110400"
st "dout"
ju 2
blo "264000,110200"
)
s (Text
uid 819,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,110400,264000,110400"
ju 2
blo "264000,110400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 39
)
)
)
*171 (Grouping
uid 821,0
optionalChildren [
*172 (CommentGraphic
uid 823,0
shape (CustomPolygon
pts [
"257000,108000"
"260000,110000"
"257000,112000"
"257000,108000"
]
uid 824,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,108000,260000,112000"
)
oxt "7000,6000,10000,10000"
)
*173 (CommentText
uid 825,0
shape (Rectangle
uid 826,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,109000,259250,111000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 827,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,109550,259125,110450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 822,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,108000,260000,112000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 801,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,108000,261000,112000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 802,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
uid 803,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,109200,262650,110200"
st "moduleware"
blo "257350,110000"
)
*175 (Text
uid 804,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,110100,258950,111100"
st "buff"
blo "257350,110900"
)
*176 (Text
uid 805,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,110200,258950,111200"
st "U_8"
blo "257350,111000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 806,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 807,0
text (MLText
uid 808,0
va (VaSet
font "clean,8,0"
)
xt "253000,89300,253000,89300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*177 (MWC
uid 828,0
optionalChildren [
*178 (CptPort
uid 837,0
optionalChildren [
*179 (Line
uid 842,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "256000,119000,257000,119000"
pts [
"256000,119000"
"257000,119000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 838,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,118625,256000,119375"
)
tg (CPTG
uid 839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,118500,254500,119400"
st "din"
blo "253000,119200"
)
s (Text
uid 841,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,119400,253000,119400"
blo "253000,119400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 40
)
)
)
*180 (CptPort
uid 843,0
optionalChildren [
*181 (Line
uid 848,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,119000,261000,119000"
pts [
"261000,119000"
"260000,119000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 844,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,118625,261750,119375"
)
tg (CPTG
uid 845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 846,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,118500,264000,119400"
st "dout"
ju 2
blo "264000,119200"
)
s (Text
uid 847,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,119400,264000,119400"
ju 2
blo "264000,119400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 38
)
)
)
*182 (Grouping
uid 849,0
optionalChildren [
*183 (CommentGraphic
uid 851,0
shape (CustomPolygon
pts [
"257000,117000"
"260000,119000"
"257000,121000"
"257000,117000"
]
uid 852,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,117000,260000,121000"
)
oxt "7000,6000,10000,10000"
)
*184 (CommentText
uid 853,0
shape (Rectangle
uid 854,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,118000,259250,120000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 855,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,118550,259125,119450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 850,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,117000,260000,121000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 829,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,117000,261000,121000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 830,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
uid 831,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,118200,262650,119200"
st "moduleware"
blo "257350,119000"
)
*186 (Text
uid 832,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,119100,258950,120100"
st "buff"
blo "257350,119900"
)
*187 (Text
uid 833,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,119200,258950,120200"
st "U_7"
blo "257350,120000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 834,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 835,0
text (MLText
uid 836,0
va (VaSet
font "clean,8,0"
)
xt "253000,98300,253000,98300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*188 (MWC
uid 856,0
optionalChildren [
*189 (CptPort
uid 865,0
optionalChildren [
*190 (Line
uid 870,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "256000,118000,257000,118000"
pts [
"256000,118000"
"257000,118000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 866,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,117625,256000,118375"
)
tg (CPTG
uid 867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 868,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,117500,254500,118400"
st "din"
blo "253000,118200"
)
s (Text
uid 869,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,118400,253000,118400"
blo "253000,118400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 40
)
)
)
*191 (CptPort
uid 871,0
optionalChildren [
*192 (Line
uid 876,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,118000,261000,118000"
pts [
"261000,118000"
"260000,118000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 872,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,117625,261750,118375"
)
tg (CPTG
uid 873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 874,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,117500,264000,118400"
st "dout"
ju 2
blo "264000,118200"
)
s (Text
uid 875,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,118400,264000,118400"
ju 2
blo "264000,118400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 38
)
)
)
*193 (Grouping
uid 877,0
optionalChildren [
*194 (CommentGraphic
uid 879,0
shape (CustomPolygon
pts [
"257000,116000"
"260000,118000"
"257000,120000"
"257000,116000"
]
uid 880,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,116000,260000,120000"
)
oxt "7000,6000,10000,10000"
)
*195 (CommentText
uid 881,0
shape (Rectangle
uid 882,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,117000,259250,119000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 883,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,117550,259125,118450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 878,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,116000,260000,120000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 857,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,116000,261000,120000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 858,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 859,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,117200,262650,118200"
st "moduleware"
blo "257350,118000"
)
*197 (Text
uid 860,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,118100,258950,119100"
st "buff"
blo "257350,118900"
)
*198 (Text
uid 861,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,118200,258950,119200"
st "U_6"
blo "257350,119000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 862,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 863,0
text (MLText
uid 864,0
va (VaSet
font "clean,8,0"
)
xt "253000,97300,253000,97300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*199 (MWC
uid 884,0
optionalChildren [
*200 (CptPort
uid 893,0
optionalChildren [
*201 (Line
uid 898,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "256000,117000,257000,117000"
pts [
"256000,117000"
"257000,117000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,116625,256000,117375"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,116500,254500,117400"
st "din"
blo "253000,117200"
)
s (Text
uid 897,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,117400,253000,117400"
blo "253000,117400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 40
)
)
)
*202 (CptPort
uid 899,0
optionalChildren [
*203 (Line
uid 904,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,117000,261000,117000"
pts [
"261000,117000"
"260000,117000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 900,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,116625,261750,117375"
)
tg (CPTG
uid 901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 902,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,116500,264000,117400"
st "dout"
ju 2
blo "264000,117200"
)
s (Text
uid 903,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,117400,264000,117400"
ju 2
blo "264000,117400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 38
)
)
)
*204 (Grouping
uid 905,0
optionalChildren [
*205 (CommentGraphic
uid 907,0
shape (CustomPolygon
pts [
"257000,115000"
"260000,117000"
"257000,119000"
"257000,115000"
]
uid 908,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,115000,260000,119000"
)
oxt "7000,6000,10000,10000"
)
*206 (CommentText
uid 909,0
shape (Rectangle
uid 910,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,116000,259250,118000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 911,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,116550,259125,117450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 906,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,115000,260000,119000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 885,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,115000,261000,119000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 886,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
uid 887,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,116200,262650,117200"
st "moduleware"
blo "257350,117000"
)
*208 (Text
uid 888,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,117100,258950,118100"
st "buff"
blo "257350,117900"
)
*209 (Text
uid 889,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,117200,258950,118200"
st "U_5"
blo "257350,118000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 890,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 891,0
text (MLText
uid 892,0
va (VaSet
font "clean,8,0"
)
xt "253000,96300,253000,96300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*210 (PortIoOut
uid 912,0
shape (CompositeShape
uid 913,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 914,0
sl 0
ro 270
xt "270500,112625,272000,113375"
)
(Line
uid 915,0
sl 0
ro 270
xt "270000,113000,270500,113000"
pts [
"270000,113000"
"270500,113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 916,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 917,0
va (VaSet
isHidden 1
)
xt "273000,112500,278800,113500"
st "ti2c_cvstt_no"
blo "273000,113300"
tm "WireNameMgr"
)
)
)
*211 (PortIoOut
uid 918,0
shape (CompositeShape
uid 919,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 920,0
sl 0
ro 270
xt "270500,119625,272000,120375"
)
(Line
uid 921,0
sl 0
ro 270
xt "270000,120000,270500,120000"
pts [
"270000,120000"
"270500,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 922,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 923,0
va (VaSet
isHidden 1
)
xt "273000,119500,278500,120500"
st "ti2c_cvst_no"
blo "273000,120300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 1678,0
decl (Decl
n "clk"
t "std_logic"
o 2
suid 1,0
)
declText (MLText
uid 1679,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,6800,36600,8000"
st "signal clk                 : std_logic"
)
)
*213 (Net
uid 1680,0
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 25
suid 2,0
)
declText (MLText
uid 1681,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,5600,35000,6800"
st "rx_fifo_rst_o       : std_logic"
)
)
*214 (Net
uid 1682,0
decl (Decl
n "rx_opcode"
t "std_logic_vector"
b "(15 downto 0)"
o 60
suid 3,0
)
declText (MLText
uid 1683,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,38000,48500,39200"
st "signal rx_opcode           : std_logic_vector(15 downto 0)"
)
)
*215 (Net
uid 1684,0
decl (Decl
n "rx_cbcnt"
t "std_logic_vector"
b "(15 downto 0)"
o 57
suid 4,0
)
declText (MLText
uid 1685,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,34400,47800,35600"
st "signal rx_cbcnt            : std_logic_vector(15 downto 0)"
)
)
*216 (Net
uid 1686,0
decl (Decl
n "rx_opseq"
t "std_logic_vector"
b "(15 downto 0)"
o 61
suid 5,0
)
declText (MLText
uid 1687,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,39200,48000,40400"
st "signal rx_opseq            : std_logic_vector(15 downto 0)"
)
)
*217 (Net
uid 1688,0
decl (Decl
n "rx_len"
t "std_logic_vector"
b "(15 downto 0)"
o 58
suid 6,0
)
declText (MLText
uid 1689,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,35600,47300,36800"
st "signal rx_len              : std_logic_vector(15 downto 0)"
)
)
*218 (Net
uid 1690,0
decl (Decl
n "rx_magicn"
t "std_logic_vector"
b "(15 downto 0)"
o 59
suid 7,0
)
declText (MLText
uid 1691,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,36800,48300,38000"
st "signal rx_magicn           : std_logic_vector(15 downto 0)"
)
)
*219 (Net
uid 1692,0
decl (Decl
n "rx_seq"
t "std_logic_vector"
b "(15 downto 0)"
o 62
suid 8,0
)
declText (MLText
uid 1693,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,40400,47400,41600"
st "signal rx_seq              : std_logic_vector(15 downto 0)"
)
)
*220 (Net
uid 1694,0
decl (Decl
n "rx_size"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 63
suid 9,0
)
declText (MLText
uid 1695,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,41600,47300,42800"
st "signal rx_size             : std_logic_vector(15 downto 0)"
)
)
*221 (Net
uid 1702,0
decl (Decl
n "oc_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- hsio oc bus"
preAdd 0
o 47
suid 13,0
)
declText (MLText
uid 1703,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,15200,48800,17600"
st "-- hsio oc bus
signal oc_data             : std_logic_vector(15 DOWNTO 0)"
)
)
*222 (Net
uid 1704,0
decl (Decl
n "oc_valid"
t "std_logic"
o 48
suid 14,0
)
declText (MLText
uid 1705,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17600,37700,18800"
st "signal oc_valid            : std_logic"
)
)
*223 (Net
uid 1706,0
decl (Decl
n "oc_dack_n"
t "std_logic"
o 46
suid 15,0
)
declText (MLText
uid 1707,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,14000,38400,15200"
st "signal oc_dack_n           : std_logic"
)
)
*224 (Net
uid 1708,0
decl (Decl
n "s40"
t "std_logic"
o 5
suid 16,0
)
declText (MLText
uid 1709,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,53600,37800,54800"
st "signal strobe40            : std_logic"
)
)
*225 (Net
uid 1710,0
decl (Decl
n "rst_ocb"
t "std_logic"
o 56
suid 17,0
)
declText (MLText
uid 1711,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,30800,37400,32000"
st "signal rst_ocb             : std_logic"
)
)
*226 (Net
uid 1720,0
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 31
suid 22,0
)
declText (MLText
uid 1721,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,12800,35200,14000"
st "spiser_clk_o        : std_logic"
)
)
*227 (Net
uid 1722,0
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 32
suid 23,0
)
declText (MLText
uid 1723,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,14000,35900,16400"
st "-- payload output
spiser_com_o        : std_logic"
)
)
*228 (Net
uid 1738,0
decl (Decl
n "rst"
t "std_logic"
o 3
suid 31,0
)
declText (MLText
uid 1739,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,24800,36400,26000"
st "signal rst                 : std_logic"
)
)
*229 (Net
uid 1750,0
decl (Decl
n "c_lls"
t "t_llsrc_array"
b "(15 DOWNTO 0)"
o 10
suid 37,0
)
declText (MLText
uid 1751,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,44000,46400,45200"
st "signal s_lls               : t_llsrc_array(127 DOWNTO 0)"
)
)
*230 (Net
uid 1758,0
decl (Decl
n "tick_i"
t "std_logic_vector"
b "(MAX_TICTOG DOWNTO 0)"
o 8
suid 41,0
)
declText (MLText
uid 1759,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,54800,52000,56000"
st "signal tick                : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*231 (Net
uid 1760,0
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 38
suid 42,0
)
declText (MLText
uid 1761,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16400,45800,17600"
st "ti2c_cvst_no        : std_logic_vector(2 DOWNTO 0)"
)
)
*232 (Net
uid 1762,0
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 39
suid 43,0
)
declText (MLText
uid 1763,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17600,45800,18800"
st "ti2c_cvstt_no       : std_logic_vector(2 DOWNTO 0)"
)
)
*233 (Net
uid 1764,0
decl (Decl
n "HI"
t "std_logic"
o 40
suid 44,0
)
declText (MLText
uid 1765,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,2000,36800,3200"
st "signal HI                  : std_logic"
)
)
*234 (Net
uid 1766,0
decl (Decl
n "sck_o"
t "slv16"
o 27
suid 45,0
)
declText (MLText
uid 1767,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,8000,32600,9200"
st "sck_o               : slv16"
)
)
*235 (Net
uid 1768,0
decl (Decl
n "sck_to"
t "slv16"
o 28
suid 46,0
)
declText (MLText
uid 1769,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,9200,32600,10400"
st "sck_to              : slv16"
)
)
*236 (Net
uid 1770,0
decl (Decl
n "sda_o"
t "slv16"
o 29
suid 47,0
)
declText (MLText
uid 1771,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,10400,32800,11600"
st "sda_o               : slv16"
)
)
*237 (Net
uid 1772,0
decl (Decl
n "sda_to"
t "slv16"
o 30
suid 48,0
)
declText (MLText
uid 1773,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,11600,32800,12800"
st "sda_to              : slv16"
)
)
*238 (Net
uid 1774,0
decl (Decl
n "sda_i"
t "slv16"
o 6
suid 49,0
)
declText (MLText
uid 1775,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,4400,32500,5600"
st "sda_i               : slv16"
)
)
*239 (Net
uid 1778,0
decl (Decl
n "c_lld"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 51,0
)
declText (MLText
uid 1779,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,42800,48600,44000"
st "signal s_lld               : std_logic_vector(127 DOWNTO 0)"
)
)
*240 (Net
uid 1780,0
decl (Decl
n "rx_lld_o"
t "std_logic"
o 26
suid 52,0
)
declText (MLText
uid 1781,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,6800,34700,8000"
st "rx_lld_o            : std_logic"
)
)
*241 (Net
uid 1782,0
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 4
suid 53,0
)
declText (MLText
uid 1783,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,2000,32700,4400"
st "-- rx ll fifo interface
rx_lls_i            : t_llsrc"
)
)
*242 (PortIoIn
uid 1792,0
shape (CompositeShape
uid 1793,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1794,0
sl 0
ro 270
xt "134000,80625,135500,81375"
)
(Line
uid 1795,0
sl 0
ro 270
xt "135500,81000,136000,81000"
pts [
"135500,81000"
"136000,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1796,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1797,0
va (VaSet
isHidden 1
)
xt "131000,80500,133000,81500"
st "tick_i"
ju 2
blo "133000,81300"
tm "WireNameMgr"
)
)
)
*243 (Net
uid 1802,0
decl (Decl
n "command_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- payload output"
preAdd 0
o 11
suid 56,0
)
declText (MLText
uid 1803,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*244 (Net
uid 1810,0
decl (Decl
n "rst_trig_o"
t "std_logic"
o 24
suid 57,0
)
declText (MLText
uid 1811,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*245 (Net
uid 1818,0
decl (Decl
n "rst_ro_o"
t "std_logic"
o 23
suid 58,0
)
declText (MLText
uid 1819,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*246 (Net
uid 1834,0
decl (Decl
n "rst_feo_o"
t "std_logic"
o 20
suid 60,0
)
declText (MLText
uid 1835,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*247 (Net
uid 1842,0
decl (Decl
n "rst_disp_o"
t "std_logic"
o 18
suid 61,0
)
declText (MLText
uid 1843,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*248 (Net
uid 1850,0
decl (Decl
n "rst_netrx_o"
t "std_logic"
o 21
suid 62,0
)
declText (MLText
uid 1851,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*249 (Net
uid 1858,0
decl (Decl
n "rst_nettx_o"
t "std_logic"
o 22
suid 63,0
)
declText (MLText
uid 1859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*250 (PortIoOut
uid 1872,0
shape (CompositeShape
uid 1873,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1874,0
sl 0
ro 270
xt "243500,129625,245000,130375"
)
(Line
uid 1875,0
sl 0
ro 270
xt "243000,130000,243500,130000"
pts [
"243000,130000"
"243500,130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1876,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1877,0
va (VaSet
isHidden 1
)
xt "246000,129500,250300,130500"
st "rst_trig_o"
blo "246000,130300"
tm "WireNameMgr"
)
)
)
*251 (PortIoOut
uid 1878,0
shape (CompositeShape
uid 1879,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1880,0
sl 0
ro 270
xt "243500,128625,245000,129375"
)
(Line
uid 1881,0
sl 0
ro 270
xt "243000,129000,243500,129000"
pts [
"243000,129000"
"243500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1882,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1883,0
va (VaSet
isHidden 1
)
xt "246000,128500,249300,129500"
st "rst_ro_o"
blo "246000,129300"
tm "WireNameMgr"
)
)
)
*252 (PortIoOut
uid 1890,0
shape (CompositeShape
uid 1891,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1892,0
sl 0
ro 270
xt "243500,130625,245000,131375"
)
(Line
uid 1893,0
sl 0
ro 270
xt "243000,131000,243500,131000"
pts [
"243000,131000"
"243500,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1894,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1895,0
va (VaSet
isHidden 1
)
xt "246000,130500,249700,131500"
st "rst_feo_o"
blo "246000,131300"
tm "WireNameMgr"
)
)
)
*253 (PortIoOut
uid 1896,0
shape (CompositeShape
uid 1897,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1898,0
sl 0
ro 270
xt "243500,131625,245000,132375"
)
(Line
uid 1899,0
sl 0
ro 270
xt "243000,132000,243500,132000"
pts [
"243000,132000"
"243500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1900,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1901,0
va (VaSet
isHidden 1
)
xt "246000,131500,250600,132500"
st "rst_disp_o"
blo "246000,132300"
tm "WireNameMgr"
)
)
)
*254 (PortIoOut
uid 1902,0
shape (CompositeShape
uid 1903,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1904,0
sl 0
ro 270
xt "243500,132625,245000,133375"
)
(Line
uid 1905,0
sl 0
ro 270
xt "243000,133000,243500,133000"
pts [
"243000,133000"
"243500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1906,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1907,0
va (VaSet
isHidden 1
)
xt "246000,132500,251000,133500"
st "rst_netrx_o"
blo "246000,133300"
tm "WireNameMgr"
)
)
)
*255 (PortIoOut
uid 1908,0
shape (CompositeShape
uid 1909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1910,0
sl 0
ro 270
xt "243500,133625,245000,134375"
)
(Line
uid 1911,0
sl 0
ro 270
xt "243000,134000,243500,134000"
pts [
"243000,134000"
"243500,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1912,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1913,0
va (VaSet
isHidden 1
)
xt "246000,133500,251000,134500"
st "rst_nettx_o"
blo "246000,134300"
tm "WireNameMgr"
)
)
)
*256 (Net
uid 2024,0
decl (Decl
n "stat_i"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 7
suid 66,0
)
declText (MLText
uid 2025,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*257 (PortIoIn
uid 2032,0
shape (CompositeShape
uid 2033,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2034,0
sl 0
ro 270
xt "202000,76625,203500,77375"
)
(Line
uid 2035,0
sl 0
ro 270
xt "203500,77000,204000,77000"
pts [
"203500,77000"
"204000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2036,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2037,0
va (VaSet
isHidden 1
)
xt "198900,76500,201000,77500"
st "stat_i"
ju 2
blo "201000,77300"
tm "WireNameMgr"
)
)
)
*258 (SaComponent
uid 2175,0
optionalChildren [
*259 (CptPort
uid 2111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,86625,148000,87375"
)
tg (CPTG
uid 2113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2114,0
va (VaSet
)
xt "149000,86500,150000,87500"
st "clk"
blo "149000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure
--tick_1khz_i  : in    std_logic;"
preAdd 0
o 16
suid 6,0
)
)
)
*260 (CptPort
uid 2115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,87625,148000,88375"
)
tg (CPTG
uid 2117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2118,0
va (VaSet
)
xt "149000,87600,150000,88600"
st "rst"
blo "149000,88400"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 17
suid 32,0
)
)
)
*261 (CptPort
uid 2119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,93625,163750,94375"
)
tg (CPTG
uid 2121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2122,0
va (VaSet
)
xt "157400,93600,162300,94600"
st "rx_cbcnt_o"
ju 2
blo "162300,94400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_cbcnt_o"
t "slv16"
o 7
suid 34,0
)
)
)
*262 (CptPort
uid 2123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,92625,163750,93375"
)
tg (CPTG
uid 2125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2126,0
va (VaSet
)
xt "158900,92600,162300,93600"
st "rx_len_o"
ju 2
blo "162300,93400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_len_o"
t "slv16"
o 6
suid 36,0
)
)
)
*263 (CptPort
uid 2127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,90625,163750,91375"
)
tg (CPTG
uid 2129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2130,0
va (VaSet
)
xt "156900,90500,162300,91500"
st "rx_magicn_o"
ju 2
blo "162300,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_magicn_o"
t "slv16"
prec "--      rx_src_rdy_i : in     std_logic;
--      rx_data_i    : in     slv16;
--      rx_sof_i     : in     std_logic;
--      rx_eof_i     : in     std_logic;
--      rx_dst_rdy_o : out    std_logic;
-- decoded out (for debug)"
preAdd 0
o 4
suid 37,0
)
)
)
*264 (CptPort
uid 2131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,95625,163750,96375"
)
tg (CPTG
uid 2133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2134,0
va (VaSet
)
xt "156600,95600,162200,96600"
st "rx_opcode_o"
ju 2
blo "162200,96400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_opcode_o"
t "slv16"
o 8
suid 38,0
)
)
)
*265 (CptPort
uid 2135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,91625,163750,92375"
)
tg (CPTG
uid 2137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2138,0
va (VaSet
)
xt "158600,91600,162200,92600"
st "rx_seq_o"
ju 2
blo "162200,92400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_seq_o"
t "slv16"
o 5
suid 39,0
)
)
)
*266 (CptPort
uid 2139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,97625,163750,98375"
)
tg (CPTG
uid 2141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2142,0
va (VaSet
)
xt "158700,97600,162400,98600"
st "rx_size_o"
ju 2
blo "162400,98400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_size_o"
t "slv16"
posAdd 0
o 10
suid 40,0
)
)
)
*267 (CptPort
uid 2143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,105625,163750,106375"
)
tg (CPTG
uid 2145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2146,0
va (VaSet
)
xt "158000,105500,162000,106500"
st "oc_data_o"
ju 2
blo "162000,106300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_data_o"
t "slv16"
prec "-- hsio oc bus"
preAdd 0
o 13
suid 65,0
)
)
)
*268 (CptPort
uid 2147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,104625,163750,105375"
)
tg (CPTG
uid 2149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2150,0
va (VaSet
)
xt "157300,104500,162000,105500"
st "oc_valid_o"
ju 2
blo "162000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_valid_o"
t "std_logic"
o 14
suid 71,0
)
)
)
*269 (CptPort
uid 2151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,96625,163750,97375"
)
tg (CPTG
uid 2153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2154,0
va (VaSet
)
xt "157000,96500,162000,97500"
st "rx_ocseq_o"
ju 2
blo "162000,97300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ocseq_o"
t "slv16"
o 9
suid 73,0
)
)
)
*270 (CptPort
uid 2155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2156,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,101625,163750,102375"
)
tg (CPTG
uid 2157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2158,0
va (VaSet
)
xt "160400,101500,162000,102500"
st "lld_i"
ju 2
blo "162000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 12
suid 97,0
)
)
)
*271 (CptPort
uid 2159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,100625,163750,101375"
)
tg (CPTG
uid 2161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2162,0
va (VaSet
)
xt "160200,100500,162000,101500"
st "lls_o"
ju 2
blo "162000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 11
suid 98,0
)
)
)
*272 (CptPort
uid 2163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,106625,163750,107375"
)
tg (CPTG
uid 2165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2166,0
va (VaSet
)
xt "157200,106500,162000,107500"
st "oc_dack_ni"
ju 2
blo "162000,107300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_dack_ni"
t "std_logic"
o 15
suid 99,0
)
)
)
*273 (CptPort
uid 2167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2168,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,91625,148000,92375"
)
tg (CPTG
uid 2169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2170,0
va (VaSet
)
xt "149000,91500,152200,92500"
st "rx_lld_o"
blo "149000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 3
suid 100,0
)
)
)
*274 (CptPort
uid 2171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,90625,148000,91375"
)
tg (CPTG
uid 2173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2174,0
va (VaSet
)
xt "149000,90500,151800,91500"
st "rx_lls_i"
blo "149000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 2
suid 101,0
)
)
)
*275 (CptPort
uid 2956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163000,108625,163750,109375"
)
tg (CPTG
uid 2958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2959,0
va (VaSet
)
xt "158100,108500,162000,109500"
st "rst_ocb_o"
ju 2
blo "162000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_ocb_o"
t "std_logic"
o 1
suid 102,0
)
)
)
]
shape (Rectangle
uid 2176,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "148000,86000,163000,110000"
)
oxt "10000,29000,25000,49000"
ttg (MlTextGroup
uid 2177,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 2178,0
va (VaSet
font "helvetica,8,1"
)
xt "153450,86500,155150,87500"
st "hsio"
blo "153450,87300"
tm "BdLibraryNameMgr"
)
*277 (Text
uid 2179,0
va (VaSet
font "helvetica,8,1"
)
xt "153450,87500,161750,88500"
st "rx_packet_decoder"
blo "153450,88300"
tm "CptNameMgr"
)
*278 (Text
uid 2180,0
va (VaSet
font "helvetica,8,1"
)
xt "153450,88500,161350,89500"
st "Urxpacketdecoder"
blo "153450,89300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2181,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2182,0
text (MLText
uid 2183,0
va (VaSet
font "clean,8,0"
)
xt "151000,88200,151000,88200"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*279 (PortIoIn
uid 2282,0
shape (CompositeShape
uid 2283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2284,0
sl 0
ro 270
xt "134000,82625,135500,83375"
)
(Line
uid 2285,0
sl 0
ro 270
xt "135500,83000,136000,83000"
pts [
"135500,83000"
"136000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2286,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2287,0
va (VaSet
isHidden 1
)
xt "131600,82500,133000,83500"
st "s40"
ju 2
blo "133000,83300"
tm "WireNameMgr"
)
)
)
*280 (Net
uid 2288,0
decl (Decl
n "com_ocrawcom_o"
t "std_logic"
o 42
suid 67,0
)
declText (MLText
uid 2289,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*281 (Net
uid 2332,0
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 17
suid 69,0
)
declText (MLText
uid 2333,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*282 (PortIoOut
uid 2340,0
shape (CompositeShape
uid 2341,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2342,0
sl 0
ro 270
xt "268500,60625,270000,61375"
)
(Line
uid 2343,0
sl 0
ro 270
xt "268000,61000,268500,61000"
pts [
"268000,61000"
"268500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2344,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2345,0
va (VaSet
isHidden 1
)
xt "271000,60500,273200,61500"
st "reg_o"
blo "271000,61300"
tm "WireNameMgr"
)
)
)
*283 (Net
uid 2444,0
decl (Decl
n "db_data_o"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 12
suid 72,0
)
declText (MLText
uid 2445,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*284 (Net
uid 2452,0
decl (Decl
n "db_wr_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 13
suid 73,0
)
declText (MLText
uid 2453,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*285 (PortIoOut
uid 2488,0
shape (CompositeShape
uid 2489,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2490,0
sl 0
ro 270
xt "268500,54625,270000,55375"
)
(Line
uid 2491,0
sl 0
ro 270
xt "268000,55000,268500,55000"
pts [
"268000,55000"
"268500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2492,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2493,0
va (VaSet
isHidden 1
)
xt "271000,54500,272700,55500"
st "c_lls"
blo "271000,55300"
tm "WireNameMgr"
)
)
)
*286 (PortIoIn
uid 2494,0
shape (CompositeShape
uid 2495,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2496,0
sl 0
ro 90
xt "268500,55625,270000,56375"
)
(Line
uid 2497,0
sl 0
ro 90
xt "268000,56000,268500,56000"
pts [
"268500,56000"
"268000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2498,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2499,0
va (VaSet
isHidden 1
)
xt "271000,55500,272800,56500"
st "c_lld"
blo "271000,56300"
tm "WireNameMgr"
)
)
)
*287 (Net
uid 2504,0
decl (Decl
n "strm_reg_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 36
suid 74,0
)
declText (MLText
uid 2505,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*288 (Net
uid 2506,0
decl (Decl
n "strm_req_stat_o"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 37
suid 75,0
)
declText (MLText
uid 2507,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*289 (Net
uid 2508,0
decl (Decl
n "strm_cmd_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 35
suid 76,0
)
declText (MLText
uid 2509,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*290 (PortIoOut
uid 2510,0
shape (CompositeShape
uid 2511,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2512,0
sl 0
ro 270
xt "242500,97625,244000,98375"
)
(Line
uid 2513,0
sl 0
ro 270
xt "242000,98000,242500,98000"
pts [
"242000,98000"
"242500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2514,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2515,0
va (VaSet
isHidden 1
)
xt "245000,97500,249800,98500"
st "strm_reg_o"
blo "245000,98300"
tm "WireNameMgr"
)
)
)
*291 (PortIoOut
uid 2516,0
shape (CompositeShape
uid 2517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2518,0
sl 0
ro 270
xt "242500,98625,244000,99375"
)
(Line
uid 2519,0
sl 0
ro 270
xt "242000,99000,242500,99000"
pts [
"242000,99000"
"242500,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2520,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2521,0
va (VaSet
isHidden 1
)
xt "245000,98500,251700,99500"
st "strm_req_stat_o"
blo "245000,99300"
tm "WireNameMgr"
)
)
)
*292 (PortIoOut
uid 2522,0
shape (CompositeShape
uid 2523,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2524,0
sl 0
ro 270
xt "242500,99625,244000,100375"
)
(Line
uid 2525,0
sl 0
ro 270
xt "242000,100000,242500,100000"
pts [
"242000,100000"
"242500,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2526,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2527,0
va (VaSet
isHidden 1
)
xt "245000,99500,250100,100500"
st "strm_cmd_o"
blo "245000,100300"
tm "WireNameMgr"
)
)
)
*293 (PortIoIn
uid 2944,0
shape (CompositeShape
uid 2945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2946,0
sl 0
ro 270
xt "134000,86625,135500,87375"
)
(Line
uid 2947,0
sl 0
ro 270
xt "135500,87000,136000,87000"
pts [
"135500,87000"
"136000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2948,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2949,0
va (VaSet
isHidden 1
)
xt "132000,86500,133000,87500"
st "clk"
ju 2
blo "133000,87300"
tm "WireNameMgr"
)
)
)
*294 (PortIoIn
uid 2950,0
shape (CompositeShape
uid 2951,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2952,0
sl 0
ro 270
xt "134000,87625,135500,88375"
)
(Line
uid 2953,0
sl 0
ro 270
xt "135500,88000,136000,88000"
pts [
"135500,88000"
"136000,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2954,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2955,0
va (VaSet
isHidden 1
)
xt "132000,87500,133000,88500"
st "rst"
ju 2
blo "133000,88300"
tm "WireNameMgr"
)
)
)
*295 (PortIoOut
uid 3171,0
shape (CompositeShape
uid 3172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3173,0
sl 0
ro 270
xt "270500,126625,272000,127375"
)
(Line
uid 3174,0
sl 0
ro 270
xt "270000,127000,270500,127000"
pts [
"270000,127000"
"270500,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3176,0
va (VaSet
isHidden 1
)
xt "273000,126500,277500,127500"
st "command_o"
blo "273000,127300"
tm "WireNameMgr"
)
)
)
*296 (MWC
uid 3183,0
optionalChildren [
*297 (CptPort
uid 3192,0
optionalChildren [
*298 (Line
uid 3197,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "256000,127000,257000,127000"
pts [
"256000,127000"
"257000,127000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3193,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "255250,126625,256000,127375"
)
tg (CPTG
uid 3194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3195,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "253000,126500,254500,127400"
st "din"
blo "253000,127200"
)
s (Text
uid 3196,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "253000,127400,253000,127400"
blo "253000,127400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload output"
preAdd 0
o 43
)
)
)
*299 (CptPort
uid 3198,0
optionalChildren [
*300 (Line
uid 3203,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,127000,261000,127000"
pts [
"261000,127000"
"260000,127000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3199,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "261000,126625,261750,127375"
)
tg (CPTG
uid 3200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3201,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "262000,126500,264000,127400"
st "dout"
ju 2
blo "264000,127200"
)
s (Text
uid 3202,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "264000,127400,264000,127400"
ju 2
blo "264000,127400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload output"
preAdd 0
o 11
)
)
)
*301 (Grouping
uid 3204,0
optionalChildren [
*302 (CommentGraphic
uid 3206,0
shape (CustomPolygon
pts [
"257000,125000"
"260000,127000"
"257000,129000"
"257000,125000"
]
uid 3207,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "257000,125000,260000,129000"
)
oxt "7000,6000,10000,10000"
)
*303 (CommentText
uid 3208,0
shape (Rectangle
uid 3209,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "257000,126000,259250,128000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3210,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "257125,126550,259125,127450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3205,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "257000,125000,260000,129000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3184,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "256000,125000,261000,129000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
uid 3186,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,126200,262650,127200"
st "moduleware"
blo "257350,127000"
)
*305 (Text
uid 3187,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,127100,258950,128100"
st "buff"
blo "257350,127900"
)
*306 (Text
uid 3188,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "257350,127200,259450,128200"
st "U_11"
blo "257350,128000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3189,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3190,0
text (MLText
uid 3191,0
va (VaSet
font "clean,8,0"
)
xt "253000,106300,253000,106300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*307 (Net
uid 3211,0
decl (Decl
n "command"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- payload output"
preAdd 0
o 43
suid 78,0
)
declText (MLText
uid 3212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*308 (PortIoOut
uid 4200,0
shape (CompositeShape
uid 4201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4202,0
sl 0
ro 270
xt "289500,152625,291000,153375"
)
(Line
uid 4203,0
sl 0
ro 270
xt "289000,153000,289500,153000"
pts [
"289000,153000"
"289500,153000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4204,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4205,0
va (VaSet
isHidden 1
)
xt "292000,152500,295800,153500"
st "rawsigs_o"
blo "292000,153300"
tm "WireNameMgr"
)
)
)
*309 (Net
uid 4212,0
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 16
suid 81,0
)
declText (MLText
uid 4213,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*310 (HdlText
uid 4437,0
optionalChildren [
*311 (EmbeddedText
uid 4442,0
commentText (CommentText
uid 4443,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4444,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "254000,57000,262000,59000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4445,0
va (VaSet
font "clean,8,0"
)
xt "254200,57200,261200,58800"
st "
-- eb1 1
reg_o <= reg;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Buf
uid 4511,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "256000,59000,259000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4439,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
uid 4440,0
va (VaSet
font "charter,8,0"
)
xt "256300,60000,257700,61000"
st "eb1"
blo "256300,60800"
tm "HdlTextNameMgr"
)
*313 (Text
uid 4441,0
va (VaSet
font "charter,8,0"
)
xt "256300,61000,256800,62000"
st "1"
blo "256300,61800"
tm "HdlTextNumberMgr"
)
]
)
)
*314 (Net
uid 4460,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 54
suid 82,0
)
declText (MLText
uid 4461,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*315 (SaComponent
uid 4833,0
optionalChildren [
*316 (CptPort
uid 4781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,138625,212000,139375"
)
tg (CPTG
uid 4783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4784,0
va (VaSet
)
xt "213000,138500,214000,139500"
st "clk"
blo "213000,139300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 12
suid 1,0
)
)
)
*317 (CptPort
uid 4793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,140625,232750,141375"
)
tg (CPTG
uid 4795,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4796,0
va (VaSet
)
xt "229400,140500,231000,141500"
st "lld_i"
ju 2
blo "231000,141300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
posAdd 0
o 8
suid 4,0
)
)
)
*318 (CptPort
uid 4797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,139625,232750,140375"
)
tg (CPTG
uid 4799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4800,0
va (VaSet
)
xt "229200,139500,231000,140500"
st "lls_o"
ju 2
blo "231000,140300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 7
suid 5,0
)
)
)
*319 (CptPort
uid 4801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4802,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,144625,212000,145375"
)
tg (CPTG
uid 4803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4804,0
va (VaSet
)
xt "213000,144500,218100,145500"
st "oc_dack_no"
blo "213000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
posAdd 0
o 6
suid 6,0
)
)
)
*320 (CptPort
uid 4805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,143625,212000,144375"
)
tg (CPTG
uid 4807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4808,0
va (VaSet
)
xt "213000,143500,216700,144500"
st "oc_data_i"
blo "213000,144300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_data_i"
t "slv16"
o 5
suid 7,0
)
)
)
*321 (CptPort
uid 4809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,142625,212000,143375"
)
tg (CPTG
uid 4811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4812,0
va (VaSet
)
xt "213000,142500,217400,143500"
st "oc_valid_i"
blo "213000,143300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 4
suid 8,0
)
)
)
*322 (CptPort
uid 4813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,146625,212000,147375"
)
tg (CPTG
uid 4815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4816,0
va (VaSet
)
xt "213000,146500,218400,147500"
st "pattern_go_i"
blo "213000,147300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pattern_go_i"
t "std_logic"
posAdd 0
o 10
suid 10,0
)
)
)
*323 (CptPort
uid 4817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,139625,212000,140375"
)
tg (CPTG
uid 4819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4820,0
va (VaSet
)
xt "213000,139500,214000,140500"
st "rst"
blo "213000,140300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
o 13
suid 11,0
)
)
)
*324 (CptPort
uid 4821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,144625,232750,145375"
)
tg (CPTG
uid 4823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4824,0
va (VaSet
)
xt "225100,144500,231000,145500"
st "sigs_o : (15:0)"
ju 2
blo "231000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sigs_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload functions"
preAdd 0
o 9
suid 12,0
)
)
)
*325 (CptPort
uid 4825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,140625,212000,141375"
)
tg (CPTG
uid 4827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4828,0
va (VaSet
)
xt "213000,140500,217600,141500"
st "strobe40_i"
blo "213000,141300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 11
suid 13,0
)
)
)
*326 (CptPort
uid 4829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,146625,232750,147375"
)
tg (CPTG
uid 4831,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4832,0
va (VaSet
)
xt "223600,146500,231000,147500"
st "ocrawsigs_start_o"
ju 2
blo "231000,147300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ocrawsigs_start_o"
t "std_logic"
o 14
suid 9,0
)
)
)
*327 (CptPort
uid 5581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,149625,212000,150375"
)
tg (CPTG
uid 5583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5584,0
va (VaSet
)
xt "213000,149500,221800,150500"
st "trg_all_mask_i : (15:0)"
blo "213000,150300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trg_all_mask_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "--dl0_delay_i       : in     std_logic_vector (15 downto 0);
--dl0_en_i          : in     std_logic;"
preAdd 0
o 3
suid 14,0
)
)
)
*328 (CptPort
uid 12600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,150625,212000,151375"
)
tg (CPTG
uid 12602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12603,0
va (VaSet
)
xt "213000,150500,222100,151500"
st "reg_sigs_idle_i : (15:0)"
blo "213000,151300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg_sigs_idle_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 16,0
)
)
)
*329 (CptPort
uid 12912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,151625,232750,152375"
)
tg (CPTG
uid 12914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12915,0
va (VaSet
)
xt "227100,151500,231000,152500"
st "running_o"
ju 2
blo "231000,152300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "running_o"
t "std_logic"
o 1
suid 17,0
)
)
)
]
shape (Rectangle
uid 4834,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,138000,232000,153000"
)
oxt "15000,12000,33000,26000"
ttg (MlTextGroup
uid 4835,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 4836,0
va (VaSet
font "helvetica,8,1"
)
xt "220250,138000,221950,139000"
st "ocb"
blo "220250,138800"
tm "BdLibraryNameMgr"
)
*331 (Text
uid 4837,0
va (VaSet
font "helvetica,8,1"
)
xt "220250,139000,225750,140000"
st "ocb_rawsigs"
blo "220250,139800"
tm "CptNameMgr"
)
*332 (Text
uid 4838,0
va (VaSet
font "helvetica,8,1"
)
xt "220250,140000,225850,141000"
st "Uocbrawsigs"
blo "220250,140800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4839,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4840,0
text (MLText
uid 4841,0
va (VaSet
)
xt "0,8000,0,8000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*333 (MWC
uid 5296,0
optionalChildren [
*334 (CptPort
uid 5305,0
optionalChildren [
*335 (Line
uid 5310,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "255000,47000,256000,47000"
pts [
"255000,47000"
"256000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5306,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "254250,46625,255000,47375"
)
tg (CPTG
uid 5307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5308,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "252000,46500,253500,47400"
st "din"
blo "252000,47200"
)
s (Text
uid 5309,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "252000,47400,252000,47400"
blo "252000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 41
)
)
)
*336 (CptPort
uid 5311,0
optionalChildren [
*337 (Line
uid 5316,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "259000,47000,260000,47000"
pts [
"260000,47000"
"259000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5312,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "260000,46625,260750,47375"
)
tg (CPTG
uid 5313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5314,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261000,46500,263000,47400"
st "dout"
ju 2
blo "263000,47200"
)
s (Text
uid 5315,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "263000,47400,263000,47400"
ju 2
blo "263000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 42
)
)
)
*338 (Grouping
uid 5317,0
optionalChildren [
*339 (CommentGraphic
uid 5319,0
shape (CustomPolygon
pts [
"256000,45000"
"259000,47000"
"256000,49000"
"256000,45000"
]
uid 5320,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "256000,45000,259000,49000"
)
oxt "7000,6000,10000,10000"
)
*340 (CommentText
uid 5321,0
shape (Rectangle
uid 5322,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "256000,46000,258250,48000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 5323,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "256125,46550,258125,47450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 5318,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "256000,45000,259000,49000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 5297,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "255000,45000,260000,49000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 5298,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*341 (Text
uid 5299,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,46200,261650,47200"
st "moduleware"
blo "256350,47000"
)
*342 (Text
uid 5300,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,47100,257950,48100"
st "buff"
blo "256350,47900"
)
*343 (Text
uid 5301,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,47200,258450,48200"
st "U_12"
blo "256350,48000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5302,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5303,0
text (MLText
uid 5304,0
va (VaSet
font "clean,8,0"
)
xt "252000,26300,252000,26300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*344 (Net
uid 5332,0
decl (Decl
n "com_ocrawcom"
t "std_logic"
o 41
suid 85,0
)
declText (MLText
uid 5333,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*345 (PortIoIn
uid 5573,0
shape (CompositeShape
uid 5574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5575,0
sl 0
ro 270
xt "193750,149625,195250,150375"
)
(Line
uid 5576,0
sl 0
ro 270
xt "195250,150000,195750,150000"
pts [
"195250,150000"
"195750,150000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5577,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5578,0
va (VaSet
isHidden 1
)
xt "187100,149500,193000,150500"
st "trg_all_mask_i"
ju 2
blo "193000,150300"
tm "WireNameMgr"
)
)
)
*346 (Net
uid 5579,0
decl (Decl
n "trg_all_mask_i"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 87,0
)
declText (MLText
uid 5580,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*347 (Net
uid 5832,0
decl (Decl
n "ocrawcom_start"
t "std_logic"
o 49
suid 89,0
)
declText (MLText
uid 5833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*348 (Net
uid 5834,0
decl (Decl
n "ocrawsigs_start"
t "std_logic"
o 50
suid 90,0
)
declText (MLText
uid 5835,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*349 (MWC
uid 5888,0
optionalChildren [
*350 (CptPort
uid 5857,0
optionalChildren [
*351 (Property
uid 5861,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*352 (Line
uid 5862,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "283000,173000,284000,173000"
pts [
"284000,173000"
"283000,173000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5858,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "284000,172625,284750,173375"
)
tg (CPTG
uid 5859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5860,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "285050,172532,287050,173432"
st "dout"
ju 2
blo "287050,173232"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 15
suid 2,0
)
)
)
*353 (CommentGraphic
uid 5868,0
shape (Arc2D
pts [
"279000,171004"
"281263,171521"
"283000,173000"
]
uid 5869,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "279000,171003,283000,173000"
)
oxt "7000,6003,11000,8000"
)
*354 (CommentGraphic
uid 5870,0
shape (Arc2D
pts [
"283000,173005"
"281449,174394"
"278996,174998"
]
uid 5871,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "278996,173005,283000,175000"
)
oxt "6996,8005,11000,10000"
)
*355 (Grouping
uid 5872,0
optionalChildren [
*356 (CommentGraphic
uid 5874,0
optionalChildren [
*357 (Property
uid 5876,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"279000,174998"
"279000,171000"
"280183,171211"
"281952,172156"
"283000,173000"
"281048,174132"
"279000,174998"
]
uid 5875,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "279000,171000,283000,174998"
)
oxt "7000,6000,11000,9998"
)
*358 (CommentGraphic
uid 5877,0
optionalChildren [
*359 (Property
uid 5879,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"279000,171000"
"279763,173001"
"279000,175000"
]
uid 5878,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "279000,171000,279762,175000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 5873,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "279000,171000,283000,175000"
)
oxt "7000,6000,11000,10000"
)
*360 (CommentGraphic
uid 5880,0
shape (PolyLine2D
pts [
"283000,173000"
"283000,173000"
]
uid 5881,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "283000,173000,283000,173000"
)
oxt "11000,8000,11000,8000"
)
*361 (CommentGraphic
uid 5882,0
optionalChildren [
*362 (Property
uid 5884,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"279000,171000"
"279000,171000"
]
uid 5883,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "279000,171000,279000,171000"
)
oxt "7000,6000,7000,6000"
)
*363 (CommentGraphic
uid 5885,0
optionalChildren [
*364 (Property
uid 5887,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"279000,175000"
"279000,175000"
]
uid 5886,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "279000,175000,279000,175000"
)
oxt "7000,10000,7000,10000"
)
*365 (CptPort
uid 13399,0
optionalChildren [
*366 (Line
uid 13403,0
sl 0
va (VaSet
vasetType 3
)
xt "278000,171000,279000,171000"
pts [
"278000,171000"
"279000,171000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 13400,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "277250,170625,278000,171375"
)
tg (CPTG
uid 13401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13402,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279000,170100,281000,171000"
st "din0"
blo "279000,170800"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 50
suid 3,0
)
)
)
*367 (CptPort
uid 13404,0
optionalChildren [
*368 (Line
uid 13408,0
sl 0
va (VaSet
vasetType 3
)
xt "278000,173000,279760,173000"
pts [
"278000,173000"
"279760,173000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 13405,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "277250,172625,278000,173375"
)
tg (CPTG
uid 13406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13407,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279000,172100,281000,173000"
st "din1"
blo "279000,172800"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 51
suid 1,0
)
)
)
*369 (CptPort
uid 13409,0
optionalChildren [
*370 (Line
uid 13413,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "278000,175000,279000,175000"
pts [
"278000,175000"
"279000,175000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 13410,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "277250,174625,278000,175375"
)
tg (CPTG
uid 13411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13412,0
sl 0
va (VaSet
isHidden 1
)
xt "279000,174000,280700,175000"
st "din2"
blo "279000,174800"
)
)
thePort (LogicalPort
decl (Decl
n "din2"
t "std_logic"
o 66
suid 3,0
)
)
)
]
shape (Rectangle
uid 5889,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "278000,170000,284000,176000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 5890,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
uid 5891,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279500,172600,285000,173500"
st "moduleware"
blo "279500,173300"
)
*372 (Text
uid 5892,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279500,173500,280500,174400"
st "or"
blo "279500,174200"
)
*373 (Text
uid 5893,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279500,173500,281000,174400"
st "U_0"
blo "279500,174200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5894,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5895,0
text (MLText
uid 5896,0
va (VaSet
font "courier,8,0"
)
xt "263000,158900,263000,158900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*374 (Net
uid 5905,0
decl (Decl
n "ocraw_start_o"
t "std_logic"
o 15
suid 91,0
)
declText (MLText
uid 5906,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*375 (PortIoOut
uid 5907,0
shape (CompositeShape
uid 5908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5909,0
sl 0
ro 270
xt "291500,172625,293000,173375"
)
(Line
uid 5910,0
sl 0
ro 270
xt "291000,173000,291500,173000"
pts [
"291000,173000"
"291500,173000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5911,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5912,0
va (VaSet
isHidden 1
)
xt "294000,172500,299900,173500"
st "ocraw_start_o"
blo "294000,173300"
tm "WireNameMgr"
)
)
)
*376 (SaComponent
uid 6474,0
optionalChildren [
*377 (CptPort
uid 6430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,161625,212000,162375"
)
tg (CPTG
uid 6432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6433,0
va (VaSet
)
xt "213000,161500,217400,162500"
st "oc_valid_i"
blo "213000,162300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 3
suid 1,0
)
)
)
*378 (CptPort
uid 6434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,162625,212000,163375"
)
tg (CPTG
uid 6436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6437,0
va (VaSet
)
xt "213000,162500,216700,163500"
st "oc_data_i"
blo "213000,163300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_data_i"
t "slv16"
o 4
suid 2,0
)
)
)
*379 (CptPort
uid 6438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6439,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,163625,212000,164375"
)
tg (CPTG
uid 6440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6441,0
va (VaSet
)
xt "213000,163500,218100,164500"
st "oc_dack_no"
blo "213000,164300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
posAdd 0
o 5
suid 3,0
)
)
)
*380 (CptPort
uid 6442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,158625,232750,159375"
)
tg (CPTG
uid 6444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6445,0
va (VaSet
)
xt "229200,158500,231000,159500"
st "lls_o"
ju 2
blo "231000,159300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 6
suid 4,0
)
)
)
*381 (CptPort
uid 6446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6447,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,159625,232750,160375"
)
tg (CPTG
uid 6448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6449,0
va (VaSet
)
xt "229400,159500,231000,160500"
st "lld_i"
ju 2
blo "231000,160300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
posAdd 0
o 7
suid 5,0
)
)
)
*382 (CptPort
uid 6450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,163625,232750,164375"
)
tg (CPTG
uid 6452,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6453,0
va (VaSet
)
xt "225100,163500,231000,164500"
st "sigs_o : (15:0)"
ju 2
blo "231000,164300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sigs_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload functions"
preAdd 0
o 8
suid 6,0
)
)
)
*383 (CptPort
uid 6454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,165625,212000,166375"
)
tg (CPTG
uid 6456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6457,0
va (VaSet
)
xt "213000,165500,218400,166500"
st "pattern_go_i"
blo "213000,166300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pattern_go_i"
t "std_logic"
o 9
suid 7,0
)
)
)
*384 (CptPort
uid 6458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,159625,212000,160375"
)
tg (CPTG
uid 6460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6461,0
va (VaSet
)
xt "213000,159500,217600,160500"
st "strobe40_i"
blo "213000,160300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 13
suid 8,0
)
)
)
*385 (CptPort
uid 6462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,157625,212000,158375"
)
tg (CPTG
uid 6464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6465,0
va (VaSet
)
xt "213000,157500,214000,158500"
st "clk"
blo "213000,158300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 14
suid 9,0
)
)
)
*386 (CptPort
uid 6466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,158625,212000,159375"
)
tg (CPTG
uid 6468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6469,0
va (VaSet
)
xt "213000,158500,214000,159500"
st "rst"
blo "213000,159300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
o 15
suid 10,0
)
)
)
*387 (CptPort
uid 6470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,165625,232750,166375"
)
tg (CPTG
uid 6472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6473,0
va (VaSet
)
xt "223800,165500,231000,166500"
st "ocrawseq_start_o"
ju 2
blo "231000,166300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ocrawseq_start_o"
t "std_logic"
o 16
suid 11,0
)
)
)
*388 (CptPort
uid 7714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,166625,212000,167375"
)
tg (CPTG
uid 7716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7717,0
va (VaSet
)
xt "213000,166500,221100,167500"
st "reg_sq_ctl_i : (15:0)"
blo "213000,167300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg_sq_ctl_i"
t "std_logic_vector"
b "(15 downto 0)"
o 10
suid 12,0
)
)
)
*389 (CptPort
uid 7718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,167625,232750,168375"
)
tg (CPTG
uid 7720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7721,0
va (VaSet
)
xt "223500,167500,231000,168500"
st "sq_addr_o : (15:0)"
ju 2
blo "231000,168300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sq_addr_o"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 12
suid 13,0
)
)
)
*390 (CptPort
uid 7722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,168625,232750,169375"
)
tg (CPTG
uid 7724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7725,0
va (VaSet
)
xt "224300,168500,231000,169500"
st "sq_stat_o : (7:0)"
ju 2
blo "231000,169300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sq_stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 11
suid 14,0
)
)
)
*391 (CptPort
uid 12604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,167625,212000,168375"
)
tg (CPTG
uid 12606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12607,0
va (VaSet
)
xt "213000,167500,219200,168500"
st "reg_sigs_idle_i"
blo "213000,168300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg_sigs_idle_i"
t "slv16"
posAdd 0
o 2
suid 15,0
)
)
)
*392 (CptPort
uid 12916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,170625,232750,171375"
)
tg (CPTG
uid 12918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12919,0
va (VaSet
)
xt "227100,170500,231000,171500"
st "running_o"
ju 2
blo "231000,171300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "running_o"
t "std_logic"
o 1
suid 16,0
)
)
)
]
shape (Rectangle
uid 6475,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,157000,232000,172000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6476,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*393 (Text
uid 6477,0
va (VaSet
font "helvetica,8,1"
)
xt "220350,157000,222050,158000"
st "ocb"
blo "220350,157800"
tm "BdLibraryNameMgr"
)
*394 (Text
uid 6478,0
va (VaSet
font "helvetica,8,1"
)
xt "220350,158000,225650,159000"
st "ocb_rawseq"
blo "220350,158800"
tm "CptNameMgr"
)
*395 (Text
uid 6479,0
va (VaSet
font "helvetica,8,1"
)
xt "220350,159000,225750,160000"
st "Uocbrawseq"
blo "220350,159800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6480,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6481,0
text (MLText
uid 6482,0
va (VaSet
font "clean,8,0"
)
xt "220000,157000,220000,157000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*396 (Net
uid 6571,0
decl (Decl
n "seqsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 68
suid 93,0
)
declText (MLText
uid 6572,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*397 (Net
uid 6581,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 53
suid 94,0
)
declText (MLText
uid 6582,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*398 (Net
uid 6598,0
decl (Decl
n "ocseqsigs_start"
t "std_logic"
o 51
suid 95,0
)
declText (MLText
uid 6599,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*399 (MWC
uid 6608,0
optionalChildren [
*400 (CptPort
uid 6617,0
optionalChildren [
*401 (Property
uid 6621,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*402 (Line
uid 6622,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "265000,151000,266000,151000"
pts [
"266000,151000"
"265000,151000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6618,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "266000,150625,266750,151375"
)
tg (CPTG
uid 6619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6620,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "267050,150532,269050,151432"
st "dout"
ju 2
blo "269050,151232"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 70
)
)
)
*403 (CommentGraphic
uid 6623,0
shape (Arc2D
pts [
"261000,149004"
"263263,149521"
"265000,151000"
]
uid 6624,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "261000,149003,265000,151000"
)
oxt "7000,6003,11000,8000"
)
*404 (CommentGraphic
uid 6625,0
shape (Arc2D
pts [
"265000,151005"
"263449,152394"
"260996,152998"
]
uid 6626,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "260996,151005,265000,153000"
)
oxt "6996,8005,11000,10000"
)
*405 (Grouping
uid 6627,0
optionalChildren [
*406 (CommentGraphic
uid 6629,0
optionalChildren [
*407 (Property
uid 6631,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"261000,152998"
"261000,149000"
"262183,149211"
"263952,150156"
"265000,151000"
"263048,152132"
"261000,152998"
]
uid 6630,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "261000,149000,265000,152998"
)
oxt "7000,6000,11000,9998"
)
*408 (CommentGraphic
uid 6632,0
optionalChildren [
*409 (Property
uid 6634,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"261000,149000"
"261763,151001"
"261000,153000"
]
uid 6633,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "261000,149000,261762,153000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 6628,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "261000,149000,265000,153000"
)
oxt "7000,6000,11000,10000"
)
*410 (CommentGraphic
uid 6635,0
shape (PolyLine2D
pts [
"265000,151000"
"265000,151000"
]
uid 6636,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "265000,151000,265000,151000"
)
oxt "11000,8000,11000,8000"
)
*411 (CommentGraphic
uid 6637,0
optionalChildren [
*412 (Property
uid 6639,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"261000,149000"
"261000,149000"
]
uid 6638,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "261000,149000,261000,149000"
)
oxt "7000,6000,7000,6000"
)
*413 (CommentGraphic
uid 6640,0
optionalChildren [
*414 (Property
uid 6642,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"261000,153000"
"261000,153000"
]
uid 6641,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "261000,153000,261000,153000"
)
oxt "7000,10000,7000,10000"
)
*415 (CptPort
uid 6658,0
optionalChildren [
*416 (Line
uid 6662,0
sl 0
va (VaSet
vasetType 3
)
xt "260000,150000,261589,150000"
pts [
"260000,150000"
"261589,150000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6659,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "259250,149625,260000,150375"
)
tg (CPTG
uid 6660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6661,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261000,149100,263000,150000"
st "din0"
blo "261000,149800"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 53
suid 3,0
)
)
)
*417 (CptPort
uid 6663,0
optionalChildren [
*418 (Line
uid 6667,0
sl 0
va (VaSet
vasetType 3
)
xt "260000,152000,261589,152000"
pts [
"260000,152000"
"261589,152000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6664,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "259250,151625,260000,152375"
)
tg (CPTG
uid 6665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6666,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261000,151100,263000,152000"
st "din1"
blo "261000,151800"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 68
suid 1,0
)
)
)
]
shape (Rectangle
uid 6609,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "260000,149000,266000,153000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 6610,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*419 (Text
uid 6611,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261500,151600,267000,152500"
st "moduleware"
blo "261500,152300"
)
*420 (Text
uid 6612,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261500,152500,262500,153400"
st "or"
blo "261500,153200"
)
*421 (Text
uid 6613,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261500,152500,263000,153400"
st "U_1"
blo "261500,153200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6614,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6615,0
text (MLText
uid 6616,0
va (VaSet
font "courier,8,0"
)
xt "245000,139900,245000,139900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*422 (Net
uid 7726,0
decl (Decl
n "sq_addr_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 96,0
)
declText (MLText
uid 7727,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*423 (Net
uid 7734,0
decl (Decl
n "sq_stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 34
suid 97,0
)
declText (MLText
uid 7735,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*424 (PortIoOut
uid 7742,0
shape (CompositeShape
uid 7743,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7744,0
sl 0
ro 270
xt "242500,167625,244000,168375"
)
(Line
uid 7745,0
sl 0
ro 270
xt "242000,168000,242500,168000"
pts [
"242000,168000"
"242500,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7746,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7747,0
va (VaSet
isHidden 1
)
xt "245000,167500,249100,168500"
st "sq_addr_o"
blo "245000,168300"
tm "WireNameMgr"
)
)
)
*425 (PortIoOut
uid 7748,0
shape (CompositeShape
uid 7749,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7750,0
sl 0
ro 270
xt "242500,168625,244000,169375"
)
(Line
uid 7751,0
sl 0
ro 270
xt "242000,169000,242500,169000"
pts [
"242000,169000"
"242500,169000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7752,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7753,0
va (VaSet
isHidden 1
)
xt "245000,168500,248800,169500"
st "sq_stat_o"
blo "245000,169300"
tm "WireNameMgr"
)
)
)
*426 (SaComponent
uid 8037,0
optionalChildren [
*427 (CptPort
uid 8046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "289250,59625,290000,60375"
)
tg (CPTG
uid 8048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8049,0
va (VaSet
)
xt "291000,59500,292000,60500"
st "clk"
blo "291000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 5
)
)
)
*428 (CptPort
uid 8050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "289250,60625,290000,61375"
)
tg (CPTG
uid 8052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8053,0
va (VaSet
)
xt "291000,60500,292000,61500"
st "rst"
blo "291000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "--str_swap    : out    std_logic_vector (71 downto 0);"
preAdd 0
o 4
)
)
)
*429 (CptPort
uid 8066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "289250,63625,290000,64375"
)
tg (CPTG
uid 8068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8069,0
va (VaSet
)
xt "291000,63500,296000,64500"
st "rwr_idelay_i"
blo "291000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "rwr_idelay_i"
t "std_logic"
posAdd 0
o 2
)
)
)
*430 (CptPort
uid 8070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "289250,62625,290000,63375"
)
tg (CPTG
uid 8072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8073,0
va (VaSet
)
xt "291000,62500,294600,63500"
st "databus_i"
blo "291000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "databus_i"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*431 (CptPort
uid 8366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303000,62625,303750,63375"
)
tg (CPTG
uid 8368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8369,0
va (VaSet
)
xt "297000,62500,302000,63500"
st "idelay_ctl_o"
ju 2
blo "302000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
posAdd 0
o 3
suid 10,0
)
)
)
]
shape (Rectangle
uid 8038,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "290000,59000,303000,66000"
)
oxt "15000,6000,29000,16000"
ttg (MlTextGroup
uid 8039,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*432 (Text
uid 8040,0
va (VaSet
font "helvetica,8,1"
)
xt "295400,59000,297100,60000"
st "ocb"
blo "295400,59800"
tm "BdLibraryNameMgr"
)
*433 (Text
uid 8041,0
va (VaSet
font "helvetica,8,1"
)
xt "295400,60000,300600,61000"
st "idelay_prog"
blo "295400,60800"
tm "CptNameMgr"
)
*434 (Text
uid 8042,0
va (VaSet
font "helvetica,8,1"
)
xt "295400,61000,300700,62000"
st "Uidelayprog"
blo "295400,61800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8043,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8044,0
text (MLText
uid 8045,0
va (VaSet
font "clean,8,0"
)
xt "269500,56000,269500,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*435 (PortIoOut
uid 8248,0
shape (CompositeShape
uid 8249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8250,0
sl 0
ro 270
xt "268500,62625,270000,63375"
)
(Line
uid 8251,0
sl 0
ro 270
xt "268000,63000,268500,63000"
pts [
"268000,63000"
"268500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8252,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8253,0
va (VaSet
isHidden 1
)
xt "271000,62500,275100,63500"
st "db_data_o"
blo "271000,63300"
tm "WireNameMgr"
)
)
)
*436 (PortIoOut
uid 8254,0
shape (CompositeShape
uid 8255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8256,0
sl 0
ro 270
xt "268500,63625,270000,64375"
)
(Line
uid 8257,0
sl 0
ro 270
xt "268000,64000,268500,64000"
pts [
"268000,64000"
"268500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8258,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8259,0
va (VaSet
isHidden 1
)
xt "271000,63500,274400,64500"
st "db_wr_o"
blo "271000,64300"
tm "WireNameMgr"
)
)
)
*437 (MWC
uid 8272,0
optionalChildren [
*438 (CptPort
uid 8281,0
optionalChildren [
*439 (Line
uid 8286,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,63000,256000,63000"
pts [
"255000,63000"
"256000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8282,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "254250,62625,255000,63375"
)
tg (CPTG
uid 8283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8284,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "252000,62500,253500,63400"
st "din"
blo "252000,63200"
)
s (Text
uid 8285,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "252000,63400,252000,63400"
blo "252000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 44
)
)
)
*440 (CptPort
uid 8287,0
optionalChildren [
*441 (Line
uid 8292,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,63000,260000,63000"
pts [
"260000,63000"
"259000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8288,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "260000,62625,260750,63375"
)
tg (CPTG
uid 8289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8290,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261000,62500,263000,63400"
st "dout"
ju 2
blo "263000,63200"
)
s (Text
uid 8291,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "263000,63400,263000,63400"
ju 2
blo "263000,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 12
)
)
)
*442 (Grouping
uid 8293,0
optionalChildren [
*443 (CommentGraphic
uid 8295,0
shape (CustomPolygon
pts [
"256000,61000"
"259000,63000"
"256000,65000"
"256000,61000"
]
uid 8296,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "256000,61000,259000,65000"
)
oxt "7000,6000,10000,10000"
)
*444 (CommentText
uid 8297,0
shape (Rectangle
uid 8298,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "256000,62000,258250,64000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8299,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "256125,62550,258125,63450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8294,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "256000,61000,259000,65000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8273,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "255000,61000,260000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8274,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*445 (Text
uid 8275,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,62200,261650,63200"
st "moduleware"
blo "256350,63000"
)
*446 (Text
uid 8276,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,63100,257950,64100"
st "buff"
blo "256350,63900"
)
*447 (Text
uid 8277,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,63200,258450,64200"
st "U_14"
blo "256350,64000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8278,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8279,0
text (MLText
uid 8280,0
va (VaSet
font "clean,8,0"
)
xt "252000,42300,252000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*448 (MWC
uid 8300,0
optionalChildren [
*449 (CptPort
uid 8309,0
optionalChildren [
*450 (Line
uid 8314,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,64000,256000,64000"
pts [
"255000,64000"
"256000,64000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8310,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "254250,63625,255000,64375"
)
tg (CPTG
uid 8311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8312,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "252000,63500,253500,64400"
st "din"
blo "252000,64200"
)
s (Text
uid 8313,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "252000,64400,252000,64400"
blo "252000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 45
)
)
)
*451 (CptPort
uid 8315,0
optionalChildren [
*452 (Line
uid 8320,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,64000,260000,64000"
pts [
"260000,64000"
"259000,64000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "260000,63625,260750,64375"
)
tg (CPTG
uid 8317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8318,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261000,63500,263000,64400"
st "dout"
ju 2
blo "263000,64200"
)
s (Text
uid 8319,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "263000,64400,263000,64400"
ju 2
blo "263000,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 13
)
)
)
*453 (Grouping
uid 8321,0
optionalChildren [
*454 (CommentGraphic
uid 8323,0
shape (CustomPolygon
pts [
"256000,62000"
"259000,64000"
"256000,66000"
"256000,62000"
]
uid 8324,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "256000,62000,259000,66000"
)
oxt "7000,6000,10000,10000"
)
*455 (CommentText
uid 8325,0
shape (Rectangle
uid 8326,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "256000,63000,258250,65000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8327,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "256125,63550,258125,64450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8322,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "256000,62000,259000,66000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8301,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "255000,62000,260000,66000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8302,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*456 (Text
uid 8303,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,63200,261650,64200"
st "moduleware"
blo "256350,64000"
)
*457 (Text
uid 8304,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,64100,257950,65100"
st "buff"
blo "256350,64900"
)
*458 (Text
uid 8305,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "256350,64200,258450,65200"
st "U_15"
blo "256350,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8306,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8307,0
text (MLText
uid 8308,0
va (VaSet
font "clean,8,0"
)
xt "252000,43300,252000,43300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*459 (Net
uid 8328,0
decl (Decl
n "db_data"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 44
suid 108,0
)
declText (MLText
uid 8329,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*460 (Net
uid 8330,0
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 45
suid 109,0
)
declText (MLText
uid 8331,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*461 (Net
uid 8370,0
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 14
suid 111,0
)
declText (MLText
uid 8371,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*462 (PortIoOut
uid 8384,0
shape (CompositeShape
uid 8385,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8386,0
sl 0
ro 270
xt "311500,62625,313000,63375"
)
(Line
uid 8387,0
sl 0
ro 270
xt "311000,63000,311500,63000"
pts [
"311000,63000"
"311500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8388,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8389,0
va (VaSet
isHidden 1
)
xt "314000,62500,319000,63500"
st "idelay_ctl_o"
blo "314000,63300"
tm "WireNameMgr"
)
)
)
*463 (Net
uid 9998,0
decl (Decl
n "rst_drv_o"
t "std_logic"
o 19
suid 112,0
)
declText (MLText
uid 9999,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*464 (PortIoOut
uid 10006,0
shape (CompositeShape
uid 10007,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10008,0
sl 0
ro 270
xt "243500,134625,245000,135375"
)
(Line
uid 10009,0
sl 0
ro 270
xt "243000,135000,243500,135000"
pts [
"243000,135000"
"243500,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10010,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10011,0
va (VaSet
isHidden 1
)
xt "246000,134500,249800,135500"
st "rst_drv_o"
blo "246000,135300"
tm "WireNameMgr"
)
)
)
*465 (HdlText
uid 10281,0
optionalChildren [
*466 (EmbeddedText
uid 10286,0
commentText (CommentText
uid 10287,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10288,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "236000,176000,276000,186000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10289,0
va (VaSet
font "clean,8,0"
)
xt "236200,176200,271200,185000"
st "
-- eb2 2
scan_en_d <= not(reg(R_CONTROL1)(CTL_RAWOUT_EN)) and reg(R_CONTROL1)(CTL_DRV_SP0);
scan_en_q(0) <= scan_en_d    when rising_edge(clk);
scan_en_q(1) <= scan_en_q(0) when rising_edge(clk);
scan_en_q(2) <= scan_en_q(1) when rising_edge(clk);


scan_start <= '1' when ((scan_en_q(1 downto 0) = \"01\") or 
                       (scan_en_q(2 downto 1) = \"01\"))  else '0';
                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 40000
)
)
)
]
shape (Rectangle
uid 10282,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "251000,173000,259000,176000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10283,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*467 (Text
uid 10284,0
va (VaSet
font "charter,8,0"
)
xt "252300,173000,253700,174000"
st "eb2"
blo "252300,173800"
tm "HdlTextNameMgr"
)
*468 (Text
uid 10285,0
va (VaSet
font "charter,8,0"
)
xt "252300,174000,252800,175000"
st "2"
blo "252300,174800"
tm "HdlTextNumberMgr"
)
]
)
)
*469 (Net
uid 10302,0
decl (Decl
n "scan_en_q"
t "std_logic_vector"
b "(2 downto 0)"
o 65
suid 114,0
)
declText (MLText
uid 10303,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*470 (Net
uid 10312,0
decl (Decl
n "scan_start"
t "std_logic"
o 66
suid 115,0
)
declText (MLText
uid 10313,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*471 (Net
uid 10892,0
decl (Decl
n "scan_en_d"
t "std_logic"
o 64
suid 116,0
)
declText (MLText
uid 10893,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*472 (MWC
uid 12411,0
optionalChildren [
*473 (CptPort
uid 12383,0
optionalChildren [
*474 (Line
uid 12387,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "265000,155000,266000,155000"
pts [
"266000,155000"
"265000,155000"
]
)
*475 (Property
uid 12388,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12384,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "266000,154625,266750,155375"
)
tg (CPTG
uid 12385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12386,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "267219,154342,269219,155242"
st "dout"
ju 2
blo "269219,155042"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 69
suid 1,0
)
)
)
*476 (CptPort
uid 12389,0
optionalChildren [
*477 (Line
uid 12393,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "260000,154000,261000,154000"
pts [
"260000,154000"
"261000,154000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12390,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "259250,153625,260000,154375"
)
tg (CPTG
uid 12391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12392,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "256885,153294,258885,154194"
st "din0"
blo "256885,153994"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 53
suid 2,0
)
)
)
*478 (CptPort
uid 12394,0
optionalChildren [
*479 (Line
uid 12398,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "260000,156000,261000,156000"
pts [
"260000,156000"
"261000,156000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12395,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "259250,155625,260000,156375"
)
tg (CPTG
uid 12396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12397,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "257000,155700,259000,156600"
st "din1"
blo "257000,156400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 68
suid 3,0
)
)
)
*480 (CommentGraphic
uid 12399,0
optionalChildren [
*481 (Property
uid 12401,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"261000,157000"
"261000,157000"
]
uid 12400,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "261000,157000,261000,157000"
)
oxt "7000,10000,7000,10000"
)
*482 (CommentGraphic
uid 12402,0
optionalChildren [
*483 (Property
uid 12404,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"261000,153000"
"261000,153000"
]
uid 12403,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "261000,153000,261000,153000"
)
oxt "7000,6000,7000,6000"
)
*484 (Grouping
uid 12405,0
optionalChildren [
*485 (CommentGraphic
uid 12407,0
shape (PolyLine2D
pts [
"263000,157000"
"261000,157000"
"261000,153000"
"263000,153000"
]
uid 12408,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "261000,153000,263000,157000"
)
oxt "7000,6000,9000,10000"
)
*486 (CommentGraphic
uid 12409,0
shape (Arc2D
pts [
"263000,153000"
"265000,155000"
"263000,157000"
]
uid 12410,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "263000,153000,265000,157000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 12406,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "261000,153000,265000,157000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 12412,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "260000,153000,266000,157000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 12413,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*487 (Text
uid 12414,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261500,153600,267000,154500"
st "moduleware"
blo "261500,154300"
)
*488 (Text
uid 12415,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261500,154500,263000,155400"
st "and"
blo "261500,155200"
)
*489 (Text
uid 12416,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "261500,154500,263000,155400"
st "U_2"
blo "261500,155200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12417,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12418,0
text (MLText
uid 12419,0
va (VaSet
font "courier,8,0"
)
xt "245000,143900,245000,143900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*490 (Frame
uid 12432,0
shape (RectFrame
uid 12433,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "255000,146000,281000,158000"
)
title (TextAssociate
uid 12434,0
ps "TopLeftStrategy"
text (MLText
uid 12435,0
va (VaSet
font "charter,10,0"
)
xt "254850,144400,271150,145600"
st "g0: FOR n IN 0 TO 15 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 12436,0
ps "TopLeftStrategy"
shape (Rectangle
uid 12437,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "255500,146200,256500,147800"
)
num (Text
uid 12438,0
va (VaSet
font "charter,10,0"
)
xt "255700,146400,256300,147600"
st "1"
blo "255700,147400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 12439,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*491 (Text
uid 12440,0
va (VaSet
font "charter,10,1"
)
xt "272000,158000,283200,159300"
st "Frame Declarations"
blo "272000,159000"
)
*492 (MLText
uid 12441,0
va (VaSet
font "charter,10,0"
)
xt "272000,159300,272000,159300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "15"
)
*493 (HdlText
uid 12442,0
optionalChildren [
*494 (EmbeddedText
uid 12447,0
commentText (CommentText
uid 12448,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12449,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "255000,141000,273000,144000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12450,0
va (VaSet
font "clean,8,0"
)
xt "255200,141200,272700,142800"
st "
-- eb2 2
reg_sigs_idle <= reg(R_SIGS_IDLE);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 18000
)
)
)
]
shape (Buf
uid 12631,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "260000,138000,264000,142000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12444,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*495 (Text
uid 12445,0
va (VaSet
font "charter,8,0"
)
xt "261300,138000,262700,139000"
st "eb3"
blo "261300,138800"
tm "HdlTextNameMgr"
)
*496 (Text
uid 12446,0
va (VaSet
font "charter,8,0"
)
xt "261300,139000,261800,140000"
st "3"
blo "261300,139800"
tm "HdlTextNumberMgr"
)
]
)
)
*497 (Net
uid 12461,0
decl (Decl
n "reg_sigs_idle"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 55
suid 118,0
)
declText (MLText
uid 12462,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*498 (MWC
uid 12535,0
optionalChildren [
*499 (CptPort
uid 12497,0
optionalChildren [
*500 (Line
uid 12501,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "271000,152000,272000,152000"
pts [
"271000,152000"
"272000,152000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12498,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "270250,151625,271000,152375"
)
tg (CPTG
uid 12499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12500,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "268279,151551,270279,152451"
st "din0"
blo "268279,152251"
)
s (Text
uid 12544,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "268279,152451,268279,152451"
blo "268279,152451"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 70
suid 1,0
)
)
)
*501 (CptPort
uid 12502,0
optionalChildren [
*502 (Line
uid 12506,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "274000,153000,275000,153000"
pts [
"275000,153000"
"274000,153000"
]
)
*503 (Property
uid 12507,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12503,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "275000,152625,275750,153375"
)
tg (CPTG
uid 12504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12505,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "275551,152527,277551,153427"
st "dout"
ju 2
blo "277551,153227"
)
s (Text
uid 12545,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "277551,153427,277551,153427"
ju 2
blo "277551,153427"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 16
suid 2,0
)
)
)
*504 (CptPort
uid 12508,0
optionalChildren [
*505 (Line
uid 12512,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "271000,154000,272000,154000"
pts [
"271000,154000"
"272000,154000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12509,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "270250,153625,271000,154375"
)
tg (CPTG
uid 12510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12511,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "268279,153503,270279,154403"
st "din1"
blo "268279,154203"
)
s (Text
uid 12546,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "268279,154403,268279,154403"
blo "268279,154403"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 69
suid 3,0
)
)
)
*506 (CptPort
uid 12513,0
optionalChildren [
*507 (Line
uid 12517,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "273000,150000,273000,151667"
pts [
"273000,150000"
"273000,151667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12514,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "272625,149250,273375,150000"
)
tg (CPTG
uid 12515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12516,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "272527,147433,273427,148933"
st "sel"
ju 2
blo "273227,147433"
)
s (Text
uid 12547,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "273427,147433,273427,147433"
ju 2
blo "273427,147433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 55
suid 4,0
)
)
)
*508 (CommentGraphic
uid 12518,0
shape (CustomPolygon
pts [
"272000,151000"
"274000,152334"
"274000,153666"
"272000,155000"
"272000,151000"
]
uid 12519,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "272000,151000,274000,155000"
)
oxt "7000,7000,9000,11000"
)
*509 (CommentGraphic
uid 12520,0
optionalChildren [
*510 (Property
uid 12522,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"272000,155000"
"272000,155000"
]
uid 12521,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "272000,155000,272000,155000"
)
oxt "7000,11000,7000,11000"
)
*511 (CommentGraphic
uid 12523,0
optionalChildren [
*512 (Property
uid 12525,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"272000,151000"
"272000,151000"
]
uid 12524,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "272000,151000,272000,151000"
)
oxt "7000,7000,7000,7000"
)
*513 (CommentText
uid 12526,0
shape (Rectangle
uid 12527,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "272000,151494,274000,153000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 12528,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "272200,151694,273200,152594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*514 (CommentText
uid 12529,0
shape (Rectangle
uid 12530,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "272002,153444,274000,155000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 12531,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "272202,153644,273202,154544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*515 (CommentText
uid 12532,0
shape (Rectangle
uid 12533,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "272111,152483,274111,153483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 12534,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "272311,152683,273811,153583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 12536,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "271000,150000,275000,156000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 12537,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*516 (Text
uid 12538,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273350,153200,278850,154100"
st "moduleware"
blo "273350,153900"
)
*517 (Text
uid 12539,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273350,154100,274850,155000"
st "mux"
blo "273350,154800"
)
*518 (Text
uid 12540,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273350,154100,274850,155000"
st "U_3"
blo "273350,154800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12541,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12542,0
text (MLText
uid 12543,0
va (VaSet
font "courier,8,0"
)
xt "268000,132300,268000,132300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*519 (Net
uid 12570,0
decl (Decl
n "sigs_and"
t "std_logic_vector"
b "(15 downto 0)"
o 69
suid 122,0
)
declText (MLText
uid 12571,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*520 (Net
uid 12592,0
decl (Decl
n "sigs_or"
t "std_logic_vector"
b "(15 downto 0)"
o 70
suid 124,0
)
declText (MLText
uid 12593,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*521 (Net
uid 12938,0
lang 2
decl (Decl
n "seq_running"
t "std_logic"
o 67
suid 128,0
)
declText (MLText
uid 12939,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*522 (Net
uid 12940,0
lang 2
decl (Decl
n "sigs_running"
t "std_logic"
o 71
suid 129,0
)
declText (MLText
uid 12941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*523 (MWC
uid 12942,0
optionalChildren [
*524 (CptPort
uid 12951,0
optionalChildren [
*525 (Property
uid 12955,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*526 (Line
uid 12956,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "282000,164000,283000,164000"
pts [
"283000,164000"
"282000,164000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12952,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "283000,163625,283750,164375"
)
tg (CPTG
uid 12953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12954,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "284050,163532,286050,164432"
st "dout"
ju 2
blo "286050,164232"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 52
)
)
)
*527 (CommentGraphic
uid 12957,0
shape (Arc2D
pts [
"278000,162004"
"280263,162521"
"282000,164000"
]
uid 12958,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "278000,162003,282000,164000"
)
oxt "7000,6003,11000,8000"
)
*528 (CommentGraphic
uid 12959,0
shape (Arc2D
pts [
"282000,164005"
"280449,165394"
"277996,165998"
]
uid 12960,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "277996,164005,282000,166000"
)
oxt "6996,8005,11000,10000"
)
*529 (Grouping
uid 12961,0
optionalChildren [
*530 (CommentGraphic
uid 12963,0
optionalChildren [
*531 (Property
uid 12965,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"278000,165998"
"278000,162000"
"279183,162211"
"280952,163156"
"282000,164000"
"280048,165132"
"278000,165998"
]
uid 12964,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "278000,162000,282000,165998"
)
oxt "7000,6000,11000,9998"
)
*532 (CommentGraphic
uid 12966,0
optionalChildren [
*533 (Property
uid 12968,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"278000,162000"
"278763,164001"
"278000,166000"
]
uid 12967,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "278000,162000,278762,166000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 12962,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "278000,162000,282000,166000"
)
oxt "7000,6000,11000,10000"
)
*534 (CommentGraphic
uid 12969,0
shape (PolyLine2D
pts [
"282000,164000"
"282000,164000"
]
uid 12970,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "282000,164000,282000,164000"
)
oxt "11000,8000,11000,8000"
)
*535 (CommentGraphic
uid 12971,0
optionalChildren [
*536 (Property
uid 12973,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"278000,162000"
"278000,162000"
]
uid 12972,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "278000,162000,278000,162000"
)
oxt "7000,6000,7000,6000"
)
*537 (CommentGraphic
uid 12974,0
optionalChildren [
*538 (Property
uid 12976,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"278000,166000"
"278000,166000"
]
uid 12975,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "278000,166000,278000,166000"
)
oxt "7000,10000,7000,10000"
)
*539 (CptPort
uid 13026,0
optionalChildren [
*540 (Line
uid 13030,0
sl 0
va (VaSet
vasetType 3
)
xt "277000,163000,278589,163000"
pts [
"277000,163000"
"278589,163000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 13027,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "276250,162625,277000,163375"
)
tg (CPTG
uid 13028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13029,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "278000,162100,280000,163000"
st "din0"
blo "278000,162800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din0"
t "std_logic"
o 71
suid 3,0
)
)
)
*541 (CptPort
uid 13031,0
optionalChildren [
*542 (Line
uid 13035,0
sl 0
va (VaSet
vasetType 3
)
xt "277000,165000,278589,165000"
pts [
"277000,165000"
"278589,165000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 13032,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "276250,164625,277000,165375"
)
tg (CPTG
uid 13033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13034,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "278000,164100,280000,165000"
st "din1"
blo "278000,164800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din1"
t "std_logic"
o 67
suid 1,0
)
)
)
]
shape (Rectangle
uid 12943,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "277000,162000,283000,166000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 12944,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*543 (Text
uid 12945,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "278500,164600,284000,165500"
st "moduleware"
blo "278500,165300"
)
*544 (Text
uid 12946,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "278500,165500,279500,166400"
st "or"
blo "278500,166200"
)
*545 (Text
uid 12947,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "278500,165500,280000,166400"
st "U_4"
blo "278500,166200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12948,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12949,0
text (MLText
uid 12950,0
va (VaSet
font "courier,8,0"
)
xt "262000,150900,262000,150900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*546 (Net
uid 13009,0
decl (Decl
n "raws_running_o"
t "std_logic"
o 52
suid 131,0
)
declText (MLText
uid 13010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*547 (Frame
uid 13058,0
shape (RectFrame
uid 13059,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "194000,36000,270000,50000"
)
title (TextAssociate
uid 13060,0
ps "TopLeftStrategy"
text (MLText
uid 13061,0
va (VaSet
font "charter,10,0"
)
xt "194400,34400,205600,35600"
st "g1: IF 1=2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 13062,0
ps "TopLeftStrategy"
shape (Rectangle
uid 13063,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "194500,36200,195500,37800"
)
num (Text
uid 13064,0
va (VaSet
font "charter,10,0"
)
xt "194700,36400,195300,37600"
st "2"
blo "194700,37400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 13065,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
uid 13066,0
va (VaSet
font "charter,10,1"
)
xt "261000,50000,272200,51300"
st "Frame Declarations"
blo "261000,51000"
)
*549 (MLText
uid 13067,0
va (VaSet
font "charter,10,0"
)
xt "261000,51300,261000,51300"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*550 (SaComponent
uid 13993,0
optionalChildren [
*551 (CptPort
uid 13953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,190625,212000,191375"
)
tg (CPTG
uid 13955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13956,0
va (VaSet
)
xt "213000,190500,214000,191500"
st "clk"
blo "213000,191300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*552 (CptPort
uid 13957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13958,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "234000,195625,234750,196375"
)
tg (CPTG
uid 13959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13960,0
va (VaSet
)
xt "231400,195500,233000,196500"
st "lld_i"
ju 2
blo "233000,196300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
posAdd 0
o 5
suid 2,0
)
)
)
*553 (CptPort
uid 13961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "234000,194625,234750,195375"
)
tg (CPTG
uid 13963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13964,0
va (VaSet
)
xt "231200,194500,233000,195500"
st "lls_o"
ju 2
blo "233000,195300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
suid 3,0
)
)
)
*554 (CptPort
uid 13965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13966,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,196625,212000,197375"
)
tg (CPTG
uid 13967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13968,0
va (VaSet
)
xt "213000,196500,218100,197500"
st "oc_dack_no"
blo "213000,197300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
posAdd 0
o 3
suid 4,0
)
)
)
*555 (CptPort
uid 13969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,195625,212000,196375"
)
tg (CPTG
uid 13971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13972,0
va (VaSet
)
xt "213000,195500,216700,196500"
st "oc_data_i"
blo "213000,196300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_data_i"
t "slv16"
o 2
suid 5,0
)
)
)
*556 (CptPort
uid 13973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,194625,212000,195375"
)
tg (CPTG
uid 13975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13976,0
va (VaSet
)
xt "213000,194500,217400,195500"
st "oc_valid_i"
blo "213000,195300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
suid 6,0
)
)
)
*557 (CptPort
uid 13977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,191625,212000,192375"
)
tg (CPTG
uid 13979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13980,0
va (VaSet
)
xt "213000,191500,214000,192500"
st "rst"
blo "213000,192300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
o 10
suid 7,0
)
)
)
*558 (CptPort
uid 13981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,192625,212000,193375"
)
tg (CPTG
uid 13983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13984,0
va (VaSet
)
xt "213000,192500,214400,193500"
st "s40"
blo "213000,193300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s40"
t "std_logic"
prec "--reg_sk_ctl_i : in  std_logic_vector (15 downto 0);
--sk_stat_o    : out std_logic_vector (7 downto 0);
--sk_addr_o    : out std_logic_vector (15 downto 0);

-- infrastructure"
preAdd 0
o 8
suid 8,0
)
)
)
*559 (CptPort
uid 13985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,200625,212000,201375"
)
tg (CPTG
uid 13987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13988,0
va (VaSet
)
xt "213000,200500,218600,201500"
st "sigs_i : (15:0)"
blo "213000,201300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sigs_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload functions"
preAdd 0
o 6
suid 9,0
)
)
)
*560 (CptPort
uid 13989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211250,198625,212000,199375"
)
tg (CPTG
uid 13991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13992,0
va (VaSet
)
xt "213000,198500,216700,199500"
st "sink_go_i"
blo "213000,199300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sink_go_i"
t "std_logic"
posAdd 0
o 7
suid 10,0
)
)
)
]
shape (Rectangle
uid 13994,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "212000,190000,234000,203000"
)
oxt "15000,13000,37000,26000"
ttg (MlTextGroup
uid 13995,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*561 (Text
uid 13996,0
va (VaSet
font "helvetica,8,1"
)
xt "218700,190000,220100,191000"
st "ocb"
blo "218700,190800"
tm "BdLibraryNameMgr"
)
*562 (Text
uid 13997,0
va (VaSet
font "helvetica,8,1"
)
xt "218700,191000,222300,192000"
st "ocb_sink"
blo "218700,191800"
tm "CptNameMgr"
)
*563 (Text
uid 13998,0
va (VaSet
font "helvetica,8,1"
)
xt "218700,192000,222400,193000"
st "Uocbsink"
blo "218700,192800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13999,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14000,0
text (MLText
uid 14001,0
va (VaSet
)
xt "125000,141000,125000,141000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*564 (Net
uid 14016,0
lang 2
decl (Decl
n "sink_sigs_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload functions"
preAdd 0
o 72
suid 134,0
)
declText (MLText
uid 14017,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*565 (Frame
uid 14359,0
shape (RectFrame
uid 14360,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "192000,187000,251000,204000"
)
title (TextAssociate
uid 14361,0
ps "TopLeftStrategy"
text (MLText
uid 14362,0
va (VaSet
font "charter,10,0"
)
xt "192450,185400,203650,186600"
st "g2: IF 1=2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 14363,0
ps "TopLeftStrategy"
shape (Rectangle
uid 14364,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "192500,187200,193500,188800"
)
num (Text
uid 14365,0
va (VaSet
font "charter,10,0"
)
xt "192700,187400,193300,188600"
st "3"
blo "192700,188400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 14366,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*566 (Text
uid 14367,0
va (VaSet
font "charter,10,1"
)
xt "242000,204000,253200,205300"
st "Frame Declarations"
blo "242000,205000"
)
*567 (MLText
uid 14368,0
va (VaSet
font "charter,10,0"
)
xt "242000,205300,242000,205300"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*568 (Wire
uid 924,0
shape (OrthoPolyLine
uid 925,0
va (VaSet
vasetType 3
)
xt "136000,87000,147250,87000"
pts [
"136000,87000"
"147250,87000"
]
)
start &293
end &259
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 929,0
va (VaSet
)
xt "137000,86000,138000,87000"
st "clk"
blo "137000,86800"
tm "WireNameMgr"
)
)
on &212
)
*569 (Wire
uid 930,0
shape (OrthoPolyLine
uid 931,0
va (VaSet
vasetType 3
)
xt "135750,113000,143000,113000"
pts [
"143000,113000"
"135750,113000"
]
)
start &18
end &12
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
)
xt "137000,112000,142600,113000"
st "rx_fifo_rst_o"
blo "137000,112800"
tm "WireNameMgr"
)
)
on &213
)
*570 (Wire
uid 934,0
shape (OrthoPolyLine
uid 935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,96000,174000,96000"
pts [
"163750,96000"
"174000,96000"
]
)
start &264
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
)
xt "165000,95000,169100,96000"
st "rx_opcode"
blo "165000,95800"
tm "WireNameMgr"
)
)
on &214
)
*571 (Wire
uid 940,0
shape (OrthoPolyLine
uid 941,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,94000,174000,94000"
pts [
"163750,94000"
"174000,94000"
]
)
start &261
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 945,0
va (VaSet
)
xt "165000,93000,168400,94000"
st "rx_cbcnt"
blo "165000,93800"
tm "WireNameMgr"
)
)
on &215
)
*572 (Wire
uid 946,0
shape (OrthoPolyLine
uid 947,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,97000,174000,97000"
pts [
"163750,97000"
"174000,97000"
]
)
start &269
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
va (VaSet
)
xt "165000,96000,168600,97000"
st "rx_opseq"
blo "165000,96800"
tm "WireNameMgr"
)
)
on &216
)
*573 (Wire
uid 952,0
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,93000,174000,93000"
pts [
"163750,93000"
"174000,93000"
]
)
start &262
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 957,0
va (VaSet
)
xt "165000,92000,167400,93000"
st "rx_len"
blo "165000,92800"
tm "WireNameMgr"
)
)
on &217
)
*574 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,91000,174000,91000"
pts [
"163750,91000"
"174000,91000"
]
)
start &263
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "165000,90000,168900,91000"
st "rx_magicn"
blo "165000,90800"
tm "WireNameMgr"
)
)
on &218
)
*575 (Wire
uid 964,0
shape (OrthoPolyLine
uid 965,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,92000,174000,92000"
pts [
"163750,92000"
"174000,92000"
]
)
start &265
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 969,0
va (VaSet
)
xt "165000,91000,167600,92000"
st "rx_seq"
blo "165000,91800"
tm "WireNameMgr"
)
)
on &219
)
*576 (Wire
uid 970,0
shape (OrthoPolyLine
uid 971,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,98000,174000,98000"
pts [
"163750,98000"
"174000,98000"
]
)
start &266
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 975,0
va (VaSet
)
xt "165000,97000,167700,98000"
st "rx_size"
blo "165000,97800"
tm "WireNameMgr"
)
)
on &220
)
*577 (Wire
uid 992,0
shape (OrthoPolyLine
uid 993,0
va (VaSet
vasetType 3
)
xt "136000,88000,147250,88000"
pts [
"136000,88000"
"147250,88000"
]
)
start &294
end &260
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 997,0
va (VaSet
)
xt "137000,87000,138000,88000"
st "rst"
blo "137000,87800"
tm "WireNameMgr"
)
)
on &228
)
*578 (Wire
uid 998,0
shape (OrthoPolyLine
uid 999,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,106000,174000,106000"
pts [
"163750,106000"
"174000,106000"
]
)
start &267
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1003,0
va (VaSet
)
xt "165000,105000,168000,106000"
st "oc_data"
blo "165000,105800"
tm "WireNameMgr"
)
)
on &221
)
*579 (Wire
uid 1004,0
shape (OrthoPolyLine
uid 1005,0
va (VaSet
vasetType 3
)
xt "163750,105000,174000,105000"
pts [
"163750,105000"
"174000,105000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1009,0
va (VaSet
)
xt "165000,104000,168200,105000"
st "oc_valid"
blo "165000,104800"
tm "WireNameMgr"
)
)
on &222
)
*580 (Wire
uid 1010,0
shape (OrthoPolyLine
uid 1011,0
va (VaSet
vasetType 3
)
xt "163750,107000,174000,107000"
pts [
"174000,107000"
"163750,107000"
]
)
end &272
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
)
xt "165000,106000,169100,107000"
st "oc_dack_n"
blo "165000,106800"
tm "WireNameMgr"
)
)
on &223
)
*581 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "201000,46000,211250,46000"
pts [
"211250,46000"
"201000,46000"
]
)
start &73
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1021,0
va (VaSet
)
xt "202000,45000,206100,46000"
st "oc_dack_n"
blo "202000,45800"
tm "WireNameMgr"
)
)
on &223
)
*582 (Wire
uid 1022,0
shape (OrthoPolyLine
uid 1023,0
va (VaSet
vasetType 3
)
xt "136000,83000,150000,83000"
pts [
"136000,83000"
"150000,83000"
]
)
start &279
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1027,0
va (VaSet
)
xt "136000,82000,137400,83000"
st "s40"
blo "136000,82800"
tm "WireNameMgr"
)
)
on &224
)
*583 (Wire
uid 1028,0
shape (OrthoPolyLine
uid 1029,0
va (VaSet
vasetType 3
)
xt "204000,40000,211250,40000"
pts [
"204000,40000"
"211250,40000"
]
)
end &64
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1033,0
va (VaSet
)
xt "205000,39000,206000,40000"
st "clk"
blo "205000,39800"
tm "WireNameMgr"
)
)
on &212
)
*584 (Wire
uid 1034,0
shape (OrthoPolyLine
uid 1035,0
va (VaSet
vasetType 3
)
xt "204000,41000,211250,41000"
pts [
"204000,41000"
"211250,41000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1039,0
va (VaSet
)
xt "205000,40000,207900,41000"
st "rst_ocb"
blo "205000,40800"
tm "WireNameMgr"
)
)
on &225
)
*585 (Wire
uid 1040,0
shape (OrthoPolyLine
uid 1041,0
va (VaSet
vasetType 3
)
xt "232750,48000,241000,48000"
pts [
"232750,48000"
"241000,48000"
]
)
start &68
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1045,0
va (VaSet
)
xt "234000,47000,240400,48000"
st "ocrawcom_start"
blo "234000,47800"
tm "WireNameMgr"
)
)
on &347
)
*586 (Wire
uid 1046,0
shape (OrthoPolyLine
uid 1047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,45000,211250,45000"
pts [
"201000,45000"
"211250,45000"
]
)
end &67
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1051,0
va (VaSet
)
xt "202000,44000,205000,45000"
st "oc_data"
blo "202000,44800"
tm "WireNameMgr"
)
)
on &221
)
*587 (Wire
uid 1052,0
shape (OrthoPolyLine
uid 1053,0
va (VaSet
vasetType 3
)
xt "201000,44000,211250,44000"
pts [
"201000,44000"
"211250,44000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1057,0
va (VaSet
)
xt "202000,43000,205200,44000"
st "oc_valid"
blo "202000,43800"
tm "WireNameMgr"
)
)
on &222
)
*588 (Wire
uid 1058,0
shape (OrthoPolyLine
uid 1059,0
va (VaSet
vasetType 3
)
xt "260000,47000,268000,47000"
pts [
"260000,47000"
"268000,47000"
]
)
start &336
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1063,0
va (VaSet
)
xt "260000,46000,267200,47000"
st "com_ocrawcom_o"
blo "260000,46800"
tm "WireNameMgr"
)
)
on &280
)
*589 (Wire
uid 1064,0
shape (OrthoPolyLine
uid 1065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,61000,211250,61000"
pts [
"201000,61000"
"211250,61000"
]
)
end &94
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1069,0
va (VaSet
)
xt "202000,60000,205000,61000"
st "oc_data"
blo "202000,60800"
tm "WireNameMgr"
)
)
on &221
)
*590 (Wire
uid 1070,0
shape (OrthoPolyLine
uid 1071,0
va (VaSet
vasetType 3
)
xt "201000,60000,211250,60000"
pts [
"201000,60000"
"211250,60000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1075,0
va (VaSet
)
xt "202000,59000,205200,60000"
st "oc_valid"
blo "202000,59800"
tm "WireNameMgr"
)
)
on &222
)
*591 (Wire
uid 1076,0
shape (OrthoPolyLine
uid 1077,0
va (VaSet
vasetType 3
)
xt "206000,57000,211250,57000"
pts [
"206000,57000"
"211250,57000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1081,0
va (VaSet
)
xt "207000,56000,208000,57000"
st "clk"
blo "207000,56800"
tm "WireNameMgr"
)
)
on &212
)
*592 (Wire
uid 1082,0
shape (OrthoPolyLine
uid 1083,0
va (VaSet
vasetType 3
)
xt "206000,58000,211250,58000"
pts [
"206000,58000"
"211250,58000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1087,0
va (VaSet
)
xt "207000,57000,209900,58000"
st "rst_ocb"
blo "207000,57800"
tm "WireNameMgr"
)
)
on &225
)
*593 (Wire
uid 1088,0
shape (OrthoPolyLine
uid 1089,0
va (VaSet
vasetType 3
)
xt "201000,62000,211250,62000"
pts [
"211250,62000"
"201000,62000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1093,0
va (VaSet
)
xt "202000,61000,206100,62000"
st "oc_dack_n"
blo "202000,61800"
tm "WireNameMgr"
)
)
on &223
)
*594 (Wire
uid 1106,0
shape (OrthoPolyLine
uid 1107,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,73000,211250,73000"
pts [
"201000,73000"
"211250,73000"
]
)
end &79
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
)
xt "202000,72000,205000,73000"
st "oc_data"
blo "202000,72800"
tm "WireNameMgr"
)
)
on &221
)
*595 (Wire
uid 1112,0
shape (OrthoPolyLine
uid 1113,0
va (VaSet
vasetType 3
)
xt "201000,72000,211250,72000"
pts [
"201000,72000"
"211250,72000"
]
)
end &80
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
)
xt "202000,71000,205200,72000"
st "oc_valid"
blo "202000,71800"
tm "WireNameMgr"
)
)
on &222
)
*596 (Wire
uid 1118,0
shape (OrthoPolyLine
uid 1119,0
va (VaSet
vasetType 3
)
xt "201000,74000,211250,74000"
pts [
"211250,74000"
"201000,74000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1123,0
va (VaSet
)
xt "202000,73000,206100,74000"
st "oc_dack_n"
blo "202000,73800"
tm "WireNameMgr"
)
)
on &223
)
*597 (Wire
uid 1124,0
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,85000,211250,85000"
pts [
"201000,85000"
"211250,85000"
]
)
end &28
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1129,0
va (VaSet
)
xt "202000,84000,205000,85000"
st "oc_data"
blo "202000,84800"
tm "WireNameMgr"
)
)
on &221
)
*598 (Wire
uid 1130,0
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
)
xt "201000,84000,211250,84000"
pts [
"201000,84000"
"211250,84000"
]
)
end &29
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1135,0
va (VaSet
)
xt "202000,83000,205200,84000"
st "oc_valid"
blo "202000,83800"
tm "WireNameMgr"
)
)
on &222
)
*599 (Wire
uid 1136,0
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
)
xt "201000,86000,211250,86000"
pts [
"211250,86000"
"201000,86000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1141,0
va (VaSet
)
xt "202000,85000,206100,86000"
st "oc_dack_n"
blo "202000,85800"
tm "WireNameMgr"
)
)
on &223
)
*600 (Wire
uid 1142,0
shape (OrthoPolyLine
uid 1143,0
va (VaSet
vasetType 3
)
xt "206000,81000,211250,81000"
pts [
"206000,81000"
"211250,81000"
]
)
end &27
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1147,0
va (VaSet
)
xt "207000,80000,208000,81000"
st "clk"
blo "207000,80800"
tm "WireNameMgr"
)
)
on &212
)
*601 (Wire
uid 1148,0
shape (OrthoPolyLine
uid 1149,0
va (VaSet
vasetType 3
)
xt "206000,82000,211250,82000"
pts [
"206000,82000"
"211250,82000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1153,0
va (VaSet
)
xt "207000,81000,209900,82000"
st "rst_ocb"
blo "207000,81800"
tm "WireNameMgr"
)
)
on &225
)
*602 (Wire
uid 1154,0
shape (OrthoPolyLine
uid 1155,0
va (VaSet
vasetType 3
)
xt "233750,114000,243000,114000"
pts [
"233750,114000"
"243000,114000"
]
)
end &137
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
)
xt "235000,113000,240200,114000"
st "spiser_clk_o"
blo "235000,113800"
tm "WireNameMgr"
)
)
on &226
)
*603 (Wire
uid 1160,0
shape (OrthoPolyLine
uid 1161,0
va (VaSet
vasetType 3
)
xt "233750,115000,243000,115000"
pts [
"233750,115000"
"243000,115000"
]
)
end &138
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
)
xt "235000,114000,240700,115000"
st "spiser_com_o"
blo "235000,114800"
tm "WireNameMgr"
)
)
on &227
)
*604 (Wire
uid 1166,0
shape (OrthoPolyLine
uid 1167,0
va (VaSet
vasetType 3
)
xt "206000,92000,211250,92000"
pts [
"206000,92000"
"211250,92000"
]
)
end &125
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1171,0
va (VaSet
)
xt "207000,91000,208000,92000"
st "clk"
blo "207000,91800"
tm "WireNameMgr"
)
)
on &212
)
*605 (Wire
uid 1172,0
shape (OrthoPolyLine
uid 1173,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,96000,211250,96000"
pts [
"201000,96000"
"211250,96000"
]
)
end &124
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1177,0
va (VaSet
)
xt "202000,95000,205000,96000"
st "oc_data"
blo "202000,95800"
tm "WireNameMgr"
)
)
on &221
)
*606 (Wire
uid 1178,0
shape (OrthoPolyLine
uid 1179,0
va (VaSet
vasetType 3
)
xt "201000,95000,211250,95000"
pts [
"201000,95000"
"211250,95000"
]
)
end &129
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1183,0
va (VaSet
)
xt "202000,94000,205200,95000"
st "oc_valid"
blo "202000,94800"
tm "WireNameMgr"
)
)
on &222
)
*607 (Wire
uid 1184,0
shape (OrthoPolyLine
uid 1185,0
va (VaSet
vasetType 3
)
xt "201000,97000,211250,97000"
pts [
"211250,97000"
"201000,97000"
]
)
start &133
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1189,0
va (VaSet
)
xt "202000,96000,206100,97000"
st "oc_dack_n"
blo "202000,96800"
tm "WireNameMgr"
)
)
on &223
)
*608 (Wire
uid 1190,0
shape (OrthoPolyLine
uid 1191,0
va (VaSet
vasetType 3
)
xt "206000,93000,211250,93000"
pts [
"206000,93000"
"211250,93000"
]
)
end &128
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1195,0
va (VaSet
)
xt "207000,92000,209900,93000"
st "rst_ocb"
blo "207000,92800"
tm "WireNameMgr"
)
)
on &225
)
*609 (Wire
uid 1196,0
shape (OrthoPolyLine
uid 1197,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,98000,242000,98000"
pts [
"232750,98000"
"242000,98000"
]
)
start &127
end &290
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1201,0
va (VaSet
)
xt "234000,97000,238800,98000"
st "strm_reg_o"
blo "234000,97800"
tm "WireNameMgr"
)
)
on &287
)
*610 (Wire
uid 1202,0
shape (OrthoPolyLine
uid 1203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,99000,242000,99000"
pts [
"232750,99000"
"242000,99000"
]
)
start &126
end &291
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
va (VaSet
)
xt "234000,98000,240700,99000"
st "strm_req_stat_o"
blo "234000,98800"
tm "WireNameMgr"
)
)
on &288
)
*611 (Wire
uid 1208,0
shape (OrthoPolyLine
uid 1209,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,100000,242000,100000"
pts [
"232750,100000"
"242000,100000"
]
)
start &130
end &292
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "234000,99000,239100,100000"
st "strm_cmd_o"
blo "234000,99800"
tm "WireNameMgr"
)
)
on &289
)
*612 (Wire
uid 1244,0
shape (OrthoPolyLine
uid 1245,0
va (VaSet
vasetType 3
)
xt "203000,127000,211250,127000"
pts [
"203000,127000"
"211250,127000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
)
xt "204000,126000,207200,127000"
st "oc_valid"
blo "204000,126800"
tm "WireNameMgr"
)
)
on &222
)
*613 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "203000,128000,211250,128000"
pts [
"203000,128000"
"211250,128000"
]
)
end &105
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
va (VaSet
)
xt "204000,127000,207000,128000"
st "oc_data"
blo "204000,127800"
tm "WireNameMgr"
)
)
on &221
)
*614 (Wire
uid 1256,0
shape (OrthoPolyLine
uid 1257,0
va (VaSet
vasetType 3
)
xt "203000,129000,211250,129000"
pts [
"211250,129000"
"203000,129000"
]
)
start &118
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1261,0
va (VaSet
)
xt "204000,128000,208100,129000"
st "oc_dack_n"
blo "204000,128800"
tm "WireNameMgr"
)
)
on &223
)
*615 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
)
xt "207000,124000,211250,124000"
pts [
"207000,124000"
"211250,124000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
)
xt "208000,123000,209000,124000"
st "clk"
blo "208000,123800"
tm "WireNameMgr"
)
)
on &212
)
*616 (Wire
uid 1268,0
shape (OrthoPolyLine
uid 1269,0
va (VaSet
vasetType 3
)
xt "207000,125000,211250,125000"
pts [
"207000,125000"
"211250,125000"
]
)
end &108
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "208000,124000,210900,125000"
st "rst_ocb"
blo "208000,124800"
tm "WireNameMgr"
)
)
on &225
)
*617 (Wire
uid 1322,0
shape (OrthoPolyLine
uid 1323,0
va (VaSet
vasetType 3
)
xt "206000,69000,211250,69000"
pts [
"206000,69000"
"211250,69000"
]
)
end &78
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1327,0
va (VaSet
)
xt "207000,68000,208000,69000"
st "clk"
blo "207000,68800"
tm "WireNameMgr"
)
)
on &212
)
*618 (Wire
uid 1328,0
shape (OrthoPolyLine
uid 1329,0
va (VaSet
vasetType 3
)
xt "206000,70000,211250,70000"
pts [
"206000,70000"
"211250,70000"
]
)
end &81
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1333,0
va (VaSet
)
xt "207000,69000,209900,70000"
st "rst_ocb"
blo "207000,69800"
tm "WireNameMgr"
)
)
on &225
)
*619 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
)
xt "148000,113000,156000,113000"
pts [
"156000,113000"
"148000,113000"
]
)
end &16
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1351,0
va (VaSet
)
xt "149000,112000,150000,113000"
st "rst"
blo "149000,112800"
tm "WireNameMgr"
)
)
on &228
)
*620 (Wire
uid 1358,0
shape (OrthoPolyLine
uid 1359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,81000,242000,81000"
pts [
"232750,81000"
"242000,81000"
]
)
start &33
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1363,0
va (VaSet
)
xt "234000,80000,236800,81000"
st "c_lls(4)"
blo "234000,80800"
tm "WireNameMgr"
)
)
on &229
)
*621 (Wire
uid 1364,0
shape (OrthoPolyLine
uid 1365,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,101000,174000,101000"
pts [
"163750,101000"
"174000,101000"
]
)
start &271
sat 32
eat 16
sty 1
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1369,0
va (VaSet
)
xt "165000,100000,168300,101000"
st "c_lls(15)"
blo "165000,100800"
tm "WireNameMgr"
)
)
on &229
)
*622 (Wire
uid 1370,0
shape (OrthoPolyLine
uid 1371,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,40000,242000,40000"
pts [
"232750,40000"
"242000,40000"
]
)
start &72
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1375,0
va (VaSet
)
xt "234000,39000,236800,40000"
st "c_lls(1)"
blo "234000,39800"
tm "WireNameMgr"
)
)
on &229
)
*623 (Wire
uid 1376,0
shape (OrthoPolyLine
uid 1377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,57000,243000,57000"
pts [
"232750,57000"
"243000,57000"
]
)
start &98
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1381,0
va (VaSet
)
xt "234000,56000,236800,57000"
st "c_lls(2)"
blo "234000,56800"
tm "WireNameMgr"
)
)
on &229
)
*624 (Wire
uid 1382,0
shape (OrthoPolyLine
uid 1383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,69000,242000,69000"
pts [
"232750,69000"
"242000,69000"
]
)
start &84
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1387,0
va (VaSet
)
xt "234000,68000,236800,69000"
st "c_lls(3)"
blo "234000,68800"
tm "WireNameMgr"
)
)
on &229
)
*625 (Wire
uid 1388,0
shape (OrthoPolyLine
uid 1389,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,92000,242000,92000"
pts [
"232750,92000"
"242000,92000"
]
)
start &132
ss 0
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1393,0
va (VaSet
)
xt "234000,91000,236800,92000"
st "c_lls(5)"
blo "234000,91800"
tm "WireNameMgr"
)
)
on &229
)
*626 (Wire
uid 1394,0
shape (OrthoPolyLine
uid 1395,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,124000,242000,124000"
pts [
"232750,124000"
"242000,124000"
]
)
start &117
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1399,0
va (VaSet
)
xt "234000,123000,236800,124000"
st "c_lls(7)"
blo "234000,123800"
tm "WireNameMgr"
)
)
on &229
)
*627 (Wire
uid 1422,0
shape (OrthoPolyLine
uid 1423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "195000,48000,211250,48000"
pts [
"195000,48000"
"211250,48000"
]
)
end &70
sat 16
eat 32
sty 1
sl "(CMD_RCPATT_GO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1427,0
va (VaSet
)
xt "196000,47000,207900,48000"
st "command(CMD_RCPATT_GO)"
blo "196000,47800"
tm "WireNameMgr"
)
)
on &307
)
*628 (Wire
uid 1428,0
shape (OrthoPolyLine
uid 1429,0
va (VaSet
vasetType 3
)
xt "201000,109000,211250,109000"
pts [
"211250,109000"
"201000,109000"
]
)
start &58
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1433,0
va (VaSet
)
xt "202000,108000,206100,109000"
st "oc_dack_n"
blo "202000,108800"
tm "WireNameMgr"
)
)
on &223
)
*629 (Wire
uid 1434,0
shape (OrthoPolyLine
uid 1435,0
va (VaSet
vasetType 3
)
xt "206000,104000,211250,104000"
pts [
"206000,104000"
"211250,104000"
]
)
end &39
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1439,0
va (VaSet
)
xt "207000,103000,208000,104000"
st "clk"
blo "207000,103800"
tm "WireNameMgr"
)
)
on &212
)
*630 (Wire
uid 1440,0
shape (OrthoPolyLine
uid 1441,0
va (VaSet
vasetType 3
)
xt "206000,105000,211250,105000"
pts [
"206000,105000"
"211250,105000"
]
)
end &42
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1445,0
va (VaSet
)
xt "207000,104000,209900,105000"
st "rst_ocb"
blo "207000,104800"
tm "WireNameMgr"
)
)
on &225
)
*631 (Wire
uid 1446,0
shape (OrthoPolyLine
uid 1447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,108000,211250,108000"
pts [
"201000,108000"
"211250,108000"
]
)
end &40
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1451,0
va (VaSet
)
xt "202000,107000,205000,108000"
st "oc_data"
blo "202000,107800"
tm "WireNameMgr"
)
)
on &221
)
*632 (Wire
uid 1452,0
shape (OrthoPolyLine
uid 1453,0
va (VaSet
vasetType 3
)
xt "201000,107000,211250,107000"
pts [
"201000,107000"
"211250,107000"
]
)
end &41
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1457,0
va (VaSet
)
xt "202000,106000,205200,107000"
st "oc_valid"
blo "202000,106800"
tm "WireNameMgr"
)
)
on &222
)
*633 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200000,112000,211250,112000"
pts [
"200000,112000"
"211250,112000"
]
)
end &52
es 0
sat 16
eat 32
sty 1
sl "(T_400kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1463,0
va (VaSet
)
xt "201000,111000,207900,112000"
st "tick_i(T_400kHz)"
blo "201000,111800"
tm "WireNameMgr"
)
)
on &230
)
*634 (Wire
uid 1464,0
shape (OrthoPolyLine
uid 1465,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,104000,242000,104000"
pts [
"232750,104000"
"242000,104000"
]
)
start &57
sat 32
eat 16
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1469,0
va (VaSet
)
xt "234000,103000,236800,104000"
st "c_lls(6)"
blo "234000,103800"
tm "WireNameMgr"
)
)
on &229
)
*635 (Wire
uid 1470,0
shape (OrthoPolyLine
uid 1471,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "196000,119000,211250,119000"
pts [
"196000,119000"
"211250,119000"
]
)
end &43
sat 16
eat 32
sty 1
sl "(T_5Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1475,0
va (VaSet
)
xt "197000,118000,202500,119000"
st "tick_i(T_5Hz)"
blo "197000,118800"
tm "WireNameMgr"
)
)
on &230
)
*636 (Wire
uid 1476,0
shape (OrthoPolyLine
uid 1477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,120000,270000,120000"
pts [
"261000,120000"
"270000,120000"
]
)
end &211
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1481,0
va (VaSet
)
xt "262000,119000,267500,120000"
st "ti2c_cvst_no"
blo "262000,119800"
tm "WireNameMgr"
)
)
on &231
)
*637 (Wire
uid 1482,0
shape (OrthoPolyLine
uid 1483,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,113000,270000,113000"
pts [
"261000,113000"
"270000,113000"
]
)
end &210
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1487,0
va (VaSet
)
xt "262000,112000,267800,113000"
st "ti2c_cvstt_no"
blo "262000,112800"
tm "WireNameMgr"
)
)
on &232
)
*638 (Wire
uid 1488,0
shape (OrthoPolyLine
uid 1489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,117000,271000,117000"
pts [
"261000,117000"
"271000,117000"
]
)
start &202
ss 0
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1493,0
va (VaSet
)
xt "272000,116000,278600,117000"
st "ti2c_cvst_no(0)"
blo "272000,116800"
tm "WireNameMgr"
)
)
on &231
)
*639 (Wire
uid 1494,0
shape (OrthoPolyLine
uid 1495,0
va (VaSet
vasetType 3
)
xt "253000,117000,256000,117000"
pts [
"253000,117000"
"256000,117000"
]
)
end &200
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1499,0
va (VaSet
)
xt "254000,116000,254800,117000"
st "HI"
blo "254000,116800"
tm "WireNameMgr"
)
)
on &233
)
*640 (Wire
uid 1500,0
shape (OrthoPolyLine
uid 1501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,118000,271000,118000"
pts [
"261000,118000"
"271000,118000"
]
)
start &191
ss 0
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1505,0
va (VaSet
)
xt "272000,117000,278600,118000"
st "ti2c_cvst_no(1)"
blo "272000,117800"
tm "WireNameMgr"
)
)
on &231
)
*641 (Wire
uid 1506,0
shape (OrthoPolyLine
uid 1507,0
va (VaSet
vasetType 3
)
xt "253000,118000,256000,118000"
pts [
"253000,118000"
"256000,118000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1511,0
va (VaSet
)
xt "254000,117000,254800,118000"
st "HI"
blo "254000,117800"
tm "WireNameMgr"
)
)
on &233
)
*642 (Wire
uid 1512,0
shape (OrthoPolyLine
uid 1513,0
va (VaSet
vasetType 3
)
xt "253000,119000,256000,119000"
pts [
"253000,119000"
"256000,119000"
]
)
end &178
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1517,0
va (VaSet
)
xt "254000,118000,254800,119000"
st "HI"
blo "254000,118800"
tm "WireNameMgr"
)
)
on &233
)
*643 (Wire
uid 1518,0
shape (OrthoPolyLine
uid 1519,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,119000,271000,119000"
pts [
"261000,119000"
"271000,119000"
]
)
start &180
ss 0
es 0
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1523,0
va (VaSet
)
xt "272000,118000,278600,119000"
st "ti2c_cvst_no(2)"
blo "272000,118800"
tm "WireNameMgr"
)
)
on &231
)
*644 (Wire
uid 1524,0
shape (OrthoPolyLine
uid 1525,0
va (VaSet
vasetType 3
)
xt "253000,111000,256000,111000"
pts [
"253000,111000"
"256000,111000"
]
)
end &156
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1529,0
va (VaSet
)
xt "254000,110000,254800,111000"
st "HI"
blo "254000,110800"
tm "WireNameMgr"
)
)
on &233
)
*645 (Wire
uid 1530,0
shape (OrthoPolyLine
uid 1531,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,110000,271000,110000"
pts [
"261000,110000"
"271000,110000"
]
)
start &169
ss 0
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1535,0
va (VaSet
)
xt "272000,109000,278900,110000"
st "ti2c_cvstt_no(0)"
blo "272000,109800"
tm "WireNameMgr"
)
)
on &232
)
*646 (Wire
uid 1536,0
shape (OrthoPolyLine
uid 1537,0
va (VaSet
vasetType 3
)
xt "253000,112000,256000,112000"
pts [
"253000,112000"
"256000,112000"
]
)
end &145
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1541,0
va (VaSet
)
xt "254000,111000,254800,112000"
st "HI"
blo "254000,111800"
tm "WireNameMgr"
)
)
on &233
)
*647 (Wire
uid 1542,0
shape (OrthoPolyLine
uid 1543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,111000,271000,111000"
pts [
"261000,111000"
"271000,111000"
]
)
start &158
ss 0
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1547,0
va (VaSet
)
xt "272000,110000,278900,111000"
st "ti2c_cvstt_no(1)"
blo "272000,110800"
tm "WireNameMgr"
)
)
on &232
)
*648 (Wire
uid 1548,0
shape (OrthoPolyLine
uid 1549,0
va (VaSet
vasetType 3
)
xt "253000,110000,256000,110000"
pts [
"253000,110000"
"256000,110000"
]
)
end &167
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1553,0
va (VaSet
)
xt "254000,109000,254800,110000"
st "HI"
blo "254000,109800"
tm "WireNameMgr"
)
)
on &233
)
*649 (Wire
uid 1554,0
shape (OrthoPolyLine
uid 1555,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,112000,271000,112000"
pts [
"261000,112000"
"271000,112000"
]
)
start &147
ss 0
es 0
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1559,0
va (VaSet
)
xt "272000,111000,278900,112000"
st "ti2c_cvstt_no(2)"
blo "272000,111800"
tm "WireNameMgr"
)
)
on &232
)
*650 (Wire
uid 1560,0
shape (OrthoPolyLine
uid 1561,0
va (VaSet
vasetType 3
)
xt "232750,107000,243000,107000"
pts [
"232750,107000"
"238000,107000"
"243000,107000"
]
)
start &46
end &143
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1563,0
va (VaSet
)
xt "234000,106000,236200,107000"
st "sck_o"
blo "234000,106800"
tm "WireNameMgr"
)
)
on &234
)
*651 (Wire
uid 1564,0
shape (OrthoPolyLine
uid 1565,0
va (VaSet
vasetType 3
)
xt "232750,108000,243000,108000"
pts [
"232750,108000"
"238000,108000"
"243000,108000"
]
)
start &47
end &142
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
)
xt "234000,107000,236500,108000"
st "sck_to"
blo "234000,107800"
tm "WireNameMgr"
)
)
on &235
)
*652 (Wire
uid 1568,0
shape (OrthoPolyLine
uid 1569,0
va (VaSet
vasetType 3
)
xt "232750,110000,243000,110000"
pts [
"232750,110000"
"238000,110000"
"243000,110000"
]
)
start &48
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1571,0
va (VaSet
)
xt "234000,109000,236300,110000"
st "sda_o"
blo "234000,109800"
tm "WireNameMgr"
)
)
on &236
)
*653 (Wire
uid 1572,0
shape (OrthoPolyLine
uid 1573,0
va (VaSet
vasetType 3
)
xt "232750,112000,243000,112000"
pts [
"232750,112000"
"238000,112000"
"243000,112000"
]
)
start &49
end &140
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1575,0
va (VaSet
)
xt "234000,111000,236600,112000"
st "sda_to"
blo "234000,111800"
tm "WireNameMgr"
)
)
on &237
)
*654 (Wire
uid 1576,0
shape (OrthoPolyLine
uid 1577,0
va (VaSet
vasetType 3
)
xt "232750,111000,243000,111000"
pts [
"243000,111000"
"238000,111000"
"232750,111000"
]
)
start &139
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
)
xt "234000,110000,236000,111000"
st "sda_i"
blo "234000,110800"
tm "WireNameMgr"
)
)
on &238
)
*655 (Wire
uid 1580,0
shape (OrthoPolyLine
uid 1581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200000,113000,211250,113000"
pts [
"200000,113000"
"211250,113000"
]
)
end &53
es 0
sat 16
eat 32
sty 1
sl "(T_40kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
)
xt "201000,112000,207400,113000"
st "tick_i(T_40kHz)"
blo "201000,112800"
tm "WireNameMgr"
)
)
on &230
)
*656 (Wire
uid 1586,0
shape (OrthoPolyLine
uid 1587,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200000,114000,211250,114000"
pts [
"200000,114000"
"211250,114000"
]
)
end &54
es 0
sat 16
eat 32
sty 1
sl "(T_4kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1591,0
va (VaSet
)
xt "201000,113000,206900,114000"
st "tick_i(T_4kHz)"
blo "201000,113800"
tm "WireNameMgr"
)
)
on &230
)
*657 (Wire
uid 1592,0
shape (OrthoPolyLine
uid 1593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "196000,132000,211250,132000"
pts [
"196000,132000"
"211250,132000"
]
)
end &115
sat 16
eat 32
sty 1
sl "(T_1MHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1597,0
va (VaSet
)
xt "197000,131000,203200,132000"
st "tick_i(T_1MHz)"
blo "197000,131800"
tm "WireNameMgr"
)
)
on &230
)
*658 (Wire
uid 1610,0
shape (OrthoPolyLine
uid 1611,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "197000,88000,211250,88000"
pts [
"197000,88000"
"211250,88000"
]
)
end &31
es 0
sat 16
eat 32
sty 1
sl "(T_2Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1615,0
va (VaSet
)
xt "198000,87000,203500,88000"
st "tick_i(T_2Hz)"
blo "198000,87800"
tm "WireNameMgr"
)
)
on &230
)
*659 (Wire
uid 1616,0
shape (OrthoPolyLine
uid 1617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,82000,242000,82000"
pts [
"242000,82000"
"232750,82000"
]
)
end &32
sat 16
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1621,0
va (VaSet
)
xt "234000,81000,236900,82000"
st "c_lld(4)"
blo "234000,81800"
tm "WireNameMgr"
)
)
on &239
)
*660 (Wire
uid 1622,0
shape (OrthoPolyLine
uid 1623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,93000,242000,93000"
pts [
"242000,93000"
"232750,93000"
]
)
end &131
sat 16
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1627,0
va (VaSet
)
xt "234000,92000,236900,93000"
st "c_lld(5)"
blo "234000,92800"
tm "WireNameMgr"
)
)
on &239
)
*661 (Wire
uid 1628,0
shape (OrthoPolyLine
uid 1629,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,105000,242000,105000"
pts [
"242000,105000"
"232750,105000"
]
)
end &56
es 0
sat 16
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1633,0
va (VaSet
)
xt "234000,104000,236900,105000"
st "c_lld(6)"
blo "234000,104800"
tm "WireNameMgr"
)
)
on &239
)
*662 (Wire
uid 1634,0
shape (OrthoPolyLine
uid 1635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,125000,242000,125000"
pts [
"242000,125000"
"232750,125000"
]
)
end &116
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
)
xt "234000,124000,236900,125000"
st "c_lld(7)"
blo "234000,124800"
tm "WireNameMgr"
)
)
on &239
)
*663 (Wire
uid 1646,0
shape (OrthoPolyLine
uid 1647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,41000,242000,41000"
pts [
"242000,41000"
"232750,41000"
]
)
end &71
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1651,0
va (VaSet
)
xt "234000,40000,236900,41000"
st "c_lld(1)"
blo "234000,40800"
tm "WireNameMgr"
)
)
on &239
)
*664 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,58000,243000,58000"
pts [
"243000,58000"
"232750,58000"
]
)
end &97
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1657,0
va (VaSet
)
xt "234000,57000,236900,58000"
st "c_lld(2)"
blo "234000,57800"
tm "WireNameMgr"
)
)
on &239
)
*665 (Wire
uid 1658,0
shape (OrthoPolyLine
uid 1659,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,70000,242000,70000"
pts [
"242000,70000"
"232750,70000"
]
)
end &83
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1663,0
va (VaSet
)
xt "234000,69000,236900,70000"
st "c_lld(3)"
blo "234000,69800"
tm "WireNameMgr"
)
)
on &239
)
*666 (Wire
uid 1664,0
shape (OrthoPolyLine
uid 1665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163750,102000,174000,102000"
pts [
"174000,102000"
"163750,102000"
]
)
end &270
sat 16
eat 32
sty 1
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1669,0
va (VaSet
)
xt "165000,101000,168400,102000"
st "c_lld(15)"
blo "165000,101800"
tm "WireNameMgr"
)
)
on &239
)
*667 (Wire
uid 1670,0
shape (OrthoPolyLine
uid 1671,0
va (VaSet
vasetType 3
)
xt "136000,92000,147250,92000"
pts [
"147250,92000"
"136000,92000"
]
)
start &273
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1673,0
va (VaSet
)
xt "137000,91000,140200,92000"
st "rx_lld_o"
blo "137000,91800"
tm "WireNameMgr"
)
)
on &240
)
*668 (Wire
uid 1674,0
shape (OrthoPolyLine
uid 1675,0
va (VaSet
vasetType 3
)
xt "136000,91000,147250,91000"
pts [
"136000,91000"
"147250,91000"
]
)
start &14
end &274
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1677,0
va (VaSet
)
xt "137000,90000,139800,91000"
st "rx_lls_i"
blo "137000,90800"
tm "WireNameMgr"
)
)
on &241
)
*669 (Wire
uid 1784,0
shape (OrthoPolyLine
uid 1785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "136000,81000,151250,81000"
pts [
"136000,81000"
"151250,81000"
]
)
start &242
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1791,0
va (VaSet
)
xt "137000,80000,139000,81000"
st "tick_i"
blo "137000,80800"
tm "WireNameMgr"
)
)
on &230
)
*670 (Wire
uid 1804,0
shape (OrthoPolyLine
uid 1805,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,127000,256000,127000"
pts [
"232750,127000"
"256000,127000"
]
)
start &106
end &297
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1809,0
va (VaSet
)
xt "234000,126000,237500,127000"
st "command"
blo "234000,126800"
tm "WireNameMgr"
)
)
on &307
)
*671 (Wire
uid 1812,0
shape (OrthoPolyLine
uid 1813,0
va (VaSet
vasetType 3
)
xt "232750,130000,243000,130000"
pts [
"232750,130000"
"243000,130000"
]
)
start &109
end &250
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1817,0
va (VaSet
)
xt "234000,129000,238300,130000"
st "rst_trig_o"
blo "234000,129800"
tm "WireNameMgr"
)
)
on &244
)
*672 (Wire
uid 1820,0
shape (OrthoPolyLine
uid 1821,0
va (VaSet
vasetType 3
)
xt "232750,129000,243000,129000"
pts [
"232750,129000"
"243000,129000"
]
)
start &110
end &251
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1825,0
va (VaSet
)
xt "234000,128000,237300,129000"
st "rst_ro_o"
blo "234000,128800"
tm "WireNameMgr"
)
)
on &245
)
*673 (Wire
uid 1836,0
shape (OrthoPolyLine
uid 1837,0
va (VaSet
vasetType 3
)
xt "232750,131000,243000,131000"
pts [
"232750,131000"
"243000,131000"
]
)
start &111
end &252
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1841,0
va (VaSet
)
xt "234000,130000,237700,131000"
st "rst_feo_o"
blo "234000,130800"
tm "WireNameMgr"
)
)
on &246
)
*674 (Wire
uid 1844,0
shape (OrthoPolyLine
uid 1845,0
va (VaSet
vasetType 3
)
xt "232750,132000,243000,132000"
pts [
"232750,132000"
"243000,132000"
]
)
start &112
end &253
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1849,0
va (VaSet
)
xt "234000,131000,238600,132000"
st "rst_disp_o"
blo "234000,131800"
tm "WireNameMgr"
)
)
on &247
)
*675 (Wire
uid 1852,0
shape (OrthoPolyLine
uid 1853,0
va (VaSet
vasetType 3
)
xt "232750,133000,243000,133000"
pts [
"232750,133000"
"243000,133000"
]
)
start &113
end &254
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1857,0
va (VaSet
)
xt "234000,132000,239000,133000"
st "rst_netrx_o"
blo "234000,132800"
tm "WireNameMgr"
)
)
on &248
)
*676 (Wire
uid 1860,0
shape (OrthoPolyLine
uid 1861,0
va (VaSet
vasetType 3
)
xt "232750,134000,243000,134000"
pts [
"232750,134000"
"243000,134000"
]
)
start &114
end &255
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1865,0
va (VaSet
)
xt "234000,133000,239000,134000"
st "rst_nettx_o"
blo "234000,133800"
tm "WireNameMgr"
)
)
on &249
)
*677 (Wire
uid 2026,0
shape (OrthoPolyLine
uid 2027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204000,77000,211250,77000"
pts [
"204000,77000"
"211250,77000"
]
)
start &257
end &82
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2031,0
va (VaSet
)
xt "205000,76000,207100,77000"
st "stat_i"
blo "205000,76800"
tm "WireNameMgr"
)
)
on &256
)
*678 (Wire
uid 2334,0
shape (OrthoPolyLine
uid 2335,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,61000,268000,61000"
pts [
"259000,61000"
"268000,61000"
]
)
start &310
end &282
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2339,0
va (VaSet
)
xt "260000,60000,262200,61000"
st "reg_o"
blo "260000,60800"
tm "WireNameMgr"
)
)
on &281
)
*679 (Wire
uid 2446,0
shape (OrthoPolyLine
uid 2447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,63000,255000,63000"
pts [
"232750,63000"
"255000,63000"
]
)
start &92
end &438
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2451,0
va (VaSet
)
xt "234000,62000,237100,63000"
st "db_data"
blo "234000,62800"
tm "WireNameMgr"
)
)
on &459
)
*680 (Wire
uid 2454,0
shape (OrthoPolyLine
uid 2455,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,64000,255000,64000"
pts [
"232750,64000"
"255000,64000"
]
)
start &93
end &449
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2459,0
va (VaSet
)
xt "234000,63000,236400,64000"
st "db_wr"
blo "234000,63800"
tm "WireNameMgr"
)
)
on &460
)
*681 (Wire
uid 2472,0
shape (OrthoPolyLine
uid 2473,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,55000,268000,55000"
pts [
"260000,55000"
"268000,55000"
]
)
end &285
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2479,0
va (VaSet
)
xt "261000,54000,262700,55000"
st "c_lls"
blo "261000,54800"
tm "WireNameMgr"
)
)
on &229
)
*682 (Wire
uid 2480,0
shape (OrthoPolyLine
uid 2481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,56000,268000,56000"
pts [
"268000,56000"
"260000,56000"
]
)
start &286
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2487,0
va (VaSet
)
xt "261000,55000,262800,56000"
st "c_lld"
blo "261000,55800"
tm "WireNameMgr"
)
)
on &239
)
*683 (Wire
uid 2962,0
shape (OrthoPolyLine
uid 2963,0
va (VaSet
vasetType 3
)
xt "163750,109000,170000,109000"
pts [
"163750,109000"
"170000,109000"
]
)
start &275
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2967,0
va (VaSet
)
xt "165000,108000,167900,109000"
st "rst_ocb"
blo "165000,108800"
tm "WireNameMgr"
)
)
on &225
)
*684 (Wire
uid 3177,0
shape (OrthoPolyLine
uid 3178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "261000,127000,270000,127000"
pts [
"261000,127000"
"270000,127000"
]
)
start &299
end &295
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3182,0
va (VaSet
)
xt "262000,126000,266500,127000"
st "command_o"
blo "262000,126800"
tm "WireNameMgr"
)
)
on &243
)
*685 (Wire
uid 4112,0
shape (OrthoPolyLine
uid 4113,0
va (VaSet
vasetType 3
)
xt "201000,145000,211250,145000"
pts [
"211250,145000"
"201000,145000"
]
)
start &319
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4119,0
va (VaSet
)
xt "202000,144000,206100,145000"
st "oc_dack_n"
blo "202000,144800"
tm "WireNameMgr"
)
)
on &223
)
*686 (Wire
uid 4120,0
shape (OrthoPolyLine
uid 4121,0
va (VaSet
vasetType 3
)
xt "206000,141000,211250,141000"
pts [
"206000,141000"
"211250,141000"
]
)
end &325
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4127,0
va (VaSet
)
xt "207000,140000,208400,141000"
st "s40"
blo "207000,140800"
tm "WireNameMgr"
)
)
on &224
)
*687 (Wire
uid 4128,0
shape (OrthoPolyLine
uid 4129,0
va (VaSet
vasetType 3
)
xt "206000,139000,211250,139000"
pts [
"206000,139000"
"211250,139000"
]
)
end &316
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4135,0
va (VaSet
)
xt "207000,138000,208000,139000"
st "clk"
blo "207000,138800"
tm "WireNameMgr"
)
)
on &212
)
*688 (Wire
uid 4136,0
shape (OrthoPolyLine
uid 4137,0
va (VaSet
vasetType 3
)
xt "206000,140000,211250,140000"
pts [
"206000,140000"
"211250,140000"
]
)
end &323
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4143,0
va (VaSet
)
xt "207000,139000,209900,140000"
st "rst_ocb"
blo "207000,139800"
tm "WireNameMgr"
)
)
on &225
)
*689 (Wire
uid 4144,0
shape (OrthoPolyLine
uid 4145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,144000,211250,144000"
pts [
"201000,144000"
"211250,144000"
]
)
end &320
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4151,0
va (VaSet
)
xt "202000,143000,205000,144000"
st "oc_data"
blo "202000,143800"
tm "WireNameMgr"
)
)
on &221
)
*690 (Wire
uid 4152,0
shape (OrthoPolyLine
uid 4153,0
va (VaSet
vasetType 3
)
xt "201000,143000,211250,143000"
pts [
"201000,143000"
"211250,143000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4159,0
va (VaSet
)
xt "202000,142000,205200,143000"
st "oc_valid"
blo "202000,142800"
tm "WireNameMgr"
)
)
on &222
)
*691 (Wire
uid 4160,0
shape (OrthoPolyLine
uid 4161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "195000,147000,211250,147000"
pts [
"195000,147000"
"211250,147000"
]
)
end &322
sat 16
eat 32
sty 1
sl "(CMD_RSPATT_GO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4167,0
va (VaSet
)
xt "196000,146000,207900,147000"
st "command(CMD_RSPATT_GO)"
blo "196000,146800"
tm "WireNameMgr"
)
)
on &307
)
*692 (Wire
uid 4168,0
shape (OrthoPolyLine
uid 4169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,140000,242000,140000"
pts [
"232750,140000"
"242000,140000"
]
)
start &318
sat 32
eat 16
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4175,0
va (VaSet
)
xt "234000,139000,236800,140000"
st "c_lls(8)"
blo "234000,139800"
tm "WireNameMgr"
)
)
on &229
)
*693 (Wire
uid 4176,0
shape (OrthoPolyLine
uid 4177,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,141000,242000,141000"
pts [
"242000,141000"
"232750,141000"
]
)
end &317
sat 16
eat 32
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4183,0
va (VaSet
)
xt "234000,140000,236900,141000"
st "c_lld(8)"
blo "234000,140800"
tm "WireNameMgr"
)
)
on &239
)
*694 (Wire
uid 4186,0
shape (OrthoPolyLine
uid 4187,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "282000,153000,289000,153000"
pts [
"282000,153000"
"289000,153000"
]
)
end &308
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4191,0
va (VaSet
)
xt "283000,152000,286800,153000"
st "rawsigs_o"
blo "283000,152800"
tm "WireNameMgr"
)
)
on &309
)
*695 (Wire
uid 4194,0
shape (OrthoPolyLine
uid 4195,0
va (VaSet
vasetType 3
)
xt "232750,147000,242000,147000"
pts [
"232750,147000"
"242000,147000"
]
)
start &326
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4199,0
va (VaSet
)
xt "234000,146000,240400,147000"
st "ocrawsigs_start"
blo "234000,146800"
tm "WireNameMgr"
)
)
on &348
)
*696 (Wire
uid 4452,0
shape (OrthoPolyLine
uid 4453,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,61000,256000,61000"
pts [
"232750,61000"
"256000,61000"
]
)
start &96
end &310
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4459,0
va (VaSet
)
xt "234000,60000,235200,61000"
st "reg"
blo "234000,60800"
tm "WireNameMgr"
)
)
on &314
)
*697 (Wire
uid 5324,0
shape (OrthoPolyLine
uid 5325,0
va (VaSet
vasetType 3
)
xt "232750,47000,255000,47000"
pts [
"232750,47000"
"255000,47000"
]
)
start &63
end &334
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5331,0
va (VaSet
)
xt "234000,46000,240200,47000"
st "com_ocrawcom"
blo "234000,46800"
tm "WireNameMgr"
)
)
on &344
)
*698 (Wire
uid 5563,0
shape (OrthoPolyLine
uid 5564,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "195750,150000,211250,150000"
pts [
"195750,150000"
"211250,150000"
]
)
start &345
end &327
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5570,0
va (VaSet
)
xt "196000,149000,204800,150000"
st "trg_all_mask_i : (15:0)"
blo "196000,149800"
tm "WireNameMgr"
)
)
on &346
)
*699 (Wire
uid 5836,0
shape (OrthoPolyLine
uid 5837,0
va (VaSet
vasetType 3
)
xt "270000,171000,278000,171000"
pts [
"270000,171000"
"278000,171000"
]
)
end &365
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5843,0
va (VaSet
)
xt "271000,170000,277400,171000"
st "ocrawsigs_start"
blo "271000,170800"
tm "WireNameMgr"
)
)
on &348
)
*700 (Wire
uid 5844,0
shape (OrthoPolyLine
uid 5845,0
va (VaSet
vasetType 3
)
xt "270000,169000,278000,169000"
pts [
"270000,169000"
"278000,169000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5851,0
va (VaSet
)
xt "271000,168000,277400,169000"
st "ocrawcom_start"
blo "271000,168800"
tm "WireNameMgr"
)
)
on &347
)
*701 (Wire
uid 5897,0
shape (OrthoPolyLine
uid 5898,0
va (VaSet
vasetType 3
)
xt "284000,173000,291000,173000"
pts [
"284000,173000"
"291000,173000"
]
)
start &350
end &375
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5904,0
va (VaSet
)
xt "285000,172000,290900,173000"
st "ocraw_start_o"
blo "285000,172800"
tm "WireNameMgr"
)
)
on &374
)
*702 (Wire
uid 6483,0
shape (OrthoPolyLine
uid 6484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194000,166000,211250,166000"
pts [
"194000,166000"
"211250,166000"
]
)
end &383
es 0
sat 16
eat 32
sty 1
sl "(CMD_SQPATT_GO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6490,0
va (VaSet
)
xt "195000,165000,206900,166000"
st "command(CMD_SQPATT_GO)"
blo "195000,165800"
tm "WireNameMgr"
)
)
on &307
)
*703 (Wire
uid 6491,0
shape (OrthoPolyLine
uid 6492,0
va (VaSet
vasetType 3
)
xt "201000,164000,211250,164000"
pts [
"211250,164000"
"201000,164000"
]
)
start &379
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6498,0
va (VaSet
)
xt "202000,163000,206100,164000"
st "oc_dack_n"
blo "202000,163800"
tm "WireNameMgr"
)
)
on &223
)
*704 (Wire
uid 6499,0
shape (OrthoPolyLine
uid 6500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,163000,211250,163000"
pts [
"201000,163000"
"211250,163000"
]
)
end &378
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6506,0
va (VaSet
)
xt "202000,162000,205000,163000"
st "oc_data"
blo "202000,162800"
tm "WireNameMgr"
)
)
on &221
)
*705 (Wire
uid 6507,0
shape (OrthoPolyLine
uid 6508,0
va (VaSet
vasetType 3
)
xt "201000,162000,211250,162000"
pts [
"201000,162000"
"211250,162000"
]
)
end &377
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6514,0
va (VaSet
)
xt "202000,161000,205200,162000"
st "oc_valid"
blo "202000,161800"
tm "WireNameMgr"
)
)
on &222
)
*706 (Wire
uid 6515,0
shape (OrthoPolyLine
uid 6516,0
va (VaSet
vasetType 3
)
xt "206000,160000,211250,160000"
pts [
"206000,160000"
"211250,160000"
]
)
end &384
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6522,0
va (VaSet
)
xt "207000,159000,208400,160000"
st "s40"
blo "207000,159800"
tm "WireNameMgr"
)
)
on &224
)
*707 (Wire
uid 6523,0
shape (OrthoPolyLine
uid 6524,0
va (VaSet
vasetType 3
)
xt "206000,158000,211250,158000"
pts [
"206000,158000"
"211250,158000"
]
)
end &385
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6530,0
va (VaSet
)
xt "207000,157000,208000,158000"
st "clk"
blo "207000,157800"
tm "WireNameMgr"
)
)
on &212
)
*708 (Wire
uid 6531,0
shape (OrthoPolyLine
uid 6532,0
va (VaSet
vasetType 3
)
xt "206000,159000,211250,159000"
pts [
"206000,159000"
"211250,159000"
]
)
end &386
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6538,0
va (VaSet
)
xt "207000,158000,209900,159000"
st "rst_ocb"
blo "207000,158800"
tm "WireNameMgr"
)
)
on &225
)
*709 (Wire
uid 6539,0
shape (OrthoPolyLine
uid 6540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,160000,241000,160000"
pts [
"241000,160000"
"232750,160000"
]
)
end &381
sat 16
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6546,0
va (VaSet
)
xt "234000,159000,236900,160000"
st "c_lld(9)"
blo "234000,159800"
tm "WireNameMgr"
)
)
on &239
)
*710 (Wire
uid 6547,0
shape (OrthoPolyLine
uid 6548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,156000,253000,164000"
pts [
"232750,164000"
"245000,164000"
"245000,156000"
"253000,156000"
]
)
start &382
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6554,0
va (VaSet
)
xt "234000,163000,236800,164000"
st "seqsigs"
blo "234000,163800"
tm "WireNameMgr"
)
)
on &396
)
*711 (Wire
uid 6555,0
shape (OrthoPolyLine
uid 6556,0
va (VaSet
vasetType 3
)
xt "232750,166000,243000,166000"
pts [
"232750,166000"
"243000,166000"
]
)
start &387
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6562,0
va (VaSet
)
xt "234000,165000,240400,166000"
st "ocseqsigs_start"
blo "234000,165800"
tm "WireNameMgr"
)
)
on &398
)
*712 (Wire
uid 6563,0
shape (OrthoPolyLine
uid 6564,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,159000,241000,159000"
pts [
"232750,159000"
"241000,159000"
]
)
start &380
sat 32
eat 16
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6570,0
va (VaSet
)
xt "234000,158000,236800,159000"
st "c_lls(9)"
blo "234000,158800"
tm "WireNameMgr"
)
)
on &229
)
*713 (Wire
uid 6573,0
shape (OrthoPolyLine
uid 6574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,145000,253000,150000"
pts [
"232750,145000"
"245000,145000"
"245000,150000"
"253000,150000"
]
)
start &324
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6580,0
va (VaSet
)
xt "234000,144000,236800,145000"
st "rawsigs"
blo "234000,144800"
tm "WireNameMgr"
)
)
on &397
)
*714 (Wire
uid 6600,0
shape (OrthoPolyLine
uid 6601,0
va (VaSet
vasetType 3
)
xt "270000,173000,278000,173000"
pts [
"270000,173000"
"278000,173000"
]
)
end &367
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6607,0
va (VaSet
)
xt "271000,172000,277400,173000"
st "ocseqsigs_start"
blo "271000,172800"
tm "WireNameMgr"
)
)
on &398
)
*715 (Wire
uid 7728,0
shape (OrthoPolyLine
uid 7729,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,168000,242000,168000"
pts [
"232750,168000"
"242000,168000"
]
)
start &389
end &424
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7733,0
va (VaSet
)
xt "234000,167000,241500,168000"
st "sq_addr_o : (15:0)"
blo "234000,167800"
tm "WireNameMgr"
)
)
on &422
)
*716 (Wire
uid 7736,0
shape (OrthoPolyLine
uid 7737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,169000,242000,169000"
pts [
"232750,169000"
"242000,169000"
]
)
start &390
end &425
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7741,0
va (VaSet
)
xt "234000,168000,240700,169000"
st "sq_stat_o : (7:0)"
blo "234000,168800"
tm "WireNameMgr"
)
)
on &423
)
*717 (Wire
uid 7760,0
shape (OrthoPolyLine
uid 7761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194000,167000,211250,167000"
pts [
"194000,167000"
"211250,167000"
]
)
end &388
sat 16
eat 32
sty 1
sl "(R_SQ_CTL)"
st 0
sf 1
si 0
tg (WTG
uid 7764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7765,0
va (VaSet
)
xt "195000,166000,201600,167000"
st "reg(R_SQ_CTL)"
blo "195000,166800"
tm "WireNameMgr"
)
)
on &314
)
*718 (Wire
uid 8180,0
shape (OrthoPolyLine
uid 8181,0
va (VaSet
vasetType 3
)
xt "284000,60000,289250,60000"
pts [
"284000,60000"
"289250,60000"
]
)
end &427
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8185,0
va (VaSet
)
xt "285000,59000,286000,60000"
st "clk"
blo "285000,59800"
tm "WireNameMgr"
)
)
on &212
)
*719 (Wire
uid 8186,0
shape (OrthoPolyLine
uid 8187,0
va (VaSet
vasetType 3
)
xt "284000,61000,289250,61000"
pts [
"284000,61000"
"289250,61000"
]
)
end &428
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8191,0
va (VaSet
)
xt "285000,60000,286000,61000"
st "rst"
blo "285000,60800"
tm "WireNameMgr"
)
)
on &228
)
*720 (Wire
uid 8192,0
shape (OrthoPolyLine
uid 8193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "278000,63000,289250,63000"
pts [
"278000,63000"
"289250,63000"
]
)
end &430
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8195,0
va (VaSet
)
xt "279000,62000,282100,63000"
st "db_data"
blo "279000,62800"
tm "WireNameMgr"
)
)
on &459
)
*721 (Wire
uid 8260,0
shape (OrthoPolyLine
uid 8261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,63000,268000,63000"
pts [
"260000,63000"
"268000,63000"
]
)
start &440
end &435
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8265,0
va (VaSet
)
xt "261000,62000,265100,63000"
st "db_data_o"
blo "261000,62800"
tm "WireNameMgr"
)
)
on &283
)
*722 (Wire
uid 8266,0
shape (OrthoPolyLine
uid 8267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "260000,64000,268000,64000"
pts [
"260000,64000"
"268000,64000"
]
)
start &451
end &436
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8271,0
va (VaSet
)
xt "261000,63000,264400,64000"
st "db_wr_o"
blo "261000,63800"
tm "WireNameMgr"
)
)
on &284
)
*723 (Wire
uid 8354,0
shape (OrthoPolyLine
uid 8355,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "278000,64000,289250,64000"
pts [
"278000,64000"
"289250,64000"
]
)
end &429
es 0
sat 16
eat 32
sty 1
sl "(R_IDELAY)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8361,0
va (VaSet
)
xt "279000,63000,286700,64000"
st "db_wr(R_IDELAY)"
blo "279000,63800"
tm "WireNameMgr"
)
)
on &460
)
*724 (Wire
uid 8372,0
shape (OrthoPolyLine
uid 8373,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "303750,63000,311000,63000"
pts [
"303750,63000"
"311000,63000"
]
)
start &431
end &462
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8377,0
va (VaSet
)
xt "305000,62000,310000,63000"
st "idelay_ctl_o"
blo "305000,62800"
tm "WireNameMgr"
)
)
on &461
)
*725 (Wire
uid 10000,0
shape (OrthoPolyLine
uid 10001,0
va (VaSet
vasetType 3
)
xt "232750,135000,243000,135000"
pts [
"232750,135000"
"243000,135000"
]
)
start &119
end &464
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10005,0
va (VaSet
)
xt "234000,134000,237800,135000"
st "rst_drv_o"
blo "234000,134800"
tm "WireNameMgr"
)
)
on &463
)
*726 (Wire
uid 10292,0
shape (OrthoPolyLine
uid 10293,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "242000,175000,251000,175000"
pts [
"242000,175000"
"251000,175000"
]
)
end &465
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10299,0
va (VaSet
)
xt "244000,174000,248100,175000"
st "scan_en_q"
blo "244000,174800"
tm "WireNameMgr"
)
)
on &469
)
*727 (Wire
uid 10304,0
shape (OrthoPolyLine
uid 10305,0
va (VaSet
vasetType 3
)
xt "259000,175000,278000,175000"
pts [
"259000,175000"
"278000,175000"
]
)
start &465
end &369
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10311,0
va (VaSet
)
xt "271000,174000,275400,175000"
st "scan_start"
blo "271000,174800"
tm "WireNameMgr"
)
)
on &470
)
*728 (Wire
uid 10884,0
shape (OrthoPolyLine
uid 10885,0
va (VaSet
vasetType 3
)
xt "242000,174000,251000,174000"
pts [
"242000,174000"
"251000,174000"
]
)
end &465
sat 16
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10891,0
va (VaSet
)
xt "244000,173000,248100,174000"
st "scan_en_d"
blo "244000,173800"
tm "WireNameMgr"
)
)
on &471
)
*729 (Wire
uid 12350,0
shape (OrthoPolyLine
uid 12351,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "195000,151000,211250,151000"
pts [
"195000,151000"
"211250,151000"
]
)
end &328
sat 16
eat 32
sty 1
sl "(R_SIGS_IDLE)"
st 0
sf 1
si 0
tg (WTG
uid 12356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12357,0
va (VaSet
)
xt "196000,150000,203800,151000"
st "reg(R_SIGS_IDLE)"
blo "196000,150800"
tm "WireNameMgr"
)
)
on &314
)
*730 (Wire
uid 12358,0
shape (OrthoPolyLine
uid 12359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194000,168000,211250,168000"
pts [
"194000,168000"
"211250,168000"
]
)
end &391
sat 16
eat 32
sty 1
sl "(R_SIGS_IDLE)"
st 0
sf 1
si 0
tg (WTG
uid 12364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12365,0
va (VaSet
)
xt "195000,167000,202800,168000"
st "reg(R_SIGS_IDLE)"
blo "195000,167800"
tm "WireNameMgr"
)
)
on &314
)
*731 (Wire
uid 12371,0
shape (OrthoPolyLine
uid 12372,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "250000,140000,260000,140000"
pts [
"250000,140000"
"260000,140000"
]
)
end &493
sat 16
eat 1
sty 1
sl "(R_SIGS_IDLE)"
st 0
sf 1
si 0
tg (WTG
uid 12377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12378,0
va (VaSet
)
xt "251000,139000,258800,140000"
st "reg(R_SIGS_IDLE)"
blo "251000,139800"
tm "WireNameMgr"
)
)
on &314
)
*732 (Wire
uid 12453,0
shape (OrthoPolyLine
uid 12454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264000,140000,273000,140000"
pts [
"264000,140000"
"273000,140000"
]
)
start &493
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12460,0
va (VaSet
)
xt "266000,139000,271500,140000"
st "reg_sigs_idle"
blo "266000,139800"
tm "WireNameMgr"
)
)
on &497
)
*733 (Wire
uid 12465,0
shape (OrthoPolyLine
uid 12466,0
va (VaSet
vasetType 3
)
xt "256000,154000,260000,154000"
pts [
"256000,154000"
"260000,154000"
]
)
end &476
sat 16
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12472,0
va (VaSet
)
xt "257000,153000,261400,154000"
st "rawsigs(n)"
blo "257000,153800"
tm "WireNameMgr"
)
)
on &397
)
*734 (Wire
uid 12473,0
shape (OrthoPolyLine
uid 12474,0
va (VaSet
vasetType 3
)
xt "256000,156000,260000,156000"
pts [
"256000,156000"
"260000,156000"
]
)
end &478
sat 16
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12480,0
va (VaSet
)
xt "257000,155000,261400,156000"
st "seqsigs(n)"
blo "257000,155800"
tm "WireNameMgr"
)
)
on &396
)
*735 (Wire
uid 12481,0
shape (OrthoPolyLine
uid 12482,0
va (VaSet
vasetType 3
)
xt "256000,150000,260000,150000"
pts [
"256000,150000"
"260000,150000"
]
)
end &415
sat 16
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12488,0
va (VaSet
)
xt "257000,149000,261400,150000"
st "rawsigs(n)"
blo "257000,149800"
tm "WireNameMgr"
)
)
on &397
)
*736 (Wire
uid 12489,0
shape (OrthoPolyLine
uid 12490,0
va (VaSet
vasetType 3
)
xt "256000,152000,260000,152000"
pts [
"256000,152000"
"260000,152000"
]
)
end &417
sat 16
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12496,0
va (VaSet
)
xt "257000,151000,261400,152000"
st "seqsigs(n)"
blo "257000,151800"
tm "WireNameMgr"
)
)
on &396
)
*737 (Wire
uid 12548,0
shape (OrthoPolyLine
uid 12549,0
va (VaSet
vasetType 3
)
xt "275000,153000,280000,153000"
pts [
"275000,153000"
"280000,153000"
]
)
start &501
es 0
sat 32
eat 16
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12555,0
va (VaSet
)
xt "275000,152000,280400,153000"
st "rawsigs_o(n)"
blo "275000,152800"
tm "WireNameMgr"
)
)
on &309
)
*738 (Wire
uid 12564,0
shape (OrthoPolyLine
uid 12565,0
va (VaSet
vasetType 3
)
xt "266000,154000,271000,155000"
pts [
"266000,155000"
"266000,154000"
"271000,154000"
]
)
start &473
end &504
sat 32
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12567,0
va (VaSet
)
xt "267000,153000,272000,154000"
st "sigs_and(n)"
blo "267000,153800"
tm "WireNameMgr"
)
)
on &519
)
*739 (Wire
uid 12574,0
shape (OrthoPolyLine
uid 12575,0
va (VaSet
vasetType 3
)
xt "264000,148000,273000,150000"
pts [
"264000,148000"
"273000,148000"
"273000,150000"
]
)
end &506
sat 16
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12578,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12579,0
va (VaSet
)
xt "267000,147000,273600,148000"
st "reg_sigs_idle(n)"
blo "267000,147800"
tm "WireNameMgr"
)
)
on &497
)
*740 (Wire
uid 12584,0
shape (OrthoPolyLine
uid 12585,0
va (VaSet
vasetType 3
)
xt "266000,151000,271000,152000"
pts [
"266000,151000"
"266000,152000"
"271000,152000"
]
)
start &400
end &499
sat 32
eat 32
sl "(n)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12591,0
va (VaSet
)
xt "267000,151000,271400,152000"
st "sigs_or(n)"
blo "267000,151800"
tm "WireNameMgr"
)
)
on &520
)
*741 (Wire
uid 12922,0
shape (OrthoPolyLine
uid 12923,0
va (VaSet
vasetType 3
)
xt "232750,171000,239000,171000"
pts [
"232750,171000"
"239000,171000"
]
)
start &392
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12927,0
va (VaSet
)
xt "234000,170000,239200,171000"
st "seq_running"
blo "234000,170800"
tm "WireNameMgr"
)
)
on &521
)
*742 (Wire
uid 12932,0
shape (OrthoPolyLine
uid 12933,0
va (VaSet
vasetType 3
)
xt "232750,152000,239000,152000"
pts [
"232750,152000"
"239000,152000"
]
)
start &329
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12937,0
va (VaSet
)
xt "234000,151000,239400,152000"
st "sigs_running"
blo "234000,151800"
tm "WireNameMgr"
)
)
on &522
)
*743 (Wire
uid 13003,0
shape (OrthoPolyLine
uid 13004,0
va (VaSet
vasetType 3
)
xt "283000,164000,291000,164000"
pts [
"283000,164000"
"291000,164000"
]
)
start &524
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13006,0
va (VaSet
)
xt "284000,163000,290600,164000"
st "raws_running_o"
blo "284000,163800"
tm "WireNameMgr"
)
)
on &546
)
*744 (Wire
uid 13036,0
shape (OrthoPolyLine
uid 13037,0
va (VaSet
vasetType 3
)
xt "268750,165000,277000,165000"
pts [
"268750,165000"
"277000,165000"
]
)
end &541
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13043,0
va (VaSet
)
xt "270000,164000,275200,165000"
st "seq_running"
blo "270000,164800"
tm "WireNameMgr"
)
)
on &521
)
*745 (Wire
uid 13044,0
shape (OrthoPolyLine
uid 13045,0
va (VaSet
vasetType 3
)
xt "268750,163000,277000,163000"
pts [
"268750,163000"
"277000,163000"
]
)
end &539
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13051,0
va (VaSet
)
xt "270000,162000,275400,163000"
st "sigs_running"
blo "270000,162800"
tm "WireNameMgr"
)
)
on &522
)
*746 (Wire
uid 13074,0
shape (OrthoPolyLine
uid 13075,0
va (VaSet
vasetType 3
)
xt "204000,42000,211250,42000"
pts [
"204000,42000"
"211250,42000"
]
)
end &66
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13079,0
va (VaSet
)
xt "205000,41000,206400,42000"
st "s40"
blo "205000,41800"
tm "WireNameMgr"
)
)
on &224
)
*747 (Wire
uid 13808,0
shape (OrthoPolyLine
uid 13809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "196000,199000,211250,199000"
pts [
"196000,199000"
"211250,199000"
]
)
end &560
es 0
sat 16
eat 32
sty 1
sl "(CMD_SINK_GO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13813,0
va (VaSet
)
xt "197000,198000,207700,199000"
st "command(CMD_SINK_GO)"
blo "197000,198800"
tm "WireNameMgr"
)
)
on &307
)
*748 (Wire
uid 13814,0
shape (OrthoPolyLine
uid 13815,0
va (VaSet
vasetType 3
)
xt "201000,197000,211250,197000"
pts [
"211250,197000"
"201000,197000"
]
)
start &554
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13819,0
va (VaSet
)
xt "202000,196000,206100,197000"
st "oc_dack_n"
blo "202000,196800"
tm "WireNameMgr"
)
)
on &223
)
*749 (Wire
uid 13820,0
shape (OrthoPolyLine
uid 13821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,196000,211250,196000"
pts [
"201000,196000"
"211250,196000"
]
)
end &555
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13825,0
va (VaSet
)
xt "202000,195000,205000,196000"
st "oc_data"
blo "202000,195800"
tm "WireNameMgr"
)
)
on &221
)
*750 (Wire
uid 13826,0
shape (OrthoPolyLine
uid 13827,0
va (VaSet
vasetType 3
)
xt "201000,195000,211250,195000"
pts [
"201000,195000"
"211250,195000"
]
)
end &556
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13831,0
va (VaSet
)
xt "202000,194000,205200,195000"
st "oc_valid"
blo "202000,194800"
tm "WireNameMgr"
)
)
on &222
)
*751 (Wire
uid 13832,0
shape (OrthoPolyLine
uid 13833,0
va (VaSet
vasetType 3
)
xt "205000,193000,211250,193000"
pts [
"205000,193000"
"211250,193000"
]
)
end &558
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13837,0
va (VaSet
)
xt "206000,192000,207400,193000"
st "s40"
blo "206000,192800"
tm "WireNameMgr"
)
)
on &224
)
*752 (Wire
uid 13838,0
shape (OrthoPolyLine
uid 13839,0
va (VaSet
vasetType 3
)
xt "205000,191000,211250,191000"
pts [
"205000,191000"
"211250,191000"
]
)
end &551
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13843,0
va (VaSet
)
xt "206000,190000,207000,191000"
st "clk"
blo "206000,190800"
tm "WireNameMgr"
)
)
on &212
)
*753 (Wire
uid 13844,0
shape (OrthoPolyLine
uid 13845,0
va (VaSet
vasetType 3
)
xt "205000,192000,211250,192000"
pts [
"205000,192000"
"211250,192000"
]
)
end &557
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13849,0
va (VaSet
)
xt "206000,191000,208900,192000"
st "rst_ocb"
blo "206000,191800"
tm "WireNameMgr"
)
)
on &225
)
*754 (Wire
uid 13850,0
shape (OrthoPolyLine
uid 13851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "234750,196000,245000,196000"
pts [
"245000,196000"
"234750,196000"
]
)
end &552
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13855,0
va (VaSet
)
xt "236000,195000,239400,196000"
st "c_lld(10)"
blo "236000,195800"
tm "WireNameMgr"
)
)
on &239
)
*755 (Wire
uid 13868,0
shape (OrthoPolyLine
uid 13869,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "234750,195000,245000,195000"
pts [
"234750,195000"
"245000,195000"
]
)
start &553
sat 32
eat 16
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13873,0
va (VaSet
)
xt "236000,194000,239300,195000"
st "c_lls(10)"
blo "236000,194800"
tm "WireNameMgr"
)
)
on &229
)
*756 (Wire
uid 14004,0
shape (OrthoPolyLine
uid 14005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "195000,201000,211250,201000"
pts [
"195000,201000"
"211250,201000"
]
)
end &559
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14009,0
va (VaSet
)
xt "196000,200000,203600,201000"
st "sink_sigs_i : (15:0)"
blo "196000,200800"
tm "WireNameMgr"
)
)
on &564
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *757 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*758 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "135000,122100,141500,123000"
st "Package List"
blo "135000,122800"
)
*759 (MLText
uid 44,0
va (VaSet
)
xt "135000,123000,147100,136000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_core_globals.all;

use ieee.numeric_std.all;
--library vga;
--use vga.pkg_vga.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*760 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*761 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*762 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*763 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*764 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*765 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*766 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "130948,31780,368525,208462"
cachedDiagramExtent "20000,0,319000,205300"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 15050,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*767 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*768 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*769 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*770 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*771 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*772 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*773 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*774 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*775 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*776 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*777 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*778 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*779 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*780 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*781 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*782 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*783 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*784 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*785 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*786 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*787 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 134,0
usingSuid 1
emptyRow *788 (LEmptyRow
)
uid 54,0
optionalChildren [
*789 (RefLabelRowHdr
)
*790 (TitleRowHdr
)
*791 (FilterRowHdr
)
*792 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*793 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*794 (GroupColHdr
tm "GroupColHdrMgr"
)
*795 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*796 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*797 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*798 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*799 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*800 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*801 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 1,0
)
)
uid 2184,0
)
*802 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 25
suid 2,0
)
)
uid 2186,0
)
*803 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_opcode"
t "std_logic_vector"
b "(15 downto 0)"
o 60
suid 3,0
)
)
uid 2188,0
)
*804 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_cbcnt"
t "std_logic_vector"
b "(15 downto 0)"
o 57
suid 4,0
)
)
uid 2190,0
)
*805 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_opseq"
t "std_logic_vector"
b "(15 downto 0)"
o 61
suid 5,0
)
)
uid 2192,0
)
*806 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_len"
t "std_logic_vector"
b "(15 downto 0)"
o 58
suid 6,0
)
)
uid 2194,0
)
*807 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_magicn"
t "std_logic_vector"
b "(15 downto 0)"
o 59
suid 7,0
)
)
uid 2196,0
)
*808 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_seq"
t "std_logic_vector"
b "(15 downto 0)"
o 62
suid 8,0
)
)
uid 2198,0
)
*809 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_size"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 63
suid 9,0
)
)
uid 2200,0
)
*810 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- hsio oc bus"
preAdd 0
o 47
suid 13,0
)
)
uid 2204,0
)
*811 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_valid"
t "std_logic"
o 48
suid 14,0
)
)
uid 2206,0
)
*812 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n"
t "std_logic"
o 46
suid 15,0
)
)
uid 2208,0
)
*813 (LeafLogPort
port (LogicalPort
decl (Decl
n "s40"
t "std_logic"
o 5
suid 16,0
)
)
uid 2210,0
)
*814 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ocb"
t "std_logic"
o 56
suid 17,0
)
)
uid 2212,0
)
*815 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 31
suid 22,0
)
)
uid 2222,0
)
*816 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 32
suid 23,0
)
)
uid 2224,0
)
*817 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 31,0
)
)
uid 2236,0
)
*818 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "c_lls"
t "t_llsrc_array"
b "(15 DOWNTO 0)"
o 10
suid 37,0
)
)
uid 2238,0
)
*819 (LeafLogPort
port (LogicalPort
decl (Decl
n "tick_i"
t "std_logic_vector"
b "(MAX_TICTOG DOWNTO 0)"
o 8
suid 41,0
)
)
uid 2242,0
)
*820 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 38
suid 42,0
)
)
uid 2244,0
)
*821 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 39
suid 43,0
)
)
uid 2246,0
)
*822 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 40
suid 44,0
)
)
uid 2248,0
)
*823 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 27
suid 45,0
)
)
uid 2250,0
)
*824 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 28
suid 46,0
)
)
uid 2252,0
)
*825 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 29
suid 47,0
)
)
uid 2254,0
)
*826 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 30
suid 48,0
)
)
uid 2256,0
)
*827 (LeafLogPort
port (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 6
suid 49,0
)
)
uid 2258,0
)
*828 (LeafLogPort
port (LogicalPort
decl (Decl
n "c_lld"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 51,0
)
)
uid 2260,0
)
*829 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 26
suid 52,0
)
)
uid 2262,0
)
*830 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 4
suid 53,0
)
)
uid 2264,0
)
*831 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "command_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- payload output"
preAdd 0
o 11
suid 56,0
)
)
uid 2266,0
)
*832 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_trig_o"
t "std_logic"
o 24
suid 57,0
)
)
uid 2268,0
)
*833 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_ro_o"
t "std_logic"
o 23
suid 58,0
)
)
uid 2270,0
)
*834 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_feo_o"
t "std_logic"
o 20
suid 60,0
)
)
uid 2272,0
)
*835 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_disp_o"
t "std_logic"
o 18
suid 61,0
)
)
uid 2274,0
)
*836 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_netrx_o"
t "std_logic"
o 21
suid 62,0
)
)
uid 2276,0
)
*837 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_nettx_o"
t "std_logic"
o 22
suid 63,0
)
)
uid 2278,0
)
*838 (LeafLogPort
port (LogicalPort
decl (Decl
n "stat_i"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 7
suid 66,0
)
)
uid 2280,0
)
*839 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_ocrawcom_o"
t "std_logic"
o 42
suid 67,0
)
)
uid 2434,0
)
*840 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 17
suid 69,0
)
)
uid 2438,0
)
*841 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "db_data_o"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 12
suid 72,0
)
)
uid 2500,0
)
*842 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "db_wr_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 13
suid 73,0
)
)
uid 2502,0
)
*843 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "strm_reg_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 36
suid 74,0
)
)
uid 2528,0
)
*844 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "strm_req_stat_o"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 37
suid 75,0
)
)
uid 2530,0
)
*845 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "strm_cmd_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 35
suid 76,0
)
)
uid 2532,0
)
*846 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "command"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- payload output"
preAdd 0
o 43
suid 78,0
)
)
uid 3213,0
)
*847 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 16
suid 81,0
)
)
uid 4216,0
)
*848 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 54
suid 82,0
)
)
uid 4462,0
)
*849 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_ocrawcom"
t "std_logic"
o 41
suid 85,0
)
)
uid 5334,0
)
*850 (LeafLogPort
port (LogicalPort
decl (Decl
n "trg_all_mask_i"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 87,0
)
)
uid 5585,0
)
*851 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocrawcom_start"
t "std_logic"
o 49
suid 89,0
)
)
uid 5913,0
)
*852 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocrawsigs_start"
t "std_logic"
o 50
suid 90,0
)
)
uid 5915,0
)
*853 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ocraw_start_o"
t "std_logic"
o 15
suid 91,0
)
)
uid 5917,0
)
*854 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "seqsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 68
suid 93,0
)
)
uid 6680,0
)
*855 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 53
suid 94,0
)
)
uid 6682,0
)
*856 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocseqsigs_start"
t "std_logic"
o 51
suid 95,0
)
)
uid 6684,0
)
*857 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sq_addr_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 96,0
)
)
uid 7754,0
)
*858 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sq_stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 34
suid 97,0
)
)
uid 7756,0
)
*859 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_data"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 44
suid 108,0
)
)
uid 8350,0
)
*860 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 45
suid 109,0
)
)
uid 8352,0
)
*861 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 14
suid 111,0
)
)
uid 8390,0
)
*862 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 19
suid 112,0
)
)
uid 10012,0
)
*863 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scan_en_q"
t "std_logic_vector"
b "(2 downto 0)"
o 65
suid 114,0
)
)
uid 10334,0
)
*864 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scan_start"
t "std_logic"
o 66
suid 115,0
)
)
uid 10336,0
)
*865 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scan_en_d"
t "std_logic"
o 64
suid 116,0
)
)
uid 10894,0
)
*866 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_sigs_idle"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 55
suid 118,0
)
)
uid 12463,0
)
*867 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sigs_and"
t "std_logic_vector"
b "(15 downto 0)"
o 69
suid 122,0
)
)
uid 12582,0
)
*868 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sigs_or"
t "std_logic_vector"
b "(15 downto 0)"
o 70
suid 124,0
)
)
uid 12594,0
)
*869 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "seq_running"
t "std_logic"
o 67
suid 128,0
)
)
uid 13052,0
)
*870 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sigs_running"
t "std_logic"
o 71
suid 129,0
)
)
uid 13054,0
)
*871 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raws_running_o"
t "std_logic"
o 52
suid 131,0
)
)
uid 13056,0
)
*872 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sink_sigs_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- payload functions"
preAdd 0
o 72
suid 134,0
)
)
uid 14018,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*873 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *874 (MRCItem
litem &788
pos 72
dimension 20
)
uid 69,0
optionalChildren [
*875 (MRCItem
litem &789
pos 0
dimension 20
uid 70,0
)
*876 (MRCItem
litem &790
pos 1
dimension 23
uid 71,0
)
*877 (MRCItem
litem &791
pos 2
hidden 1
dimension 20
uid 72,0
)
*878 (MRCItem
litem &801
pos 0
dimension 20
uid 2185,0
)
*879 (MRCItem
litem &802
pos 1
dimension 20
uid 2187,0
)
*880 (MRCItem
litem &803
pos 41
dimension 20
uid 2189,0
)
*881 (MRCItem
litem &804
pos 42
dimension 20
uid 2191,0
)
*882 (MRCItem
litem &805
pos 43
dimension 20
uid 2193,0
)
*883 (MRCItem
litem &806
pos 44
dimension 20
uid 2195,0
)
*884 (MRCItem
litem &807
pos 45
dimension 20
uid 2197,0
)
*885 (MRCItem
litem &808
pos 46
dimension 20
uid 2199,0
)
*886 (MRCItem
litem &809
pos 47
dimension 20
uid 2201,0
)
*887 (MRCItem
litem &810
pos 48
dimension 20
uid 2205,0
)
*888 (MRCItem
litem &811
pos 49
dimension 20
uid 2207,0
)
*889 (MRCItem
litem &812
pos 50
dimension 20
uid 2209,0
)
*890 (MRCItem
litem &813
pos 2
dimension 20
uid 2211,0
)
*891 (MRCItem
litem &814
pos 51
dimension 20
uid 2213,0
)
*892 (MRCItem
litem &815
pos 3
dimension 20
uid 2223,0
)
*893 (MRCItem
litem &816
pos 4
dimension 20
uid 2225,0
)
*894 (MRCItem
litem &817
pos 5
dimension 20
uid 2237,0
)
*895 (MRCItem
litem &818
pos 6
dimension 20
uid 2239,0
)
*896 (MRCItem
litem &819
pos 7
dimension 20
uid 2243,0
)
*897 (MRCItem
litem &820
pos 8
dimension 20
uid 2245,0
)
*898 (MRCItem
litem &821
pos 9
dimension 20
uid 2247,0
)
*899 (MRCItem
litem &822
pos 52
dimension 20
uid 2249,0
)
*900 (MRCItem
litem &823
pos 10
dimension 20
uid 2251,0
)
*901 (MRCItem
litem &824
pos 11
dimension 20
uid 2253,0
)
*902 (MRCItem
litem &825
pos 12
dimension 20
uid 2255,0
)
*903 (MRCItem
litem &826
pos 13
dimension 20
uid 2257,0
)
*904 (MRCItem
litem &827
pos 14
dimension 20
uid 2259,0
)
*905 (MRCItem
litem &828
pos 15
dimension 20
uid 2261,0
)
*906 (MRCItem
litem &829
pos 16
dimension 20
uid 2263,0
)
*907 (MRCItem
litem &830
pos 17
dimension 20
uid 2265,0
)
*908 (MRCItem
litem &831
pos 18
dimension 20
uid 2267,0
)
*909 (MRCItem
litem &832
pos 19
dimension 20
uid 2269,0
)
*910 (MRCItem
litem &833
pos 20
dimension 20
uid 2271,0
)
*911 (MRCItem
litem &834
pos 21
dimension 20
uid 2273,0
)
*912 (MRCItem
litem &835
pos 22
dimension 20
uid 2275,0
)
*913 (MRCItem
litem &836
pos 23
dimension 20
uid 2277,0
)
*914 (MRCItem
litem &837
pos 24
dimension 20
uid 2279,0
)
*915 (MRCItem
litem &838
pos 25
dimension 20
uid 2281,0
)
*916 (MRCItem
litem &839
pos 40
dimension 20
uid 2435,0
)
*917 (MRCItem
litem &840
pos 26
dimension 20
uid 2439,0
)
*918 (MRCItem
litem &841
pos 27
dimension 20
uid 2501,0
)
*919 (MRCItem
litem &842
pos 28
dimension 20
uid 2503,0
)
*920 (MRCItem
litem &843
pos 29
dimension 20
uid 2529,0
)
*921 (MRCItem
litem &844
pos 30
dimension 20
uid 2531,0
)
*922 (MRCItem
litem &845
pos 31
dimension 20
uid 2533,0
)
*923 (MRCItem
litem &846
pos 53
dimension 20
uid 3214,0
)
*924 (MRCItem
litem &847
pos 32
dimension 20
uid 4217,0
)
*925 (MRCItem
litem &848
pos 54
dimension 20
uid 4463,0
)
*926 (MRCItem
litem &849
pos 55
dimension 20
uid 5335,0
)
*927 (MRCItem
litem &850
pos 33
dimension 20
uid 5586,0
)
*928 (MRCItem
litem &851
pos 56
dimension 20
uid 5914,0
)
*929 (MRCItem
litem &852
pos 57
dimension 20
uid 5916,0
)
*930 (MRCItem
litem &853
pos 34
dimension 20
uid 5918,0
)
*931 (MRCItem
litem &854
pos 58
dimension 20
uid 6681,0
)
*932 (MRCItem
litem &855
pos 59
dimension 20
uid 6683,0
)
*933 (MRCItem
litem &856
pos 60
dimension 20
uid 6685,0
)
*934 (MRCItem
litem &857
pos 35
dimension 20
uid 7755,0
)
*935 (MRCItem
litem &858
pos 36
dimension 20
uid 7757,0
)
*936 (MRCItem
litem &859
pos 61
dimension 20
uid 8351,0
)
*937 (MRCItem
litem &860
pos 62
dimension 20
uid 8353,0
)
*938 (MRCItem
litem &861
pos 37
dimension 20
uid 8391,0
)
*939 (MRCItem
litem &862
pos 38
dimension 20
uid 10013,0
)
*940 (MRCItem
litem &863
pos 63
dimension 20
uid 10335,0
)
*941 (MRCItem
litem &864
pos 64
dimension 20
uid 10337,0
)
*942 (MRCItem
litem &865
pos 65
dimension 20
uid 10895,0
)
*943 (MRCItem
litem &866
pos 66
dimension 20
uid 12464,0
)
*944 (MRCItem
litem &867
pos 67
dimension 20
uid 12583,0
)
*945 (MRCItem
litem &868
pos 68
dimension 20
uid 12595,0
)
*946 (MRCItem
litem &869
pos 69
dimension 20
uid 13053,0
)
*947 (MRCItem
litem &870
pos 70
dimension 20
uid 13055,0
)
*948 (MRCItem
litem &871
pos 71
dimension 20
uid 13057,0
)
*949 (MRCItem
litem &872
pos 39
dimension 20
uid 14019,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*950 (MRCItem
litem &792
pos 0
dimension 20
uid 74,0
)
*951 (MRCItem
litem &794
pos 1
dimension 50
uid 75,0
)
*952 (MRCItem
litem &795
pos 2
dimension 100
uid 76,0
)
*953 (MRCItem
litem &796
pos 3
dimension 50
uid 77,0
)
*954 (MRCItem
litem &797
pos 4
dimension 100
uid 78,0
)
*955 (MRCItem
litem &798
pos 5
dimension 100
uid 79,0
)
*956 (MRCItem
litem &799
pos 6
dimension 50
uid 80,0
)
*957 (MRCItem
litem &800
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *958 (LEmptyRow
)
uid 83,0
optionalChildren [
*959 (RefLabelRowHdr
)
*960 (TitleRowHdr
)
*961 (FilterRowHdr
)
*962 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*963 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*964 (GroupColHdr
tm "GroupColHdrMgr"
)
*965 (NameColHdr
tm "GenericNameColHdrMgr"
)
*966 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*967 (InitColHdr
tm "GenericValueColHdrMgr"
)
*968 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*969 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*970 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *971 (MRCItem
litem &958
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*972 (MRCItem
litem &959
pos 0
dimension 20
uid 98,0
)
*973 (MRCItem
litem &960
pos 1
dimension 23
uid 99,0
)
*974 (MRCItem
litem &961
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*975 (MRCItem
litem &962
pos 0
dimension 20
uid 102,0
)
*976 (MRCItem
litem &964
pos 1
dimension 50
uid 103,0
)
*977 (MRCItem
litem &965
pos 2
dimension 100
uid 104,0
)
*978 (MRCItem
litem &966
pos 3
dimension 100
uid 105,0
)
*979 (MRCItem
litem &967
pos 4
dimension 50
uid 106,0
)
*980 (MRCItem
litem &968
pos 5
dimension 50
uid 107,0
)
*981 (MRCItem
litem &969
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 3
)
