{'data_out': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
              'CLines': [[None, None, '90:C'], [None, None, '90:C']],
              'Clocked': True,
              'DDeps': [[], ['z1_next', 'z2_next', 'z3_next']],
              'DLines': ['91:D', '93:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacea1590>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacea1790>]},
 'valid_out': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
               'CLines': [[None, None, '83:C'], [None, None, '83:C']],
               'Clocked': True,
               'DDeps': [[], ['ce']],
               'DLines': ['84:D', '86:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacea1090>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacea1210>]},
 'z1': {'CDeps': [[[], [], ['rstn'], ['ce']], [[], [], ['rstn']]],
        'CLines': [[None, None, '68:C', '73:C'], [None, None, '68:C']],
        'Clocked': True,
        'DDeps': [['z1_next'], []],
        'DLines': ['74:D', '69:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacac4b50>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacac4610>]},
 'z1_next': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['z1', 'z1', 'z1']],
             'DLines': ['63:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8daceb9c10>]},
 'z2': {'CDeps': [[[], [], ['rstn'], ['ce']], [[], [], ['rstn']]],
        'CLines': [[None, None, '68:C', '73:C'], [None, None, '68:C']],
        'Clocked': True,
        'DDeps': [['z2_next'], []],
        'DLines': ['75:D', '70:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacac4c90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacac4750>]},
 'z2_next': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['z2', 'z2', 'z2']],
             'DLines': ['64:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8dad199d90>]},
 'z3': {'CDeps': [[[], [], ['rstn'], ['ce']], [[], [], ['rstn']]],
        'CLines': [[None, None, '68:C', '73:C'], [None, None, '68:C']],
        'Clocked': True,
        'DDeps': [['z3_next'], []],
        'DLines': ['76:D', '71:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacac4dd0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacac4890>]},
 'z3_next': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['z3', 'z3', 'z3']],
             'DLines': ['65:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8dacac42d0>]}}
