|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   1  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| NET CHANGES                                                                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   net  name |  type of change |                net     pins                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
  0            pins ADDED TO this new net
                                 C1.1           C2.1           C3.1           
                                 C4.1           C5.1           C6.1           
                                 C7.1           C8.1           C9.1           
                                 C10.1          C11.1          C12.1          
                                 C13.1          C14.1          C15.1          
                                 C16.1          D1.2           D2.2           
                                 D3.2           IC1.D5         IC1.D7         
                                 IC1.D8         IC1.F2         IC1.F6         
                                 IC1.F7         IC1.F8         IC1.F9         
                                 IC1.F10        IC1.F12        IC1.G2         
                                 IC1.G6         IC1.G7         IC1.G8         
                                 IC1.G9         IC1.G10        IC1.G12        
                                 IC1.H6         IC1.H7         IC1.H8         
                                 IC1.H9         IC1.H10        IC1.H12        
                                 IC1.J6         IC1.J7         IC1.J8         
                                 IC1.J9         IC1.J10        IC1.K6         
                                 IC1.K7         IC1.K8         IC1.K9         
                                 IC1.K10        IC1.K13        IC1.M1         
                                 IC1.M8         IC1.M9         IC2.1          
                                 IC3.2          IC3.6          IC3.7          
                                 IC3.8          IC3.9          IC3.10         
                                 IC3.11         IC3.12         IC3.13         
                                 IC3.22         J1.5           J2.A1          
                                 J2.A12         J2.B1          J2.B12         
                                 J2.MH3         J2.MH4         J2.MH5         
                                 J2.MH6         J3.1           J4.5           
                                 J5.3           J5.5           J5.9           
                                 LED2.1         R3.2           R5.1           
                                 R5.2           R9.2           R10.2          
                                 R11.2          R12.2          S1.MP1         
                                 S1.MP2         S1.MP3         S1.MP4         
                                 Y1.2           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  +3V3         pins ADDED TO this new net
                                 C2.2           C3.2           C10.2          
                                 C11.2          C12.2          C13.2          
                                 C14.2          C15.2          C16.2          
                                 D2.4           IC1.C1         IC1.C5         
                                 IC1.C6         IC1.C7         IC1.C8         
                                 IC1.C9         IC1.F3         IC1.G3         
                                 IC1.G13        IC1.H13        IC1.J12        
                                 IC1.J13        IC1.K4         IC1.N8         
                                 IC1.N9         IC1.N10        IC1.P1         
                                 IC1.R1         IC2.2          IC3.1          
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   2  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| NET CHANGES                                                                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   net  name |  type of change |                net     pins                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
                                 J1.1           J3.3           LED1.1         
                                 R1.2           R6.1           S1.3           
                                 Y1.1           Y1.4           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  A7           pins ADDED TO this new net
                                 IC1.A7         IC3.3          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  C5           pins ADDED TO this new net
                                 C5.2           IC1.J14        
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  C10          pins ADDED TO this new net
                                 IC1.C10        R8.1           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  D12          pins ADDED TO this new net
                                 IC1.D12        IC3.5          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  D15          pins ADDED TO this new net
                                 IC1.D15        R13.2          R15.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  DN           pins ADDED TO this new net
                                 D1.1           IC1.R14        J2.A7          
                                 J2.B7          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  DP           pins ADDED TO this new net
                                 D1.3           IC1.R15        J2.A6          
                                 J2.B6          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  F13          pins ADDED TO this new net
                                 C7.2           IC1.F13        
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  J1           pins ADDED TO this new net
                                 C1.2           IC1.J1         J1.3           
                                 R6.2           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  J15          pins ADDED TO this new net
                                 IC1.J15        R12.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  L2           pins ADDED TO this new net
                                 IC1.L2         IC3.20         R16.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  L3           pins ADDED TO this new net
                                 IC1.L3         IC1.N2         R18.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  L4           pins ADDED TO this new net
                                 IC1.L4         R11.1          
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   3  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| NET CHANGES                                                                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   net  name |  type of change |                net     pins                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
  LINK_RX      pins ADDED TO this new net
                                 D2.3           J3.8           R8.2           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  LINK_TX      pins ADDED TO this new net
                                 D2.5           J3.7           R7.2           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  M10          pins ADDED TO this new net
                                 C6.2           IC1.M10        
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  M11          pins ADDED TO this new net
                                 IC1.M11        R14.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  N12          pins ADDED TO this new net
                                 IC1.N12        IC3.4          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  N39518       pins ADDED TO this new net
                                 R30.1          Y1.3           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  N52044       pins ADDED TO this new net
                                 LED2.2         R15.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  N52750       pins ADDED TO this new net
                                 LED1.2         R13.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  NRST         pins ADDED TO this new net
                                 D3.1           J3.4           J4.3           
                                 J5.10          R19.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  P3           pins ADDED TO this new net
                                 IC1.P3         R19.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  PA0          pins ADDED TO this new net
                                 IC1.N3         R2.2           R3.1           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  PB1          pins ADDED TO this new net
                                 IC1.R4         R1.1           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  R2           pins ADDED TO this new net
                                 IC3.21         R4.2           R7.1           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  R4           pins ADDED TO this new net
                                 IC1.G1         R30.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  R6           pins ADDED TO this new net
                                 IC3.19         R17.1          
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   4  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| NET CHANGES                                                                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   net  name |  type of change |                net     pins                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
  R9           pins ADDED TO this new net
                                 J2.B5          R9.1           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  R10          pins ADDED TO this new net
                                 J2.A5          R10.1          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  SWCLK/PA14   pins ADDED TO this new net
                                 D1.4           IC1.A14        J1.4           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  SWDIO/PA13   pins ADDED TO this new net
                                 D1.6           IC1.A15        J1.2           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  TCLK/SWCLK   pins ADDED TO this new net
                                 D3.6           J3.5           J4.4           
                                 J5.4           R14.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  TDI          pins ADDED TO this new net
                                 D3.3           J5.8           R18.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  TDO/SWO      pins ADDED TO this new net
                                 D3.4           J4.6           J5.6           
                                 R17.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  TMS/SWDIO    pins ADDED TO this new net
                                 D3.5           J3.6           J4.2           
                                 J5.2           R16.2          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  VBUS         pins ADDED TO this new net
                                 C4.2           C8.2           D1.5           
                                 D2.6           IC2.3          J2.A4          
                                 J2.A9          J2.B4          J2.B9          
                                 J3.2           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  VSENS        pins ADDED TO this new net
                                 C9.2           D2.1           IC3.23         
                                 IC3.24         J4.1           J5.1           
                                 R2.1           R4.1           S1.2           
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   5  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| COMPONENT DEFINITION added to design                                         |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    device type                                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_08-0625-70
 95278-401A10LF_95278401A10LF_95278-401A10LF
 219320-0001_2193200001_219320-0001
 280372-1_SHDR6W63P0X254_1X6_1780X500X1280P_280372-1
 ASE-25.000MHZ-LC-T_ASE24576MHZLCT_ASE-25.000MHZ-LC-T
 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_3K
 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K
 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K
 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100K
 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100
 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_2.2UF
 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_10UF
 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF
 LM1117MPX-33NOPB_SOT230P700X180-4N_LM1117MPX-33NOPB
 PCM12SMTR_PCM12SMTR_PCM12SMTR
 SM0603GCL_LEDC1608X60N_SM0603GCL
 SM0603SRC_SM0603SRC_SM0603SRC
 SMF05C.TCT_SOT65P210X110-6N_SMF05C.TCT
 SN74LVC8T245PWR_SOP65P640X120-24N_SN74LVC8T245PWR
 SRV05-4ATCT_SOT95P280X145-6N_SRV05-4ATCT
 STM32F723IEK6_BGA201C65P15X15_1000X1000X60_STM32F723IEK6
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   6  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| COMPONENTS ADDED to design                                                   |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    ref des        |    device type                                           |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 C1                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C2                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C3                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_10UF 
 C4                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_10UF 
 C5                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_2.2UF 
 C6                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_2.2UF 
 C7                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_2.2UF 
 C8                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C9                  GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C10                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C11                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C12                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C13                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C14                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C15                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 C16                 GRM033D70E105ME15D_CAPC0603X33N_DISCRETE_100NF 
 D1                  SRV05-4ATCT_SOT95P280X145-6N_SRV05-4ATCT 
 D2                  SMF05C.TCT_SOT65P210X110-6N_SMF05C.TCT 
 D3                  SMF05C.TCT_SOT65P210X110-6N_SMF05C.TCT 
 IC1                 STM32F723IEK6_BGA201C65P15X15_1000X1000X60_STM32F723IEK6 
 IC2                 LM1117MPX-33NOPB_SOT230P700X180-4N_LM1117MPX-33NOPB 
 IC3                 SN74LVC8T245PWR_SOP65P640X120-24N_SN74LVC8T245PWR 
 J1                  280372-1_SHDR6W63P0X254_1X6_1780X500X1280P_280372-1 
 J2                  219320-0001_2193200001_219320-0001 
 J3                  08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_08-0625-70 
 J4                  280372-1_SHDR6W63P0X254_1X6_1780X500X1280P_280372-1 
 J5                  95278-401A10LF_95278401A10LF_95278-401A10LF 
 LED1                SM0603GCL_LEDC1608X60N_SM0603GCL 
 LED2                SM0603SRC_SM0603SRC_SM0603SRC 
 R1                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K 
 R2                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K 
 R3                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K 
 R4                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100K 
 R5                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R6                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100K 
 R7                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R8                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R9                  ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K 
 R10                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K 
 R11                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K 
 R12                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_3K 
 R13                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R14                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R15                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R16                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   7  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| COMPONENTS ADDED to design                                                   |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    ref des        |    device type                                           |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 R17                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R18                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R19                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 R30                 ERA-6ARB472V_ERA6AEB1020V_DISCRETE_100 
 S1                  PCM12SMTR_PCM12SMTR_PCM12SMTR 
 Y1                  ASE-25.000MHZ-LC-T_ASE24576MHZLCT_ASE-25.000MHZ-LC-T 
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   8  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| SLOT PROPERTIES added to design                                              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   slot_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 C1.2                           PRIM_FILE      .\pstchip.dat
 C1.2                           XY             (1900,290)
 C2.2                           PRIM_FILE      .\pstchip.dat
 C2.2                           XY             (410,660)
 C3.2                           PRIM_FILE      .\pstchip.dat
 C3.2                           XY             (470,660)
 C4.2                           PRIM_FILE      .\pstchip.dat
 C4.2                           XY             (540,660)
 C5.2                           PRIM_FILE      .\pstchip.dat
 C5.2                           XY             (1940,410)
 C6.2                           PRIM_FILE      .\pstchip.dat
 C6.2                           XY             (1970,730)
 C7.2                           PRIM_FILE      .\pstchip.dat
 C7.2                           XY             (1470,1020)
 C8.2                           PRIM_FILE      .\pstchip.dat
 C8.2                           XY             (400,850)
 C9.2                           PRIM_FILE      .\pstchip.dat
 C9.2                           XY             (450,850)
 C10.2                          PRIM_FILE      .\pstchip.dat
 C10.2                          XY             (500,850)
 C11.2                          PRIM_FILE      .\pstchip.dat
 C11.2                          XY             (550,850)
 C12.2                          PRIM_FILE      .\pstchip.dat
 C12.2                          XY             (600,850)
 C13.2                          PRIM_FILE      .\pstchip.dat
 C13.2                          XY             (650,850)
 C14.2                          PRIM_FILE      .\pstchip.dat
 C14.2                          XY             (700,850)
 C15.2                          PRIM_FILE      .\pstchip.dat
 C15.2                          XY             (750,850)
 C16.2                          PRIM_FILE      .\pstchip.dat
 C16.2                          XY             (800,850)
 D1.5                           PRIM_FILE      .\pstchip.dat
 D1.5                           XY             (150,1420)
 D2.2                           PRIM_FILE      .\pstchip.dat
 D2.2                           XY             (670,1410)
 D3.2                           PRIM_FILE      .\pstchip.dat
 D3.2                           XY             (670,1340)
 IC1.F9                         PRIM_FILE      .\pstchip.dat
 IC1.F9                         XY             (1630,190)
 IC2.4                          PRIM_FILE      .\pstchip.dat
 IC2.4                          XY             (630,610)
 IC3.24                         PRIM_FILE      .\pstchip.dat
 IC3.24                         XY             (140,560)
 J1.6                           PRIM_FILE      .\pstchip.dat
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   9  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| SLOT PROPERTIES added to design                                              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   slot_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 J1.6                           XY             (2040,230)
 J2.A6                          PRIM_FILE      .\pstchip.dat
 J2.A6                          XY             (140,1120)
 J3.8                           PRIM_FILE      .\pstchip.dat
 J3.8                           XY             (110,100)
 J4.6                           PRIM_FILE      .\pstchip.dat
 J4.6                           XY             (110,240)
 J5.9                           PRIM_FILE      .\pstchip.dat
 J5.9                           XY             (170,370)
 LED1.1                         PRIM_FILE      .\pstchip.dat
 LED1.1                         XY             (1270,770)
 LED2.2                         PRIM_FILE      .\pstchip.dat
 LED2.2                         XY             (1270,810)
 R1.2                           PRIM_FILE      .\pstchip.dat
 R1.2                           XY             (1905,1110)
 R2.2                           PRIM_FILE      .\pstchip.dat
 R2.2                           XY             (1915,700)
 R3.2                           PRIM_FILE      .\pstchip.dat
 R3.2                           XY             (1915,810)
 R4.2                           PRIM_FILE      .\pstchip.dat
 R4.2                           XY             (435,1030)
 R5.2                           PRIM_FILE      .\pstchip.dat
 R5.2                           XY             (2020,505)
 R6.2                           PRIM_FILE      .\pstchip.dat
 R6.2                           XY             (1905,200)
 R7.2                           PRIM_FILE      .\pstchip.dat
 R7.2                           XY             (480,1095)
 R8.2                           PRIM_FILE      .\pstchip.dat
 R8.2                           XY             (480,1125)
 R9.2                           PRIM_FILE      .\pstchip.dat
 R9.2                           XY             (315,1190)
 R10.2                          PRIM_FILE      .\pstchip.dat
 R10.2                          XY             (45,1190)
 R11.2                          PRIM_FILE      .\pstchip.dat
 R11.2                          XY             (1930,545)
 R12.2                          PRIM_FILE      .\pstchip.dat
 R12.2                          XY             (1905,410)
 R13.2                          PRIM_FILE      .\pstchip.dat
 R13.2                          XY             (1350,785)
 R14.2                          PRIM_FILE      .\pstchip.dat
 R14.2                          XY             (480,1155)
 R15.2                          PRIM_FILE      .\pstchip.dat
 R15.2                          XY             (1350,815)
 R16.2                          PRIM_FILE      .\pstchip.dat
 R16.2                          XY             (480,1185)
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  10  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| SLOT PROPERTIES added to design                                              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   slot_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 R17.2                          PRIM_FILE      .\pstchip.dat
 R17.2                          XY             (480,1215)
 R18.2                          PRIM_FILE      .\pstchip.dat
 R18.2                          XY             (480,1245)
 R19.2                          PRIM_FILE      .\pstchip.dat
 R19.2                          XY             (480,1275)
 R30.2                          PRIM_FILE      .\pstchip.dat
 R30.2                          XY             (1410,965)
 S1.3                           PRIM_FILE      .\pstchip.dat
 S1.3                           XY             (160,830)
 Y1.4                           PRIM_FILE      .\pstchip.dat
 Y1.4                           XY             (1200,960)
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  11  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 C1.1                           CDS_PINID      \1\
 C1.2                           CDS_PINID      \2\
 C2.1                           CDS_PINID      \1\
 C2.2                           CDS_PINID      \2\
 C3.1                           CDS_PINID      \1\
 C3.2                           CDS_PINID      \2\
 C4.1                           CDS_PINID      \1\
 C4.2                           CDS_PINID      \2\
 C5.1                           CDS_PINID      \1\
 C5.2                           CDS_PINID      \2\
 C6.1                           CDS_PINID      \1\
 C6.2                           CDS_PINID      \2\
 C7.1                           CDS_PINID      \1\
 C7.2                           CDS_PINID      \2\
 C8.1                           CDS_PINID      \1\
 C8.2                           CDS_PINID      \2\
 C9.1                           CDS_PINID      \1\
 C9.2                           CDS_PINID      \2\
 C10.1                          CDS_PINID      \1\
 C10.2                          CDS_PINID      \2\
 C11.1                          CDS_PINID      \1\
 C11.2                          CDS_PINID      \2\
 C12.1                          CDS_PINID      \1\
 C12.2                          CDS_PINID      \2\
 C13.1                          CDS_PINID      \1\
 C13.2                          CDS_PINID      \2\
 C14.1                          CDS_PINID      \1\
 C14.2                          CDS_PINID      \2\
 C15.1                          CDS_PINID      \1\
 C15.2                          CDS_PINID      \2\
 C16.1                          CDS_PINID      \1\
 C16.2                          CDS_PINID      \2\
 D1.1                           CDS_PINID      \I/O1\
 D1.2                           CDS_PINID      \GND\
 D1.3                           CDS_PINID      \I/O3\
 D1.4                           CDS_PINID      \I/O4\
 D1.5                           CDS_PINID      \VCC\
 D1.6                           CDS_PINID      \I/O2\
 D2.1                           CDS_PINID      \CATHODE_1\
 D2.2                           CDS_PINID      \COMMON_ANODE\
 D2.3                           CDS_PINID      \CATHODE_2\
 D2.4                           CDS_PINID      \CATHODE_3\
 D2.5                           CDS_PINID      \CATHODE_4\
 D2.6                           CDS_PINID      \CATHODE_5\
 D3.1                           CDS_PINID      \CATHODE_1\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  12  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 D3.2                           CDS_PINID      \COMMON_ANODE\
 D3.3                           CDS_PINID      \CATHODE_2\
 D3.4                           CDS_PINID      \CATHODE_3\
 D3.5                           CDS_PINID      \CATHODE_4\
 D3.6                           CDS_PINID      \CATHODE_5\
 IC1.A1                         CDS_PINID      \PE3\
 IC1.A2                         CDS_PINID      \PE2\
 IC1.A3                         CDS_PINID      \PE1\
 IC1.A4                         CDS_PINID      \PE0\
 IC1.A5                         CDS_PINID      \PB8\
 IC1.A6                         CDS_PINID      \PB5\
 IC1.A7                         CDS_PINID      \PG14\
 IC1.A8                         CDS_PINID      \PG13\
 IC1.A9                         CDS_PINID      \PB4\
 IC1.A10                        CDS_PINID      \PB3\
 IC1.A11                        CDS_PINID      \PD7\
 IC1.A12                        CDS_PINID      \PC12\
 IC1.A13                        CDS_PINID      \PA15\
 IC1.A14                        CDS_PINID      \PA14\
 IC1.A15                        CDS_PINID      \PA13\
 IC1.B1                         CDS_PINID      \PE4\
 IC1.B2                         CDS_PINID      \PE5\
 IC1.B3                         CDS_PINID      \PE6\
 IC1.B4                         CDS_PINID      \PB9\
 IC1.B5                         CDS_PINID      \PB7\
 IC1.B6                         CDS_PINID      \PB6\
 IC1.B7                         CDS_PINID      \PG15\
 IC1.B8                         CDS_PINID      \PG12\
 IC1.B9                         CDS_PINID      \PG11\
 IC1.B10                        CDS_PINID      \PG10\
 IC1.B11                        CDS_PINID      \PD6\
 IC1.B12                        CDS_PINID      \PD0\
 IC1.B13                        CDS_PINID      \PC11\
 IC1.B14                        CDS_PINID      \PC10\
 IC1.B15                        CDS_PINID      \PA12\
 IC1.C1                         CDS_PINID      \VBAT\
 IC1.C2                         CDS_PINID      \PI7\
 IC1.C3                         CDS_PINID      \PI6\
 IC1.C4                         CDS_PINID      \PI5\
 IC1.C5                         CDS_PINID      \VDD_1\
 IC1.C6                         CDS_PINID      \PDR_ON\
 IC1.C7                         CDS_PINID      \VDD_2\
 IC1.C8                         CDS_PINID      \VDD_SDMMC\
 IC1.C9                         CDS_PINID      \VDD_3\
 IC1.C10                        CDS_PINID      \PG9\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  13  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 IC1.C11                        CDS_PINID      \PD5\
 IC1.C12                        CDS_PINID      \PD1\
 IC1.C13                        CDS_PINID      \PI3\
 IC1.C14                        CDS_PINID      \PI2\
 IC1.C15                        CDS_PINID      \PA11\
 IC1.D1                         CDS_PINID      \PC13\
 IC1.D2                         CDS_PINID      \PI8\
 IC1.D3                         CDS_PINID      \PI9\
 IC1.D4                         CDS_PINID      \PI4\
 IC1.D5                         CDS_PINID      \VSS_1\
 IC1.D6                         CDS_PINID      \BOOT0\
 IC1.D7                         CDS_PINID      \VSS_2\
 IC1.D8                         CDS_PINID      \VSS_3\
 IC1.D9                         CDS_PINID      \VSS_4\
 IC1.D10                        CDS_PINID      \PD4\
 IC1.D11                        CDS_PINID      \PD3\
 IC1.D12                        CDS_PINID      \PD2\
 IC1.D13                        CDS_PINID      \PH15\
 IC1.D14                        CDS_PINID      \PI1\
 IC1.D15                        CDS_PINID      \PA10\
 IC1.E1                         CDS_PINID      \PC14\
 IC1.E2                         CDS_PINID      \PF0\
 IC1.E3                         CDS_PINID      \PI10\
 IC1.E4                         CDS_PINID      \PI11\
 IC1.E12                        CDS_PINID      \PH13\
 IC1.E13                        CDS_PINID      \PH14\
 IC1.E14                        CDS_PINID      \PI0\
 IC1.E15                        CDS_PINID      \PA9\
 IC1.F1                         CDS_PINID      \PC15\
 IC1.F2                         CDS_PINID      \VSS_5\
 IC1.F3                         CDS_PINID      \VDD_4\
 IC1.F4                         CDS_PINID      \PH2\
 IC1.F6                         CDS_PINID      \VSS_6\
 IC1.F7                         CDS_PINID      \VSS_7\
 IC1.F8                         CDS_PINID      \VSS_8\
 IC1.F9                         CDS_PINID      \VSS_9\
 IC1.F10                        CDS_PINID      \VSS_10\
 IC1.F12                        CDS_PINID      \VSS_11\
 IC1.F13                        CDS_PINID      \VCAP2\
 IC1.F14                        CDS_PINID      \PC9\
 IC1.F15                        CDS_PINID      \PA8\
 IC1.G1                         CDS_PINID      \PH0\
 IC1.G2                         CDS_PINID      \VSS_12\
 IC1.G3                         CDS_PINID      \VDD_5\
 IC1.G4                         CDS_PINID      \PH3\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  14  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 IC1.G6                         CDS_PINID      \VSS_13\
 IC1.G7                         CDS_PINID      \VSS_14\
 IC1.G8                         CDS_PINID      \VSS_15\
 IC1.G9                         CDS_PINID      \VSS_16\
 IC1.G10                        CDS_PINID      \VSS_17\
 IC1.G12                        CDS_PINID      \VSS_18\
 IC1.G13                        CDS_PINID      \VDD_6\
 IC1.G14                        CDS_PINID      \PC8\
 IC1.G15                        CDS_PINID      \PC7\
 IC1.H1                         CDS_PINID      \PH1\
 IC1.H2                         CDS_PINID      \PF2\
 IC1.H3                         CDS_PINID      \PF1\
 IC1.H4                         CDS_PINID      \PH4\
 IC1.H6                         CDS_PINID      \VSS_19\
 IC1.H7                         CDS_PINID      \VSS_20\
 IC1.H8                         CDS_PINID      \VSS_21\
 IC1.H9                         CDS_PINID      \VSS_22\
 IC1.H10                        CDS_PINID      \VSS_23\
 IC1.H12                        CDS_PINID      \VSS_24\
 IC1.H13                        CDS_PINID      \VDDUSB\
 IC1.H14                        CDS_PINID      \PG8\
 IC1.H15                        CDS_PINID      \PC6\
 IC1.J1                         CDS_PINID      \NRST\
 IC1.J2                         CDS_PINID      \PF3\
 IC1.J3                         CDS_PINID      \PF4\
 IC1.J4                         CDS_PINID      \PH5\
 IC1.J6                         CDS_PINID      \VSS_25\
 IC1.J7                         CDS_PINID      \VSS_26\
 IC1.J8                         CDS_PINID      \VSS_27\
 IC1.J9                         CDS_PINID      \VSS_28\
 IC1.J10                        CDS_PINID      \VSS_29\
 IC1.J12                        CDS_PINID      \VDD_7\
 IC1.J13                        CDS_PINID      \VDD_8\
 IC1.J14                        CDS_PINID      \VDD12_OTGHS\
 IC1.J15                        CDS_PINID      \OTG_HS_REXT\
 IC1.K1                         CDS_PINID      \PF7\
 IC1.K2                         CDS_PINID      \PF6\
 IC1.K3                         CDS_PINID      \PF5\
 IC1.K4                         CDS_PINID      \VDD_9\
 IC1.K6                         CDS_PINID      \VSS_30\
 IC1.K7                         CDS_PINID      \VSS_31\
 IC1.K8                         CDS_PINID      \VSS_32\
 IC1.K9                         CDS_PINID      \VSS_33\
 IC1.K10                        CDS_PINID      \VSS_34\
 IC1.K12                        CDS_PINID      \PH12\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  15  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 IC1.K13                        CDS_PINID      \PG5\
 IC1.K14                        CDS_PINID      \PG4\
 IC1.K15                        CDS_PINID      \PG3\
 IC1.L1                         CDS_PINID      \PF10\
 IC1.L2                         CDS_PINID      \PF9\
 IC1.L3                         CDS_PINID      \PF8\
 IC1.L4                         CDS_PINID      \BYPASS_REG\
 IC1.L12                        CDS_PINID      \PH11\
 IC1.L13                        CDS_PINID      \PH10\
 IC1.L14                        CDS_PINID      \PD15\
 IC1.L15                        CDS_PINID      \PG2\
 IC1.M1                         CDS_PINID      \VSSA\
 IC1.M2                         CDS_PINID      \PC0\
 IC1.M3                         CDS_PINID      \PC1\
 IC1.M4                         CDS_PINID      \PC2\
 IC1.M5                         CDS_PINID      \PC3\
 IC1.M6                         CDS_PINID      \PB2\
 IC1.M7                         CDS_PINID      \PG1\
 IC1.M8                         CDS_PINID      \VSS_35\
 IC1.M9                         CDS_PINID      \VSS_36\
 IC1.M10                        CDS_PINID      \VCAP_1\
 IC1.M11                        CDS_PINID      \PH6\
 IC1.M12                        CDS_PINID      \PH8\
 IC1.M13                        CDS_PINID      \PH9\
 IC1.M14                        CDS_PINID      \PD14\
 IC1.M15                        CDS_PINID      \PD13\
 IC1.N1                         CDS_PINID      \VREF-\
 IC1.N2                         CDS_PINID      \PA1\
 IC1.N3                         CDS_PINID      \PA0\
 IC1.N4                         CDS_PINID      \PA4\
 IC1.N5                         CDS_PINID      \PC4\
 IC1.N6                         CDS_PINID      \PF13\
 IC1.N7                         CDS_PINID      \PG0\
 IC1.N8                         CDS_PINID      \VDD_10\
 IC1.N9                         CDS_PINID      \VDD_11\
 IC1.N10                        CDS_PINID      \VDD_12\
 IC1.N11                        CDS_PINID      \PE13\
 IC1.N12                        CDS_PINID      \PH7\
 IC1.N13                        CDS_PINID      \PD12\
 IC1.N14                        CDS_PINID      \PD11\
 IC1.N15                        CDS_PINID      \PD10\
 IC1.P1                         CDS_PINID      \VREF+\
 IC1.P2                         CDS_PINID      \PA2\
 IC1.P3                         CDS_PINID      \PA6\
 IC1.P4                         CDS_PINID      \PA5\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  16  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 IC1.P5                         CDS_PINID      \PC5\
 IC1.P6                         CDS_PINID      \PF12\
 IC1.P7                         CDS_PINID      \PF15\
 IC1.P8                         CDS_PINID      \PE8\
 IC1.P9                         CDS_PINID      \PE9\
 IC1.P10                        CDS_PINID      \PE11\
 IC1.P11                        CDS_PINID      \PE14\
 IC1.P12                        CDS_PINID      \PB12\
 IC1.P13                        CDS_PINID      \PB13\
 IC1.P14                        CDS_PINID      \PD9\
 IC1.P15                        CDS_PINID      \PD8\
 IC1.R1                         CDS_PINID      \VDDA\
 IC1.R2                         CDS_PINID      \PA3\
 IC1.R3                         CDS_PINID      \PA7\
 IC1.R4                         CDS_PINID      \PB1\
 IC1.R5                         CDS_PINID      \PB0\
 IC1.R6                         CDS_PINID      \PF11\
 IC1.R7                         CDS_PINID      \PF14\
 IC1.R8                         CDS_PINID      \PE7\
 IC1.R9                         CDS_PINID      \PE10\
 IC1.R10                        CDS_PINID      \PE12\
 IC1.R11                        CDS_PINID      \PE15\
 IC1.R12                        CDS_PINID      \PB10\
 IC1.R13                        CDS_PINID      \PB11\
 IC1.R14                        CDS_PINID      \PB14\
 IC1.R15                        CDS_PINID      \PB15\
 IC2.1                          CDS_PINID      \GROUND\
 IC2.2                          CDS_PINID      \OUTPUT_1\
 IC2.3                          CDS_PINID      \INPUT\
 IC2.4                          CDS_PINID      \OUTPUT_2\
 IC3.1                          CDS_PINID      \VCCA\
 IC3.2                          CDS_PINID      \DIR\
 IC3.3                          CDS_PINID      \A1\
 IC3.4                          CDS_PINID      \A2\
 IC3.5                          CDS_PINID      \A3\
 IC3.6                          CDS_PINID      \A4\
 IC3.7                          CDS_PINID      \A5\
 IC3.8                          CDS_PINID      \A6\
 IC3.9                          CDS_PINID      \A7\
 IC3.10                         CDS_PINID      \A8\
 IC3.11                         CDS_PINID      \GND_1\
 IC3.12                         CDS_PINID      \GND_2\
 IC3.13                         CDS_PINID      \GND_3\
 IC3.14                         CDS_PINID      \B8\
 IC3.15                         CDS_PINID      \B7\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  17  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 IC3.16                         CDS_PINID      \B6\
 IC3.17                         CDS_PINID      \B5\
 IC3.18                         CDS_PINID      \B4\
 IC3.19                         CDS_PINID      \B3\
 IC3.20                         CDS_PINID      \B2\
 IC3.21                         CDS_PINID      \B1\
 IC3.22                         CDS_PINID      \O\\E\\\
 IC3.23                         CDS_PINID      \VCCB_1\
 IC3.24                         CDS_PINID      \VCCB_2\
 J1.1                           CDS_PINID      \1\
 J1.2                           CDS_PINID      \2\
 J1.3                           CDS_PINID      \3\
 J1.4                           CDS_PINID      \4\
 J1.5                           CDS_PINID      \5\
 J1.6                           CDS_PINID      \6\
 J2.A1                          CDS_PINID      \GND_1\
 J2.A4                          CDS_PINID      \VBUS_1\
 J2.A5                          CDS_PINID      \CC1\
 J2.A6                          CDS_PINID      \[DP1\
 J2.A7                          CDS_PINID      \DN1\
 J2.A8                          CDS_PINID      \SBU1\
 J2.A9                          CDS_PINID      \VBUS_2\
 J2.A12                         CDS_PINID      \GND_2\
 J2.B1                          CDS_PINID      \GND_3\
 J2.B4                          CDS_PINID      \VBUS_3\
 J2.B5                          CDS_PINID      \CC2\
 J2.B6                          CDS_PINID      \DP2\
 J2.B7                          CDS_PINID      \DN2\
 J2.B8                          CDS_PINID      \SBU2\
 J2.B9                          CDS_PINID      \VBUS_4\
 J2.B12                         CDS_PINID      \GND_4\
 J2.MH3                         CDS_PINID      \MH3\
 J2.MH4                         CDS_PINID      \MH4\
 J2.MH5                         CDS_PINID      \MH5\
 J2.MH6                         CDS_PINID      \MH6\
 J3.1                           CDS_PINID      \1\
 J3.2                           CDS_PINID      \2\
 J3.3                           CDS_PINID      \3\
 J3.4                           CDS_PINID      \4\
 J3.5                           CDS_PINID      \5\
 J3.6                           CDS_PINID      \6\
 J3.7                           CDS_PINID      \7\
 J3.8                           CDS_PINID      \8\
 J4.1                           CDS_PINID      \1\
 J4.2                           CDS_PINID      \2\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  18  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 J4.3                           CDS_PINID      \3\
 J4.4                           CDS_PINID      \4\
 J4.5                           CDS_PINID      \5\
 J4.6                           CDS_PINID      \6\
 J5.1                           CDS_PINID      \1\
 J5.2                           CDS_PINID      \2\
 J5.3                           CDS_PINID      \3\
 J5.4                           CDS_PINID      \4\
 J5.5                           CDS_PINID      \5\
 J5.6                           CDS_PINID      \6\
 J5.7                           CDS_PINID      \7\
 J5.8                           CDS_PINID      \8\
 J5.9                           CDS_PINID      \9\
 J5.10                          CDS_PINID      \10\
 LED1.1                         CDS_PINID      \K\
 LED1.2                         CDS_PINID      \A\
 LED2.1                         CDS_PINID      \A\
 LED2.2                         CDS_PINID      \K\
 R1.1                           CDS_PINID      \1\
 R1.2                           CDS_PINID      \2\
 R2.1                           CDS_PINID      \1\
 R2.2                           CDS_PINID      \2\
 R3.1                           CDS_PINID      \1\
 R3.2                           CDS_PINID      \2\
 R4.1                           CDS_PINID      \1\
 R4.2                           CDS_PINID      \2\
 R5.1                           CDS_PINID      \1\
 R5.2                           CDS_PINID      \2\
 R6.1                           CDS_PINID      \1\
 R6.2                           CDS_PINID      \2\
 R7.1                           CDS_PINID      \1\
 R7.2                           CDS_PINID      \2\
 R8.1                           CDS_PINID      \1\
 R8.2                           CDS_PINID      \2\
 R9.1                           CDS_PINID      \1\
 R9.2                           CDS_PINID      \2\
 R10.1                          CDS_PINID      \1\
 R10.2                          CDS_PINID      \2\
 R11.1                          CDS_PINID      \1\
 R11.2                          CDS_PINID      \2\
 R12.1                          CDS_PINID      \1\
 R12.2                          CDS_PINID      \2\
 R13.1                          CDS_PINID      \1\
 R13.2                          CDS_PINID      \2\
 R14.1                          CDS_PINID      \1\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  19  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 R14.2                          CDS_PINID      \2\
 R15.1                          CDS_PINID      \1\
 R15.2                          CDS_PINID      \2\
 R16.1                          CDS_PINID      \1\
 R16.2                          CDS_PINID      \2\
 R17.1                          CDS_PINID      \1\
 R17.2                          CDS_PINID      \2\
 R18.1                          CDS_PINID      \1\
 R18.2                          CDS_PINID      \2\
 R19.1                          CDS_PINID      \1\
 R19.2                          CDS_PINID      \2\
 R30.1                          CDS_PINID      \1\
 R30.2                          CDS_PINID      \2\
 S1.1                           CDS_PINID      \NC\
 S1.2                           CDS_PINID      \COM\
 S1.3                           CDS_PINID      \NO\
 S1.MP1                         CDS_PINID      \MP1\
 S1.MP2                         CDS_PINID      \MP2\
 S1.MP3                         CDS_PINID      \MP3\
 S1.MP4                         CDS_PINID      \MP4\
 Y1.1                           CDS_PINID      \TRI-STATE_(STBY)\
 Y1.2                           CDS_PINID      \GND/CASE\
 Y1.3                           CDS_PINID      \OUTPUT\
 Y1.4                           CDS_PINID      \VDD\
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page  20  |
|------------------------------------------------------------------------------|
|  D:/Projects/HardwareDesign/PCB_ST-LINK V3_1/allegro/ST-LINKV3.brd           |
|                                                    Tue Jul 23 14:39:10 2024  |
|------------------------------------------------------------------------------|
| PIN PROPERTIES added to design                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    pin_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|------------------------------------------------------------------------------|
|       Nets changed          :     250                                        |
|       Comp definitions added:      21                                        |
|       Components added      :      51                                        |
|       Pin property added    :     384                                        |
|       Slot property added   :     102                                        |
|                                                                              |
|   Total ECO changes reported:     808                                        |
|------------------------------------------------------------------------------|
