// Seed: 1535994293
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    inout tri0 id_4,
    output wire id_5,
    output wire id_6,
    output wor id_7
    , id_10,
    output wand id_8
);
  assign id_8 = id_2;
  id_11(
      .id_0(1 * id_7),
      .id_1(id_1 - 1),
      .id_2(1'd0),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_7),
      .id_7(id_7),
      .id_8(id_5),
      .id_9(id_7),
      .id_10(id_1),
      .id_11(1)
  );
  wire id_12;
  wire id_13;
  assign id_10 = 1'd0;
  assign id_5.id_10 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output wire id_4
    , id_10,
    output tri id_5,
    output supply1 id_6,
    input wire id_7
    , id_11,
    input supply0 id_8
);
  assign id_5 = id_10;
  supply0 id_12;
  always id_6 = 1'b0 / id_12;
  module_0(
      id_10, id_10, id_7, id_7, id_11, id_4, id_4, id_6, id_11
  );
endmodule
