{"Source Block": ["oh/common/hdl/oh_rsync.v@14:37@HdlStmIf", "    input  nrst_in,\n    output nrst_out\n    );\n\n   generate\n      if(SYN==\"true\") begin: soft\n\t reg [SYNCPIPE-1:0] sync_pipe;\n\t always @ (posedge clk or negedge nrst_in)\n\t   if(!nrst_in)\n\t     sync_pipe[SYNCPIPE-1:0] <= 1'b0;\n\t   else\n\t     sync_pipe[SYNCPIPE-1:0] <= {sync_pipe[SYNCPIPE-2:0],1'b1};\n\t assign nrst_out = sync_pipe[SYNCPIPE-1];\n      end\n      else\n\tbegin: hard\n\t   asic_rsync #(.TYPE(TYPE),\n\t\t\t.SYNCPIPE(SYNCPIPE))\n\t   asic_rsync (.clk(clk),\n\t\t       .nrst_in(nrst_in),\n\t\t       .nrst_out(nrst_out));\n\tend\n   endgenerate\nendmodule // oh_rsync\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[19, "      if(SYN==\"true\") begin: soft\n"], [20, "\t reg [SYNCPIPE-1:0] sync_pipe;\n"], [21, "\t always @ (posedge clk or negedge nrst_in)\n"], [22, "\t   if(!nrst_in)\n"], [23, "\t     sync_pipe[SYNCPIPE-1:0] <= 1'b0;\n"], [24, "\t   else\n"], [25, "\t     sync_pipe[SYNCPIPE-1:0] <= {sync_pipe[SYNCPIPE-2:0],1'b1};\n"], [26, "\t assign nrst_out = sync_pipe[SYNCPIPE-1];\n"], [27, "      end\n"], [29, "\tbegin: hard\n"]], "Add": [[27, "      if(SYN==\"true\")\n"], [27, "\tbegin\n"], [27, "\t   reg [SYNCPIPE-1:0] sync_pipe;\n"], [27, "\t   always @ (posedge clk or negedge nrst_in)\n"], [27, "\t     if(!nrst_in)\n"], [27, "\t       sync_pipe[SYNCPIPE-1:0] <= 'b0;\n"], [27, "\t     else\n"], [27, "\t       sync_pipe[SYNCPIPE-1:0] <= {sync_pipe[SYNCPIPE-2:0],1'b1};\n"], [27, "\t   assign nrst_out = sync_pipe[SYNCPIPE-1];\n"], [27, "\tend\n"], [29, "\tbegin\n"]]}}