// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_474_33 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln474,
        partial_sums_load_1_out,
        partial_sums_load_1_out_ap_vld,
        partial_sums_1_load_1_out,
        partial_sums_1_load_1_out_ap_vld,
        partial_sums_2_load_1_out,
        partial_sums_2_load_1_out_ap_vld,
        partial_sums_3_load_1_out,
        partial_sums_3_load_1_out_ap_vld,
        partial_sums_sq_4_load_1_out,
        partial_sums_sq_4_load_1_out_ap_vld,
        partial_sums_sq_5_load_1_out,
        partial_sums_sq_5_load_1_out_ap_vld,
        partial_sums_sq_6_load_1_out,
        partial_sums_sq_6_load_1_out_ap_vld,
        partial_sums_sq_7_load_1_out,
        partial_sums_sq_7_load_1_out_ap_vld,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1,
        grp_fu_1330_p_din0,
        grp_fu_1330_p_din1,
        grp_fu_1330_p_dout0,
        grp_fu_1330_p_ce,
        grp_fu_1335_p_din0,
        grp_fu_1335_p_din1,
        grp_fu_1335_p_dout0,
        grp_fu_1335_p_ce,
        grp_fu_2672_p_din0,
        grp_fu_2672_p_din1,
        grp_fu_2672_p_dout0,
        grp_fu_2672_p_ce,
        grp_fu_2676_p_din0,
        grp_fu_2676_p_din1,
        grp_fu_2676_p_dout0,
        grp_fu_2676_p_ce,
        grp_fu_2680_p_din0,
        grp_fu_2680_p_din1,
        grp_fu_2680_p_dout0,
        grp_fu_2680_p_ce,
        grp_fu_2684_p_din0,
        grp_fu_2684_p_din1,
        grp_fu_2684_p_dout0,
        grp_fu_2684_p_ce,
        grp_fu_2688_p_din0,
        grp_fu_2688_p_din1,
        grp_fu_2688_p_dout0,
        grp_fu_2688_p_ce,
        grp_fu_2692_p_din0,
        grp_fu_2692_p_din1,
        grp_fu_2692_p_dout0,
        grp_fu_2692_p_ce,
        grp_fu_2696_p_din0,
        grp_fu_2696_p_din1,
        grp_fu_2696_p_dout0,
        grp_fu_2696_p_ce,
        grp_fu_2700_p_din0,
        grp_fu_2700_p_din1,
        grp_fu_2700_p_dout0,
        grp_fu_2700_p_ce,
        grp_fu_2704_p_din0,
        grp_fu_2704_p_din1,
        grp_fu_2704_p_dout0,
        grp_fu_2704_p_ce,
        grp_fu_2708_p_din0,
        grp_fu_2708_p_din1,
        grp_fu_2708_p_dout0,
        grp_fu_2708_p_ce,
        grp_fu_2712_p_din0,
        grp_fu_2712_p_din1,
        grp_fu_2712_p_dout0,
        grp_fu_2712_p_ce,
        grp_fu_2716_p_din0,
        grp_fu_2716_p_din1,
        grp_fu_2716_p_dout0,
        grp_fu_2716_p_ce,
        grp_fu_2720_p_din0,
        grp_fu_2720_p_din1,
        grp_fu_2720_p_dout0,
        grp_fu_2720_p_ce,
        grp_fu_2724_p_din0,
        grp_fu_2724_p_din1,
        grp_fu_2724_p_dout0,
        grp_fu_2724_p_ce,
        grp_fu_2608_p_din0,
        grp_fu_2608_p_din1,
        grp_fu_2608_p_dout0,
        grp_fu_2608_p_ce,
        grp_fu_2612_p_din0,
        grp_fu_2612_p_din1,
        grp_fu_2612_p_dout0,
        grp_fu_2612_p_ce,
        grp_fu_2616_p_din0,
        grp_fu_2616_p_din1,
        grp_fu_2616_p_dout0,
        grp_fu_2616_p_ce,
        grp_fu_1323_p_din0,
        grp_fu_1323_p_din1,
        grp_fu_1323_p_opcode,
        grp_fu_1323_p_dout0,
        grp_fu_1323_p_ce,
        grp_fu_2728_p_din0,
        grp_fu_2728_p_din1,
        grp_fu_2728_p_opcode,
        grp_fu_2728_p_dout0,
        grp_fu_2728_p_ce,
        grp_fu_2732_p_din0,
        grp_fu_2732_p_din1,
        grp_fu_2732_p_opcode,
        grp_fu_2732_p_dout0,
        grp_fu_2732_p_ce,
        grp_fu_2736_p_din0,
        grp_fu_2736_p_din1,
        grp_fu_2736_p_opcode,
        grp_fu_2736_p_dout0,
        grp_fu_2736_p_ce,
        grp_fu_2740_p_din0,
        grp_fu_2740_p_din1,
        grp_fu_2740_p_opcode,
        grp_fu_2740_p_dout0,
        grp_fu_2740_p_ce,
        grp_fu_2744_p_din0,
        grp_fu_2744_p_din1,
        grp_fu_2744_p_opcode,
        grp_fu_2744_p_dout0,
        grp_fu_2744_p_ce,
        grp_fu_2748_p_din0,
        grp_fu_2748_p_din1,
        grp_fu_2748_p_opcode,
        grp_fu_2748_p_dout0,
        grp_fu_2748_p_ce,
        grp_fu_2752_p_din0,
        grp_fu_2752_p_din1,
        grp_fu_2752_p_opcode,
        grp_fu_2752_p_dout0,
        grp_fu_2752_p_ce,
        grp_fu_2756_p_din0,
        grp_fu_2756_p_din1,
        grp_fu_2756_p_opcode,
        grp_fu_2756_p_dout0,
        grp_fu_2756_p_ce,
        grp_fu_2760_p_din0,
        grp_fu_2760_p_din1,
        grp_fu_2760_p_opcode,
        grp_fu_2760_p_dout0,
        grp_fu_2760_p_ce,
        grp_fu_2764_p_din0,
        grp_fu_2764_p_din1,
        grp_fu_2764_p_opcode,
        grp_fu_2764_p_dout0,
        grp_fu_2764_p_ce,
        grp_fu_2768_p_din0,
        grp_fu_2768_p_din1,
        grp_fu_2768_p_opcode,
        grp_fu_2768_p_dout0,
        grp_fu_2768_p_ce,
        grp_fu_2772_p_din0,
        grp_fu_2772_p_din1,
        grp_fu_2772_p_opcode,
        grp_fu_2772_p_dout0,
        grp_fu_2772_p_ce,
        grp_fu_2776_p_din0,
        grp_fu_2776_p_din1,
        grp_fu_2776_p_opcode,
        grp_fu_2776_p_dout0,
        grp_fu_2776_p_ce,
        grp_fu_2780_p_din0,
        grp_fu_2780_p_din1,
        grp_fu_2780_p_opcode,
        grp_fu_2780_p_dout0,
        grp_fu_2780_p_ce,
        grp_fu_2784_p_din0,
        grp_fu_2784_p_din1,
        grp_fu_2784_p_opcode,
        grp_fu_2784_p_dout0,
        grp_fu_2784_p_ce,
        grp_fu_2584_p_din0,
        grp_fu_2584_p_din1,
        grp_fu_2584_p_opcode,
        grp_fu_2584_p_dout0,
        grp_fu_2584_p_ce,
        grp_fu_2588_p_din0,
        grp_fu_2588_p_din1,
        grp_fu_2588_p_opcode,
        grp_fu_2588_p_dout0,
        grp_fu_2588_p_ce,
        grp_fu_2592_p_din0,
        grp_fu_2592_p_din1,
        grp_fu_2592_p_opcode,
        grp_fu_2592_p_dout0,
        grp_fu_2592_p_ce,
        grp_fu_2596_p_din0,
        grp_fu_2596_p_din1,
        grp_fu_2596_p_opcode,
        grp_fu_2596_p_dout0,
        grp_fu_2596_p_ce,
        grp_fu_2600_p_din0,
        grp_fu_2600_p_din1,
        grp_fu_2600_p_opcode,
        grp_fu_2600_p_dout0,
        grp_fu_2600_p_ce,
        grp_fu_2604_p_din0,
        grp_fu_2604_p_din1,
        grp_fu_2604_p_opcode,
        grp_fu_2604_p_dout0,
        grp_fu_2604_p_ce,
        grp_fu_2432_p_din0,
        grp_fu_2432_p_din1,
        grp_fu_2432_p_opcode,
        grp_fu_2432_p_dout0,
        grp_fu_2432_p_ce,
        grp_fu_2436_p_din0,
        grp_fu_2436_p_din1,
        grp_fu_2436_p_opcode,
        grp_fu_2436_p_dout0,
        grp_fu_2436_p_ce,
        grp_fu_2440_p_din0,
        grp_fu_2440_p_din1,
        grp_fu_2440_p_opcode,
        grp_fu_2440_p_dout0,
        grp_fu_2440_p_ce,
        grp_fu_2444_p_din0,
        grp_fu_2444_p_din1,
        grp_fu_2444_p_opcode,
        grp_fu_2444_p_dout0,
        grp_fu_2444_p_ce,
        grp_fu_2448_p_din0,
        grp_fu_2448_p_din1,
        grp_fu_2448_p_opcode,
        grp_fu_2448_p_dout0,
        grp_fu_2448_p_ce,
        grp_fu_2452_p_din0,
        grp_fu_2452_p_din1,
        grp_fu_2452_p_opcode,
        grp_fu_2452_p_dout0,
        grp_fu_2452_p_ce,
        grp_fu_2456_p_din0,
        grp_fu_2456_p_din1,
        grp_fu_2456_p_opcode,
        grp_fu_2456_p_dout0,
        grp_fu_2456_p_ce,
        grp_fu_2460_p_din0,
        grp_fu_2460_p_din1,
        grp_fu_2460_p_opcode,
        grp_fu_2460_p_dout0,
        grp_fu_2460_p_ce,
        grp_fu_2464_p_din0,
        grp_fu_2464_p_din1,
        grp_fu_2464_p_opcode,
        grp_fu_2464_p_dout0,
        grp_fu_2464_p_ce,
        grp_fu_2468_p_din0,
        grp_fu_2468_p_din1,
        grp_fu_2468_p_opcode,
        grp_fu_2468_p_dout0,
        grp_fu_2468_p_ce,
        grp_fu_2472_p_din0,
        grp_fu_2472_p_din1,
        grp_fu_2472_p_opcode,
        grp_fu_2472_p_dout0,
        grp_fu_2472_p_ce,
        grp_fu_2476_p_din0,
        grp_fu_2476_p_din1,
        grp_fu_2476_p_opcode,
        grp_fu_2476_p_dout0,
        grp_fu_2476_p_ce,
        grp_fu_2480_p_din0,
        grp_fu_2480_p_din1,
        grp_fu_2480_p_opcode,
        grp_fu_2480_p_dout0,
        grp_fu_2480_p_ce,
        grp_fu_2484_p_din0,
        grp_fu_2484_p_din1,
        grp_fu_2484_p_opcode,
        grp_fu_2484_p_dout0,
        grp_fu_2484_p_ce,
        grp_fu_2488_p_din0,
        grp_fu_2488_p_din1,
        grp_fu_2488_p_opcode,
        grp_fu_2488_p_dout0,
        grp_fu_2488_p_ce,
        grp_fu_2492_p_din0,
        grp_fu_2492_p_din1,
        grp_fu_2492_p_opcode,
        grp_fu_2492_p_dout0,
        grp_fu_2492_p_ce,
        grp_fu_2496_p_din0,
        grp_fu_2496_p_din1,
        grp_fu_2496_p_opcode,
        grp_fu_2496_p_dout0,
        grp_fu_2496_p_ce,
        grp_fu_2500_p_din0,
        grp_fu_2500_p_din1,
        grp_fu_2500_p_opcode,
        grp_fu_2500_p_dout0,
        grp_fu_2500_p_ce,
        grp_fu_2504_p_din0,
        grp_fu_2504_p_din1,
        grp_fu_2504_p_opcode,
        grp_fu_2504_p_dout0,
        grp_fu_2504_p_ce,
        grp_fu_2508_p_din0,
        grp_fu_2508_p_din1,
        grp_fu_2508_p_opcode,
        grp_fu_2508_p_dout0,
        grp_fu_2508_p_ce,
        grp_fu_2512_p_din0,
        grp_fu_2512_p_din1,
        grp_fu_2512_p_opcode,
        grp_fu_2512_p_dout0,
        grp_fu_2512_p_ce,
        grp_fu_2516_p_din0,
        grp_fu_2516_p_din1,
        grp_fu_2516_p_opcode,
        grp_fu_2516_p_dout0,
        grp_fu_2516_p_ce,
        grp_fu_2520_p_din0,
        grp_fu_2520_p_din1,
        grp_fu_2520_p_opcode,
        grp_fu_2520_p_dout0,
        grp_fu_2520_p_ce,
        grp_fu_2524_p_din0,
        grp_fu_2524_p_din1,
        grp_fu_2524_p_opcode,
        grp_fu_2524_p_dout0,
        grp_fu_2524_p_ce,
        grp_fu_2528_p_din0,
        grp_fu_2528_p_din1,
        grp_fu_2528_p_opcode,
        grp_fu_2528_p_dout0,
        grp_fu_2528_p_ce,
        grp_fu_2532_p_din0,
        grp_fu_2532_p_din1,
        grp_fu_2532_p_opcode,
        grp_fu_2532_p_dout0,
        grp_fu_2532_p_ce,
        grp_fu_2536_p_din0,
        grp_fu_2536_p_din1,
        grp_fu_2536_p_opcode,
        grp_fu_2536_p_dout0,
        grp_fu_2536_p_ce,
        grp_fu_2540_p_din0,
        grp_fu_2540_p_din1,
        grp_fu_2540_p_opcode,
        grp_fu_2540_p_dout0,
        grp_fu_2540_p_ce,
        grp_fu_2544_p_din0,
        grp_fu_2544_p_din1,
        grp_fu_2544_p_opcode,
        grp_fu_2544_p_dout0,
        grp_fu_2544_p_ce,
        grp_fu_2548_p_din0,
        grp_fu_2548_p_din1,
        grp_fu_2548_p_opcode,
        grp_fu_2548_p_dout0,
        grp_fu_2548_p_ce,
        grp_fu_2552_p_din0,
        grp_fu_2552_p_din1,
        grp_fu_2552_p_opcode,
        grp_fu_2552_p_dout0,
        grp_fu_2552_p_ce,
        grp_fu_2556_p_din0,
        grp_fu_2556_p_din1,
        grp_fu_2556_p_opcode,
        grp_fu_2556_p_dout0,
        grp_fu_2556_p_ce,
        grp_fu_2620_p_din0,
        grp_fu_2620_p_din1,
        grp_fu_2620_p_dout0,
        grp_fu_2620_p_ce,
        grp_fu_2624_p_din0,
        grp_fu_2624_p_din1,
        grp_fu_2624_p_dout0,
        grp_fu_2624_p_ce,
        grp_fu_2628_p_din0,
        grp_fu_2628_p_din1,
        grp_fu_2628_p_dout0,
        grp_fu_2628_p_ce,
        grp_fu_2632_p_din0,
        grp_fu_2632_p_din1,
        grp_fu_2632_p_dout0,
        grp_fu_2632_p_ce,
        grp_fu_2636_p_din0,
        grp_fu_2636_p_din1,
        grp_fu_2636_p_dout0,
        grp_fu_2636_p_ce,
        grp_fu_2640_p_din0,
        grp_fu_2640_p_din1,
        grp_fu_2640_p_dout0,
        grp_fu_2640_p_ce,
        grp_fu_2644_p_din0,
        grp_fu_2644_p_din1,
        grp_fu_2644_p_dout0,
        grp_fu_2644_p_ce,
        grp_fu_2648_p_din0,
        grp_fu_2648_p_din1,
        grp_fu_2648_p_dout0,
        grp_fu_2648_p_ce,
        grp_fu_2652_p_din0,
        grp_fu_2652_p_din1,
        grp_fu_2652_p_dout0,
        grp_fu_2652_p_ce,
        grp_fu_2656_p_din0,
        grp_fu_2656_p_din1,
        grp_fu_2656_p_dout0,
        grp_fu_2656_p_ce,
        grp_fu_2660_p_din0,
        grp_fu_2660_p_din1,
        grp_fu_2660_p_dout0,
        grp_fu_2660_p_ce,
        grp_fu_2664_p_din0,
        grp_fu_2664_p_din1,
        grp_fu_2664_p_dout0,
        grp_fu_2664_p_ce,
        grp_fu_2668_p_din0,
        grp_fu_2668_p_din1,
        grp_fu_2668_p_dout0,
        grp_fu_2668_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] mul_ln474;
output  [31:0] partial_sums_load_1_out;
output   partial_sums_load_1_out_ap_vld;
output  [31:0] partial_sums_1_load_1_out;
output   partial_sums_1_load_1_out_ap_vld;
output  [31:0] partial_sums_2_load_1_out;
output   partial_sums_2_load_1_out_ap_vld;
output  [31:0] partial_sums_3_load_1_out;
output   partial_sums_3_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_4_load_1_out;
output   partial_sums_sq_4_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_5_load_1_out;
output   partial_sums_sq_5_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_6_load_1_out;
output   partial_sums_sq_6_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_7_load_1_out;
output   partial_sums_sq_7_load_1_out_ap_vld;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
output  [31:0] grp_fu_1330_p_din0;
output  [31:0] grp_fu_1330_p_din1;
input  [31:0] grp_fu_1330_p_dout0;
output   grp_fu_1330_p_ce;
output  [31:0] grp_fu_1335_p_din0;
output  [31:0] grp_fu_1335_p_din1;
input  [31:0] grp_fu_1335_p_dout0;
output   grp_fu_1335_p_ce;
output  [31:0] grp_fu_2672_p_din0;
output  [31:0] grp_fu_2672_p_din1;
input  [31:0] grp_fu_2672_p_dout0;
output   grp_fu_2672_p_ce;
output  [31:0] grp_fu_2676_p_din0;
output  [31:0] grp_fu_2676_p_din1;
input  [31:0] grp_fu_2676_p_dout0;
output   grp_fu_2676_p_ce;
output  [31:0] grp_fu_2680_p_din0;
output  [31:0] grp_fu_2680_p_din1;
input  [31:0] grp_fu_2680_p_dout0;
output   grp_fu_2680_p_ce;
output  [31:0] grp_fu_2684_p_din0;
output  [31:0] grp_fu_2684_p_din1;
input  [31:0] grp_fu_2684_p_dout0;
output   grp_fu_2684_p_ce;
output  [31:0] grp_fu_2688_p_din0;
output  [31:0] grp_fu_2688_p_din1;
input  [31:0] grp_fu_2688_p_dout0;
output   grp_fu_2688_p_ce;
output  [31:0] grp_fu_2692_p_din0;
output  [31:0] grp_fu_2692_p_din1;
input  [31:0] grp_fu_2692_p_dout0;
output   grp_fu_2692_p_ce;
output  [31:0] grp_fu_2696_p_din0;
output  [31:0] grp_fu_2696_p_din1;
input  [31:0] grp_fu_2696_p_dout0;
output   grp_fu_2696_p_ce;
output  [31:0] grp_fu_2700_p_din0;
output  [31:0] grp_fu_2700_p_din1;
input  [31:0] grp_fu_2700_p_dout0;
output   grp_fu_2700_p_ce;
output  [31:0] grp_fu_2704_p_din0;
output  [31:0] grp_fu_2704_p_din1;
input  [31:0] grp_fu_2704_p_dout0;
output   grp_fu_2704_p_ce;
output  [31:0] grp_fu_2708_p_din0;
output  [31:0] grp_fu_2708_p_din1;
input  [31:0] grp_fu_2708_p_dout0;
output   grp_fu_2708_p_ce;
output  [31:0] grp_fu_2712_p_din0;
output  [31:0] grp_fu_2712_p_din1;
input  [31:0] grp_fu_2712_p_dout0;
output   grp_fu_2712_p_ce;
output  [31:0] grp_fu_2716_p_din0;
output  [31:0] grp_fu_2716_p_din1;
input  [31:0] grp_fu_2716_p_dout0;
output   grp_fu_2716_p_ce;
output  [31:0] grp_fu_2720_p_din0;
output  [31:0] grp_fu_2720_p_din1;
input  [31:0] grp_fu_2720_p_dout0;
output   grp_fu_2720_p_ce;
output  [31:0] grp_fu_2724_p_din0;
output  [31:0] grp_fu_2724_p_din1;
input  [31:0] grp_fu_2724_p_dout0;
output   grp_fu_2724_p_ce;
output  [31:0] grp_fu_2608_p_din0;
output  [31:0] grp_fu_2608_p_din1;
input  [31:0] grp_fu_2608_p_dout0;
output   grp_fu_2608_p_ce;
output  [31:0] grp_fu_2612_p_din0;
output  [31:0] grp_fu_2612_p_din1;
input  [31:0] grp_fu_2612_p_dout0;
output   grp_fu_2612_p_ce;
output  [31:0] grp_fu_2616_p_din0;
output  [31:0] grp_fu_2616_p_din1;
input  [31:0] grp_fu_2616_p_dout0;
output   grp_fu_2616_p_ce;
output  [31:0] grp_fu_1323_p_din0;
output  [31:0] grp_fu_1323_p_din1;
output  [0:0] grp_fu_1323_p_opcode;
input  [31:0] grp_fu_1323_p_dout0;
output   grp_fu_1323_p_ce;
output  [31:0] grp_fu_2728_p_din0;
output  [31:0] grp_fu_2728_p_din1;
output  [0:0] grp_fu_2728_p_opcode;
input  [31:0] grp_fu_2728_p_dout0;
output   grp_fu_2728_p_ce;
output  [31:0] grp_fu_2732_p_din0;
output  [31:0] grp_fu_2732_p_din1;
output  [0:0] grp_fu_2732_p_opcode;
input  [31:0] grp_fu_2732_p_dout0;
output   grp_fu_2732_p_ce;
output  [31:0] grp_fu_2736_p_din0;
output  [31:0] grp_fu_2736_p_din1;
output  [0:0] grp_fu_2736_p_opcode;
input  [31:0] grp_fu_2736_p_dout0;
output   grp_fu_2736_p_ce;
output  [31:0] grp_fu_2740_p_din0;
output  [31:0] grp_fu_2740_p_din1;
output  [0:0] grp_fu_2740_p_opcode;
input  [31:0] grp_fu_2740_p_dout0;
output   grp_fu_2740_p_ce;
output  [31:0] grp_fu_2744_p_din0;
output  [31:0] grp_fu_2744_p_din1;
output  [0:0] grp_fu_2744_p_opcode;
input  [31:0] grp_fu_2744_p_dout0;
output   grp_fu_2744_p_ce;
output  [31:0] grp_fu_2748_p_din0;
output  [31:0] grp_fu_2748_p_din1;
output  [0:0] grp_fu_2748_p_opcode;
input  [31:0] grp_fu_2748_p_dout0;
output   grp_fu_2748_p_ce;
output  [31:0] grp_fu_2752_p_din0;
output  [31:0] grp_fu_2752_p_din1;
output  [0:0] grp_fu_2752_p_opcode;
input  [31:0] grp_fu_2752_p_dout0;
output   grp_fu_2752_p_ce;
output  [31:0] grp_fu_2756_p_din0;
output  [31:0] grp_fu_2756_p_din1;
output  [0:0] grp_fu_2756_p_opcode;
input  [31:0] grp_fu_2756_p_dout0;
output   grp_fu_2756_p_ce;
output  [31:0] grp_fu_2760_p_din0;
output  [31:0] grp_fu_2760_p_din1;
output  [0:0] grp_fu_2760_p_opcode;
input  [31:0] grp_fu_2760_p_dout0;
output   grp_fu_2760_p_ce;
output  [31:0] grp_fu_2764_p_din0;
output  [31:0] grp_fu_2764_p_din1;
output  [0:0] grp_fu_2764_p_opcode;
input  [31:0] grp_fu_2764_p_dout0;
output   grp_fu_2764_p_ce;
output  [31:0] grp_fu_2768_p_din0;
output  [31:0] grp_fu_2768_p_din1;
output  [0:0] grp_fu_2768_p_opcode;
input  [31:0] grp_fu_2768_p_dout0;
output   grp_fu_2768_p_ce;
output  [31:0] grp_fu_2772_p_din0;
output  [31:0] grp_fu_2772_p_din1;
output  [0:0] grp_fu_2772_p_opcode;
input  [31:0] grp_fu_2772_p_dout0;
output   grp_fu_2772_p_ce;
output  [31:0] grp_fu_2776_p_din0;
output  [31:0] grp_fu_2776_p_din1;
output  [0:0] grp_fu_2776_p_opcode;
input  [31:0] grp_fu_2776_p_dout0;
output   grp_fu_2776_p_ce;
output  [31:0] grp_fu_2780_p_din0;
output  [31:0] grp_fu_2780_p_din1;
output  [0:0] grp_fu_2780_p_opcode;
input  [31:0] grp_fu_2780_p_dout0;
output   grp_fu_2780_p_ce;
output  [31:0] grp_fu_2784_p_din0;
output  [31:0] grp_fu_2784_p_din1;
output  [0:0] grp_fu_2784_p_opcode;
input  [31:0] grp_fu_2784_p_dout0;
output   grp_fu_2784_p_ce;
output  [31:0] grp_fu_2584_p_din0;
output  [31:0] grp_fu_2584_p_din1;
output  [0:0] grp_fu_2584_p_opcode;
input  [31:0] grp_fu_2584_p_dout0;
output   grp_fu_2584_p_ce;
output  [31:0] grp_fu_2588_p_din0;
output  [31:0] grp_fu_2588_p_din1;
output  [0:0] grp_fu_2588_p_opcode;
input  [31:0] grp_fu_2588_p_dout0;
output   grp_fu_2588_p_ce;
output  [31:0] grp_fu_2592_p_din0;
output  [31:0] grp_fu_2592_p_din1;
output  [0:0] grp_fu_2592_p_opcode;
input  [31:0] grp_fu_2592_p_dout0;
output   grp_fu_2592_p_ce;
output  [31:0] grp_fu_2596_p_din0;
output  [31:0] grp_fu_2596_p_din1;
output  [0:0] grp_fu_2596_p_opcode;
input  [31:0] grp_fu_2596_p_dout0;
output   grp_fu_2596_p_ce;
output  [31:0] grp_fu_2600_p_din0;
output  [31:0] grp_fu_2600_p_din1;
output  [0:0] grp_fu_2600_p_opcode;
input  [31:0] grp_fu_2600_p_dout0;
output   grp_fu_2600_p_ce;
output  [31:0] grp_fu_2604_p_din0;
output  [31:0] grp_fu_2604_p_din1;
output  [0:0] grp_fu_2604_p_opcode;
input  [31:0] grp_fu_2604_p_dout0;
output   grp_fu_2604_p_ce;
output  [31:0] grp_fu_2432_p_din0;
output  [31:0] grp_fu_2432_p_din1;
output  [0:0] grp_fu_2432_p_opcode;
input  [31:0] grp_fu_2432_p_dout0;
output   grp_fu_2432_p_ce;
output  [31:0] grp_fu_2436_p_din0;
output  [31:0] grp_fu_2436_p_din1;
output  [0:0] grp_fu_2436_p_opcode;
input  [31:0] grp_fu_2436_p_dout0;
output   grp_fu_2436_p_ce;
output  [31:0] grp_fu_2440_p_din0;
output  [31:0] grp_fu_2440_p_din1;
output  [0:0] grp_fu_2440_p_opcode;
input  [31:0] grp_fu_2440_p_dout0;
output   grp_fu_2440_p_ce;
output  [31:0] grp_fu_2444_p_din0;
output  [31:0] grp_fu_2444_p_din1;
output  [0:0] grp_fu_2444_p_opcode;
input  [31:0] grp_fu_2444_p_dout0;
output   grp_fu_2444_p_ce;
output  [31:0] grp_fu_2448_p_din0;
output  [31:0] grp_fu_2448_p_din1;
output  [0:0] grp_fu_2448_p_opcode;
input  [31:0] grp_fu_2448_p_dout0;
output   grp_fu_2448_p_ce;
output  [31:0] grp_fu_2452_p_din0;
output  [31:0] grp_fu_2452_p_din1;
output  [0:0] grp_fu_2452_p_opcode;
input  [31:0] grp_fu_2452_p_dout0;
output   grp_fu_2452_p_ce;
output  [31:0] grp_fu_2456_p_din0;
output  [31:0] grp_fu_2456_p_din1;
output  [0:0] grp_fu_2456_p_opcode;
input  [31:0] grp_fu_2456_p_dout0;
output   grp_fu_2456_p_ce;
output  [31:0] grp_fu_2460_p_din0;
output  [31:0] grp_fu_2460_p_din1;
output  [0:0] grp_fu_2460_p_opcode;
input  [31:0] grp_fu_2460_p_dout0;
output   grp_fu_2460_p_ce;
output  [31:0] grp_fu_2464_p_din0;
output  [31:0] grp_fu_2464_p_din1;
output  [0:0] grp_fu_2464_p_opcode;
input  [31:0] grp_fu_2464_p_dout0;
output   grp_fu_2464_p_ce;
output  [31:0] grp_fu_2468_p_din0;
output  [31:0] grp_fu_2468_p_din1;
output  [0:0] grp_fu_2468_p_opcode;
input  [31:0] grp_fu_2468_p_dout0;
output   grp_fu_2468_p_ce;
output  [31:0] grp_fu_2472_p_din0;
output  [31:0] grp_fu_2472_p_din1;
output  [1:0] grp_fu_2472_p_opcode;
input  [31:0] grp_fu_2472_p_dout0;
output   grp_fu_2472_p_ce;
output  [31:0] grp_fu_2476_p_din0;
output  [31:0] grp_fu_2476_p_din1;
output  [1:0] grp_fu_2476_p_opcode;
input  [31:0] grp_fu_2476_p_dout0;
output   grp_fu_2476_p_ce;
output  [31:0] grp_fu_2480_p_din0;
output  [31:0] grp_fu_2480_p_din1;
output  [1:0] grp_fu_2480_p_opcode;
input  [31:0] grp_fu_2480_p_dout0;
output   grp_fu_2480_p_ce;
output  [31:0] grp_fu_2484_p_din0;
output  [31:0] grp_fu_2484_p_din1;
output  [1:0] grp_fu_2484_p_opcode;
input  [31:0] grp_fu_2484_p_dout0;
output   grp_fu_2484_p_ce;
output  [31:0] grp_fu_2488_p_din0;
output  [31:0] grp_fu_2488_p_din1;
output  [1:0] grp_fu_2488_p_opcode;
input  [31:0] grp_fu_2488_p_dout0;
output   grp_fu_2488_p_ce;
output  [31:0] grp_fu_2492_p_din0;
output  [31:0] grp_fu_2492_p_din1;
output  [1:0] grp_fu_2492_p_opcode;
input  [31:0] grp_fu_2492_p_dout0;
output   grp_fu_2492_p_ce;
output  [31:0] grp_fu_2496_p_din0;
output  [31:0] grp_fu_2496_p_din1;
output  [1:0] grp_fu_2496_p_opcode;
input  [31:0] grp_fu_2496_p_dout0;
output   grp_fu_2496_p_ce;
output  [31:0] grp_fu_2500_p_din0;
output  [31:0] grp_fu_2500_p_din1;
output  [1:0] grp_fu_2500_p_opcode;
input  [31:0] grp_fu_2500_p_dout0;
output   grp_fu_2500_p_ce;
output  [31:0] grp_fu_2504_p_din0;
output  [31:0] grp_fu_2504_p_din1;
output  [1:0] grp_fu_2504_p_opcode;
input  [31:0] grp_fu_2504_p_dout0;
output   grp_fu_2504_p_ce;
output  [31:0] grp_fu_2508_p_din0;
output  [31:0] grp_fu_2508_p_din1;
output  [1:0] grp_fu_2508_p_opcode;
input  [31:0] grp_fu_2508_p_dout0;
output   grp_fu_2508_p_ce;
output  [31:0] grp_fu_2512_p_din0;
output  [31:0] grp_fu_2512_p_din1;
output  [1:0] grp_fu_2512_p_opcode;
input  [31:0] grp_fu_2512_p_dout0;
output   grp_fu_2512_p_ce;
output  [31:0] grp_fu_2516_p_din0;
output  [31:0] grp_fu_2516_p_din1;
output  [1:0] grp_fu_2516_p_opcode;
input  [31:0] grp_fu_2516_p_dout0;
output   grp_fu_2516_p_ce;
output  [31:0] grp_fu_2520_p_din0;
output  [31:0] grp_fu_2520_p_din1;
output  [1:0] grp_fu_2520_p_opcode;
input  [31:0] grp_fu_2520_p_dout0;
output   grp_fu_2520_p_ce;
output  [31:0] grp_fu_2524_p_din0;
output  [31:0] grp_fu_2524_p_din1;
output  [1:0] grp_fu_2524_p_opcode;
input  [31:0] grp_fu_2524_p_dout0;
output   grp_fu_2524_p_ce;
output  [31:0] grp_fu_2528_p_din0;
output  [31:0] grp_fu_2528_p_din1;
output  [1:0] grp_fu_2528_p_opcode;
input  [31:0] grp_fu_2528_p_dout0;
output   grp_fu_2528_p_ce;
output  [31:0] grp_fu_2532_p_din0;
output  [31:0] grp_fu_2532_p_din1;
output  [1:0] grp_fu_2532_p_opcode;
input  [31:0] grp_fu_2532_p_dout0;
output   grp_fu_2532_p_ce;
output  [31:0] grp_fu_2536_p_din0;
output  [31:0] grp_fu_2536_p_din1;
output  [1:0] grp_fu_2536_p_opcode;
input  [31:0] grp_fu_2536_p_dout0;
output   grp_fu_2536_p_ce;
output  [31:0] grp_fu_2540_p_din0;
output  [31:0] grp_fu_2540_p_din1;
output  [1:0] grp_fu_2540_p_opcode;
input  [31:0] grp_fu_2540_p_dout0;
output   grp_fu_2540_p_ce;
output  [31:0] grp_fu_2544_p_din0;
output  [31:0] grp_fu_2544_p_din1;
output  [1:0] grp_fu_2544_p_opcode;
input  [31:0] grp_fu_2544_p_dout0;
output   grp_fu_2544_p_ce;
output  [31:0] grp_fu_2548_p_din0;
output  [31:0] grp_fu_2548_p_din1;
output  [1:0] grp_fu_2548_p_opcode;
input  [31:0] grp_fu_2548_p_dout0;
output   grp_fu_2548_p_ce;
output  [31:0] grp_fu_2552_p_din0;
output  [31:0] grp_fu_2552_p_din1;
output  [1:0] grp_fu_2552_p_opcode;
input  [31:0] grp_fu_2552_p_dout0;
output   grp_fu_2552_p_ce;
output  [31:0] grp_fu_2556_p_din0;
output  [31:0] grp_fu_2556_p_din1;
output  [1:0] grp_fu_2556_p_opcode;
input  [31:0] grp_fu_2556_p_dout0;
output   grp_fu_2556_p_ce;
output  [31:0] grp_fu_2620_p_din0;
output  [31:0] grp_fu_2620_p_din1;
input  [31:0] grp_fu_2620_p_dout0;
output   grp_fu_2620_p_ce;
output  [31:0] grp_fu_2624_p_din0;
output  [31:0] grp_fu_2624_p_din1;
input  [31:0] grp_fu_2624_p_dout0;
output   grp_fu_2624_p_ce;
output  [31:0] grp_fu_2628_p_din0;
output  [31:0] grp_fu_2628_p_din1;
input  [31:0] grp_fu_2628_p_dout0;
output   grp_fu_2628_p_ce;
output  [31:0] grp_fu_2632_p_din0;
output  [31:0] grp_fu_2632_p_din1;
input  [31:0] grp_fu_2632_p_dout0;
output   grp_fu_2632_p_ce;
output  [31:0] grp_fu_2636_p_din0;
output  [31:0] grp_fu_2636_p_din1;
input  [31:0] grp_fu_2636_p_dout0;
output   grp_fu_2636_p_ce;
output  [31:0] grp_fu_2640_p_din0;
output  [31:0] grp_fu_2640_p_din1;
input  [31:0] grp_fu_2640_p_dout0;
output   grp_fu_2640_p_ce;
output  [31:0] grp_fu_2644_p_din0;
output  [31:0] grp_fu_2644_p_din1;
input  [31:0] grp_fu_2644_p_dout0;
output   grp_fu_2644_p_ce;
output  [31:0] grp_fu_2648_p_din0;
output  [31:0] grp_fu_2648_p_din1;
input  [31:0] grp_fu_2648_p_dout0;
output   grp_fu_2648_p_ce;
output  [31:0] grp_fu_2652_p_din0;
output  [31:0] grp_fu_2652_p_din1;
input  [31:0] grp_fu_2652_p_dout0;
output   grp_fu_2652_p_ce;
output  [31:0] grp_fu_2656_p_din0;
output  [31:0] grp_fu_2656_p_din1;
input  [31:0] grp_fu_2656_p_dout0;
output   grp_fu_2656_p_ce;
output  [31:0] grp_fu_2660_p_din0;
output  [31:0] grp_fu_2660_p_din1;
input  [31:0] grp_fu_2660_p_dout0;
output   grp_fu_2660_p_ce;
output  [31:0] grp_fu_2664_p_din0;
output  [31:0] grp_fu_2664_p_din1;
input  [31:0] grp_fu_2664_p_dout0;
output   grp_fu_2664_p_ce;
output  [31:0] grp_fu_2668_p_din0;
output  [31:0] grp_fu_2668_p_din1;
input  [31:0] grp_fu_2668_p_dout0;
output   grp_fu_2668_p_ce;

reg ap_idle;
reg partial_sums_load_1_out_ap_vld;
reg partial_sums_1_load_1_out_ap_vld;
reg partial_sums_2_load_1_out_ap_vld;
reg partial_sums_3_load_1_out_ap_vld;
reg partial_sums_sq_4_load_1_out_ap_vld;
reg partial_sums_sq_5_load_1_out_ap_vld;
reg partial_sums_sq_6_load_1_out_ap_vld;
reg partial_sums_sq_7_load_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln474_fu_1126_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln474_reg_1883;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter1_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter2_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter3_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter4_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter5_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter6_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter7_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter8_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter9_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter10_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter11_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter12_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter13_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter14_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter15_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter16_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter17_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter18_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter19_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter20_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter21_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter22_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter23_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter24_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter25_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter26_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter27_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter28_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter29_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter30_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter31_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter32_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter33_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter34_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter35_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter36_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter37_reg;
reg   [0:0] icmp_ln474_reg_1883_pp0_iter38_reg;
wire   [63:0] zext_ln487_fu_1152_p1;
reg   [63:0] zext_ln487_reg_1887;
reg   [63:0] zext_ln487_reg_1887_pp0_iter1_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter2_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter3_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter4_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter5_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter6_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter7_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter8_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter9_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter10_reg;
reg   [63:0] zext_ln487_reg_1887_pp0_iter11_reg;
reg   [4:0] tmp_s_reg_1923;
reg   [4:0] tmp_s_reg_1923_pp0_iter1_reg;
reg   [4:0] tmp_s_reg_1923_pp0_iter2_reg;
reg   [4:0] tmp_s_reg_1923_pp0_iter3_reg;
reg   [4:0] tmp_s_reg_1923_pp0_iter4_reg;
reg   [4:0] tmp_s_reg_1923_pp0_iter5_reg;
reg   [4:0] tmp_s_reg_1923_pp0_iter6_reg;
reg   [4:0] tmp_s_reg_1923_pp0_iter7_reg;
reg   [1:0] trunc_ln_reg_1928;
reg   [1:0] trunc_ln_reg_1928_pp0_iter1_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter2_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter3_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter4_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter5_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter6_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter7_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter8_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter9_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter10_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter11_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter12_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter13_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter14_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter15_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter16_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter17_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter18_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter19_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter20_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter21_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter22_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter23_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter24_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter25_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter26_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter27_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter28_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter29_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter30_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter31_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter32_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter33_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter34_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter35_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter36_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter37_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter38_reg;
reg   [1:0] trunc_ln_reg_1928_pp0_iter39_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_341_reg_1934;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_343_reg_1939;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_345_reg_1944;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_347_reg_1949;
wire   [31:0] v_fu_1198_p1;
wire   [31:0] v_32_fu_1212_p1;
wire   [31:0] v_33_fu_1226_p1;
wire   [31:0] v_34_fu_1240_p1;
reg   [31:0] mul_reg_2012;
reg   [31:0] mul662_1_reg_2017;
reg   [31:0] mul662_2_reg_2022;
reg   [31:0] mul662_3_reg_2027;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_349_reg_2032;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_351_reg_2037;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_357_reg_2042;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_359_reg_2047;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2052;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2057;
reg   [31:0] add1_reg_2062;
reg   [31:0] add661_1_reg_2067;
reg   [31:0] add661_2_reg_2072;
reg   [31:0] add661_3_reg_2077;
wire   [31:0] v_35_fu_1254_p1;
wire   [31:0] v_36_fu_1268_p1;
wire   [31:0] v_39_fu_1282_p1;
wire   [31:0] v_40_fu_1296_p1;
wire   [31:0] v_41_fu_1310_p1;
wire   [31:0] v_42_fu_1324_p1;
wire   [63:0] zext_ln487_1_fu_1347_p1;
reg   [63:0] zext_ln487_1_reg_2144;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter9_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter10_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter11_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter12_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter13_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter14_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter15_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter16_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter17_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter18_reg;
reg   [63:0] zext_ln487_1_reg_2144_pp0_iter19_reg;
reg   [31:0] add9_reg_2180;
reg   [31:0] add665_1_reg_2185;
reg   [31:0] add665_2_reg_2190;
reg   [31:0] add665_3_reg_2195;
reg   [31:0] mul662_4_reg_2200;
reg   [31:0] mul662_5_reg_2205;
reg   [31:0] mul662_8_reg_2210;
reg   [31:0] mul662_9_reg_2215;
reg   [31:0] mul662_s_reg_2220;
reg   [31:0] mul662_10_reg_2225;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_353_reg_2230;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_355_reg_2235;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_79_reg_2240;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_80_reg_2245;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_361_reg_2250;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_363_reg_2255;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_365_reg_2260;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_367_reg_2265;
reg   [31:0] add661_4_reg_2270;
reg   [31:0] add661_5_reg_2275;
reg   [31:0] add661_8_reg_2280;
reg   [31:0] add661_9_reg_2285;
reg   [31:0] add661_s_reg_2290;
reg   [31:0] add661_10_reg_2295;
wire   [31:0] v_37_fu_1362_p1;
wire   [31:0] v_38_fu_1376_p1;
wire   [31:0] v_43_fu_1390_p1;
wire   [31:0] v_44_fu_1404_p1;
wire   [31:0] v_47_fu_1418_p1;
wire   [31:0] v_48_fu_1432_p1;
wire   [31:0] v_49_fu_1446_p1;
wire   [31:0] v_50_fu_1460_p1;
reg   [31:0] add665_4_reg_2396;
reg   [31:0] add665_5_reg_2401;
reg   [31:0] mul662_6_reg_2406;
reg   [31:0] mul662_7_reg_2411;
reg   [31:0] add665_8_reg_2416;
reg   [31:0] add665_9_reg_2421;
reg   [31:0] add665_s_reg_2426;
reg   [31:0] add665_10_reg_2431;
reg   [31:0] mul662_11_reg_2436;
reg   [31:0] mul662_12_reg_2441;
reg   [31:0] mul662_15_reg_2446;
reg   [31:0] mul662_16_reg_2451;
reg   [31:0] mul662_17_reg_2456;
reg   [31:0] mul662_18_reg_2461;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_81_reg_2466;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_83_reg_2471;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_369_reg_2476;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_371_reg_2481;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_377_reg_2486;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_379_reg_2491;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_4_reg_2496;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_4_reg_2501;
reg   [31:0] add661_6_reg_2506;
reg   [31:0] add661_7_reg_2511;
reg   [31:0] add661_11_reg_2516;
reg   [31:0] add661_12_reg_2521;
reg   [31:0] add661_15_reg_2526;
reg   [31:0] add661_16_reg_2531;
reg   [31:0] add661_17_reg_2536;
reg   [31:0] add661_18_reg_2541;
wire   [31:0] v_45_fu_1474_p1;
wire   [31:0] v_46_fu_1488_p1;
wire   [31:0] v_51_fu_1502_p1;
wire   [31:0] v_52_fu_1516_p1;
wire   [31:0] v_55_fu_1530_p1;
wire   [31:0] v_56_fu_1544_p1;
wire   [31:0] v_57_fu_1558_p1;
wire   [31:0] v_58_fu_1572_p1;
reg   [31:0] add665_6_reg_2622;
reg   [31:0] add665_7_reg_2627;
reg   [31:0] add665_11_reg_2632;
reg   [31:0] add665_12_reg_2637;
reg   [31:0] mul662_13_reg_2642;
reg   [31:0] mul662_14_reg_2647;
reg   [31:0] add665_15_reg_2652;
reg   [31:0] add665_16_reg_2657;
reg   [31:0] add665_17_reg_2662;
reg   [31:0] add665_18_reg_2667;
reg   [31:0] mul662_19_reg_2672;
reg   [31:0] mul662_20_reg_2677;
reg   [31:0] mul662_23_reg_2682;
reg   [31:0] mul662_24_reg_2687;
reg   [31:0] mul662_25_reg_2692;
reg   [31:0] mul662_26_reg_2697;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_373_reg_2702;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_375_reg_2707;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_4_reg_2712;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_4_reg_2717;
reg   [31:0] add661_13_reg_2722;
reg   [31:0] add661_14_reg_2727;
reg   [31:0] add661_19_reg_2732;
reg   [31:0] add661_20_reg_2737;
reg   [31:0] add661_23_reg_2742;
reg   [31:0] add661_24_reg_2747;
reg   [31:0] add661_25_reg_2752;
reg   [31:0] add661_26_reg_2757;
wire   [31:0] v_53_fu_1586_p1;
wire   [31:0] v_54_fu_1600_p1;
wire   [31:0] v_59_fu_1614_p1;
wire   [31:0] v_60_fu_1628_p1;
reg   [31:0] add665_13_reg_2800;
reg   [31:0] add665_14_reg_2805;
reg   [31:0] add665_19_reg_2810;
reg   [31:0] add665_20_reg_2815;
reg   [31:0] mul662_21_reg_2820;
reg   [31:0] mul662_22_reg_2825;
reg   [31:0] add665_23_reg_2830;
reg   [31:0] add665_24_reg_2835;
reg   [31:0] add665_25_reg_2840;
reg   [31:0] add665_26_reg_2845;
reg   [31:0] mul662_27_reg_2850;
reg   [31:0] mul662_28_reg_2855;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_4_reg_2860;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_4_reg_2865;
reg   [31:0] add661_21_reg_2870;
reg   [31:0] add661_22_reg_2875;
wire   [31:0] grp_fu_846_p2;
reg   [31:0] add661_27_reg_2880;
wire   [31:0] grp_fu_850_p2;
reg   [31:0] add661_28_reg_2885;
wire   [31:0] grp_fu_854_p2;
reg   [31:0] add_reg_2890;
wire   [31:0] grp_fu_858_p2;
reg   [31:0] add2_reg_2895;
wire   [31:0] v_61_fu_1642_p1;
wire   [31:0] v_62_fu_1656_p1;
wire   [31:0] grp_fu_862_p2;
reg   [31:0] add665_21_reg_2914;
wire   [31:0] grp_fu_866_p2;
reg   [31:0] add665_22_reg_2919;
wire   [31:0] grp_fu_870_p2;
reg   [31:0] add665_27_reg_2924;
wire   [31:0] grp_fu_874_p2;
reg   [31:0] add665_28_reg_2929;
reg   [31:0] mul662_29_reg_2934;
reg   [31:0] mul662_30_reg_2939;
wire   [31:0] grp_fu_878_p2;
reg   [31:0] add7_reg_2944;
wire   [31:0] grp_fu_882_p2;
reg   [31:0] add8_reg_2949;
wire   [31:0] grp_fu_886_p2;
reg   [31:0] add661_29_reg_2954;
wire   [31:0] grp_fu_890_p2;
reg   [31:0] add661_30_reg_2959;
wire   [31:0] grp_fu_894_p2;
reg   [31:0] add3_reg_2964;
wire   [31:0] grp_fu_898_p2;
reg   [31:0] add4_reg_2969;
wire   [31:0] grp_fu_902_p2;
reg   [31:0] add665_29_reg_2974;
wire   [31:0] grp_fu_906_p2;
reg   [31:0] add665_30_reg_2979;
wire   [31:0] grp_fu_910_p2;
reg   [31:0] add10_reg_2984;
wire   [31:0] grp_fu_914_p2;
reg   [31:0] add11_reg_2989;
wire   [31:0] grp_fu_918_p2;
reg   [31:0] add5_reg_2994;
wire   [31:0] grp_fu_922_p2;
reg   [31:0] add6_reg_2999;
wire   [31:0] grp_fu_926_p2;
reg   [31:0] add12_reg_3004;
wire   [31:0] grp_fu_930_p2;
reg   [31:0] add13_reg_3009;
wire   [31:0] grp_fu_934_p2;
reg   [31:0] psum_reg_3014;
wire   [31:0] tmp_55_fu_1675_p11;
wire   [31:0] grp_fu_938_p2;
reg   [31:0] psum_sq_reg_3024;
wire   [31:0] tmp_56_fu_1711_p11;
wire    ap_block_pp0_stage0;
reg   [9:0] idx_fu_116;
wire   [9:0] add_ln474_fu_1180_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg   [31:0] partial_sums_sq_3_fu_120;
wire   [31:0] grp_fu_946_p2;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_3_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg   [31:0] partial_sums_sq_2_fu_124;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_2_load;
reg   [31:0] partial_sums_sq_1_fu_128;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_1_load;
reg   [31:0] partial_sums_sq_fu_132;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_load;
reg   [31:0] partial_sums_3_fu_136;
wire   [31:0] grp_fu_942_p2;
reg   [31:0] ap_sig_allocacmp_partial_sums_3_load;
reg   [31:0] partial_sums_2_fu_140;
reg   [31:0] ap_sig_allocacmp_partial_sums_2_load;
reg   [31:0] partial_sums_1_fu_144;
reg   [31:0] ap_sig_allocacmp_partial_sums_1_load;
reg   [31:0] partial_sums_fu_148;
reg   [31:0] ap_sig_allocacmp_partial_sums_load;
wire    ap_block_pp0_stage0_01001;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;
wire   [5:0] lshr_ln2_fu_1132_p4;
wire   [11:0] zext_ln486_fu_1142_p1;
wire   [11:0] add_ln486_fu_1146_p2;
wire   [31:0] x_f32_fu_1191_p3;
wire   [31:0] x_f32_162_fu_1205_p3;
wire   [31:0] x_f32_163_fu_1219_p3;
wire   [31:0] x_f32_164_fu_1233_p3;
wire   [31:0] x_f32_165_fu_1247_p3;
wire   [31:0] x_f32_166_fu_1261_p3;
wire   [31:0] x_f32_169_fu_1275_p3;
wire   [31:0] x_f32_170_fu_1289_p3;
wire   [31:0] x_f32_171_fu_1303_p3;
wire   [31:0] x_f32_172_fu_1317_p3;
wire   [5:0] or_ln3_fu_1331_p3;
wire   [11:0] zext_ln486_1_fu_1338_p1;
wire   [11:0] add_ln486_1_fu_1342_p2;
wire   [31:0] x_f32_167_fu_1355_p3;
wire   [31:0] x_f32_168_fu_1369_p3;
wire   [31:0] x_f32_173_fu_1383_p3;
wire   [31:0] x_f32_174_fu_1397_p3;
wire   [31:0] x_f32_177_fu_1411_p3;
wire   [31:0] x_f32_178_fu_1425_p3;
wire   [31:0] x_f32_179_fu_1439_p3;
wire   [31:0] x_f32_180_fu_1453_p3;
wire   [31:0] x_f32_175_fu_1467_p3;
wire   [31:0] x_f32_176_fu_1481_p3;
wire   [31:0] x_f32_181_fu_1495_p3;
wire   [31:0] x_f32_182_fu_1509_p3;
wire   [31:0] x_f32_185_fu_1523_p3;
wire   [31:0] x_f32_186_fu_1537_p3;
wire   [31:0] x_f32_187_fu_1551_p3;
wire   [31:0] x_f32_188_fu_1565_p3;
wire   [31:0] x_f32_183_fu_1579_p3;
wire   [31:0] x_f32_184_fu_1593_p3;
wire   [31:0] x_f32_189_fu_1607_p3;
wire   [31:0] x_f32_190_fu_1621_p3;
wire   [31:0] x_f32_191_fu_1635_p3;
wire   [31:0] x_f32_192_fu_1649_p3;
wire   [31:0] tmp_55_fu_1675_p9;
wire   [31:0] tmp_56_fu_1711_p9;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] tmp_55_fu_1675_p1;
wire   [1:0] tmp_55_fu_1675_p3;
wire  signed [1:0] tmp_55_fu_1675_p5;
wire  signed [1:0] tmp_55_fu_1675_p7;
wire   [1:0] tmp_56_fu_1711_p1;
wire   [1:0] tmp_56_fu_1711_p3;
wire  signed [1:0] tmp_56_fu_1711_p5;
wire  signed [1:0] tmp_56_fu_1711_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 idx_fu_116 = 10'd0;
#0 partial_sums_sq_3_fu_120 = 32'd0;
#0 partial_sums_sq_2_fu_124 = 32'd0;
#0 partial_sums_sq_1_fu_128 = 32'd0;
#0 partial_sums_sq_fu_132 = 32'd0;
#0 partial_sums_3_fu_136 = 32'd0;
#0 partial_sums_2_fu_140 = 32'd0;
#0 partial_sums_1_fu_144 = 32'd0;
#0 partial_sums_fu_148 = 32'd0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_19_reg_2732),
    .din1(v_59_fu_1614_p1),
    .ce(1'b1),
    .dout(grp_fu_846_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_20_reg_2737),
    .din1(v_60_fu_1628_p1),
    .ce(1'b1),
    .dout(grp_fu_850_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_23_reg_2742),
    .din1(add661_24_reg_2747),
    .ce(1'b1),
    .dout(grp_fu_854_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_25_reg_2752),
    .din1(add661_26_reg_2757),
    .ce(1'b1),
    .dout(grp_fu_858_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_13_reg_2800),
    .din1(mul662_21_reg_2820),
    .ce(1'b1),
    .dout(grp_fu_862_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_14_reg_2805),
    .din1(mul662_22_reg_2825),
    .ce(1'b1),
    .dout(grp_fu_866_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_19_reg_2810),
    .din1(mul662_27_reg_2850),
    .ce(1'b1),
    .dout(grp_fu_870_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_20_reg_2815),
    .din1(mul662_28_reg_2855),
    .ce(1'b1),
    .dout(grp_fu_874_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_23_reg_2830),
    .din1(add665_24_reg_2835),
    .ce(1'b1),
    .dout(grp_fu_878_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_25_reg_2840),
    .din1(add665_26_reg_2845),
    .ce(1'b1),
    .dout(grp_fu_882_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_21_reg_2870),
    .din1(v_61_fu_1642_p1),
    .ce(1'b1),
    .dout(grp_fu_886_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_22_reg_2875),
    .din1(v_62_fu_1656_p1),
    .ce(1'b1),
    .dout(grp_fu_890_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_reg_2890),
    .din1(add2_reg_2895),
    .ce(1'b1),
    .dout(grp_fu_894_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_27_reg_2880),
    .din1(add661_28_reg_2885),
    .ce(1'b1),
    .dout(grp_fu_898_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U316(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_21_reg_2914),
    .din1(mul662_29_reg_2934),
    .ce(1'b1),
    .dout(grp_fu_902_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U317(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_22_reg_2919),
    .din1(mul662_30_reg_2939),
    .ce(1'b1),
    .dout(grp_fu_906_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U318(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add7_reg_2944),
    .din1(add8_reg_2949),
    .ce(1'b1),
    .dout(grp_fu_910_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U319(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_27_reg_2924),
    .din1(add665_28_reg_2929),
    .ce(1'b1),
    .dout(grp_fu_914_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U320(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add3_reg_2964),
    .din1(add4_reg_2969),
    .ce(1'b1),
    .dout(grp_fu_918_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U321(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add661_29_reg_2954),
    .din1(add661_30_reg_2959),
    .ce(1'b1),
    .dout(grp_fu_922_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U322(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add10_reg_2984),
    .din1(add11_reg_2989),
    .ce(1'b1),
    .dout(grp_fu_926_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U323(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add665_29_reg_2974),
    .din1(add665_30_reg_2979),
    .ce(1'b1),
    .dout(grp_fu_930_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add5_reg_2994),
    .din1(add6_reg_2999),
    .ce(1'b1),
    .dout(grp_fu_934_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add12_reg_3004),
    .din1(add13_reg_3009),
    .ce(1'b1),
    .dout(grp_fu_938_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_55_fu_1675_p11),
    .din1(psum_reg_3014),
    .ce(1'b1),
    .dout(grp_fu_942_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U327(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_56_fu_1711_p11),
    .din1(psum_sq_reg_3024),
    .ce(1'b1),
    .dout(grp_fu_946_p2)
);

(* dissolve_hierarchy = "yes" *) activation_accelerator_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U360(
    .din0(ap_sig_allocacmp_partial_sums_load),
    .din1(ap_sig_allocacmp_partial_sums_1_load),
    .din2(ap_sig_allocacmp_partial_sums_2_load),
    .din3(ap_sig_allocacmp_partial_sums_3_load),
    .def(tmp_55_fu_1675_p9),
    .sel(trunc_ln_reg_1928_pp0_iter33_reg),
    .dout(tmp_55_fu_1675_p11)
);

(* dissolve_hierarchy = "yes" *) activation_accelerator_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U361(
    .din0(ap_sig_allocacmp_partial_sums_sq_load),
    .din1(ap_sig_allocacmp_partial_sums_sq_1_load),
    .din2(ap_sig_allocacmp_partial_sums_sq_2_load),
    .din3(ap_sig_allocacmp_partial_sums_sq_3_load),
    .def(tmp_56_fu_1711_p9),
    .sel(trunc_ln_reg_1928_pp0_iter36_reg),
    .dout(tmp_56_fu_1711_p11)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln474_fu_1126_p2 == 1'd1))) begin
            idx_fu_116 <= add_ln474_fu_1180_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_116 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_1_fu_144 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd1) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
            partial_sums_1_fu_144 <= grp_fu_942_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_2_fu_140 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd2) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
            partial_sums_2_fu_140 <= grp_fu_942_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_3_fu_136 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd3) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
            partial_sums_3_fu_136 <= grp_fu_942_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_fu_148 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd0) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
            partial_sums_fu_148 <= grp_fu_942_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_1_fu_128 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd1) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
            partial_sums_sq_1_fu_128 <= grp_fu_946_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_2_fu_124 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd2) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
            partial_sums_sq_2_fu_124 <= grp_fu_946_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_3_fu_120 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd3) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
            partial_sums_sq_3_fu_120 <= grp_fu_946_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_fu_132 <= 32'd0;
        end else if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd0) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
            partial_sums_sq_fu_132 <= grp_fu_946_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_341_reg_1934 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_343_reg_1939 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_345_reg_1944 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_347_reg_1949 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_349_reg_2032 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_351_reg_2037 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_357_reg_2042 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_359_reg_2047 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2057 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2052 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_353_reg_2230 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_355_reg_2235 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_361_reg_2250 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_363_reg_2255 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_365_reg_2260 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_367_reg_2265 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_79_reg_2240 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_80_reg_2245 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_369_reg_2476 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_371_reg_2481 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_377_reg_2486 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_379_reg_2491 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_81_reg_2466 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_83_reg_2471 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_4_reg_2501 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_4_reg_2496 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_373_reg_2702 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_375_reg_2707 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_4_reg_2712 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_4_reg_2717 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_4_reg_2860 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_4_reg_2865 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add10_reg_2984 <= grp_fu_910_p2;
        add11_reg_2989 <= grp_fu_914_p2;
        add12_reg_3004 <= grp_fu_926_p2;
        add13_reg_3009 <= grp_fu_930_p2;
        add1_reg_2062 <= grp_fu_1323_p_dout0;
        add2_reg_2895 <= grp_fu_858_p2;
        add3_reg_2964 <= grp_fu_894_p2;
        add4_reg_2969 <= grp_fu_898_p2;
        add5_reg_2994 <= grp_fu_918_p2;
        add661_10_reg_2295 <= grp_fu_2776_p_dout0;
        add661_11_reg_2516 <= grp_fu_2432_p_dout0;
        add661_12_reg_2521 <= grp_fu_2436_p_dout0;
        add661_13_reg_2722 <= grp_fu_2488_p_dout0;
        add661_14_reg_2727 <= grp_fu_2492_p_dout0;
        add661_15_reg_2526 <= grp_fu_2440_p_dout0;
        add661_16_reg_2531 <= grp_fu_2444_p_dout0;
        add661_17_reg_2536 <= grp_fu_2448_p_dout0;
        add661_18_reg_2541 <= grp_fu_2452_p_dout0;
        add661_19_reg_2732 <= grp_fu_2496_p_dout0;
        add661_1_reg_2067 <= grp_fu_2728_p_dout0;
        add661_20_reg_2737 <= grp_fu_2500_p_dout0;
        add661_21_reg_2870 <= grp_fu_2552_p_dout0;
        add661_22_reg_2875 <= grp_fu_2556_p_dout0;
        add661_23_reg_2742 <= grp_fu_2504_p_dout0;
        add661_24_reg_2747 <= grp_fu_2508_p_dout0;
        add661_25_reg_2752 <= grp_fu_2512_p_dout0;
        add661_26_reg_2757 <= grp_fu_2516_p_dout0;
        add661_27_reg_2880 <= grp_fu_846_p2;
        add661_28_reg_2885 <= grp_fu_850_p2;
        add661_29_reg_2954 <= grp_fu_886_p2;
        add661_2_reg_2072 <= grp_fu_2732_p_dout0;
        add661_30_reg_2959 <= grp_fu_890_p2;
        add661_3_reg_2077 <= grp_fu_2736_p_dout0;
        add661_4_reg_2270 <= grp_fu_2756_p_dout0;
        add661_5_reg_2275 <= grp_fu_2760_p_dout0;
        add661_6_reg_2506 <= grp_fu_2600_p_dout0;
        add661_7_reg_2511 <= grp_fu_2604_p_dout0;
        add661_8_reg_2280 <= grp_fu_2764_p_dout0;
        add661_9_reg_2285 <= grp_fu_2768_p_dout0;
        add661_s_reg_2290 <= grp_fu_2772_p_dout0;
        add665_10_reg_2431 <= grp_fu_2596_p_dout0;
        add665_11_reg_2632 <= grp_fu_2464_p_dout0;
        add665_12_reg_2637 <= grp_fu_2468_p_dout0;
        add665_13_reg_2800 <= grp_fu_2520_p_dout0;
        add665_14_reg_2805 <= grp_fu_2524_p_dout0;
        add665_15_reg_2652 <= grp_fu_2472_p_dout0;
        add665_16_reg_2657 <= grp_fu_2476_p_dout0;
        add665_17_reg_2662 <= grp_fu_2480_p_dout0;
        add665_18_reg_2667 <= grp_fu_2484_p_dout0;
        add665_19_reg_2810 <= grp_fu_2528_p_dout0;
        add665_1_reg_2185 <= grp_fu_2744_p_dout0;
        add665_20_reg_2815 <= grp_fu_2532_p_dout0;
        add665_21_reg_2914 <= grp_fu_862_p2;
        add665_22_reg_2919 <= grp_fu_866_p2;
        add665_23_reg_2830 <= grp_fu_2536_p_dout0;
        add665_24_reg_2835 <= grp_fu_2540_p_dout0;
        add665_25_reg_2840 <= grp_fu_2544_p_dout0;
        add665_26_reg_2845 <= grp_fu_2548_p_dout0;
        add665_27_reg_2924 <= grp_fu_870_p2;
        add665_28_reg_2929 <= grp_fu_874_p2;
        add665_29_reg_2974 <= grp_fu_902_p2;
        add665_2_reg_2190 <= grp_fu_2748_p_dout0;
        add665_30_reg_2979 <= grp_fu_906_p2;
        add665_3_reg_2195 <= grp_fu_2752_p_dout0;
        add665_4_reg_2396 <= grp_fu_2780_p_dout0;
        add665_5_reg_2401 <= grp_fu_2784_p_dout0;
        add665_6_reg_2622 <= grp_fu_2456_p_dout0;
        add665_7_reg_2627 <= grp_fu_2460_p_dout0;
        add665_8_reg_2416 <= grp_fu_2584_p_dout0;
        add665_9_reg_2421 <= grp_fu_2588_p_dout0;
        add665_s_reg_2426 <= grp_fu_2592_p_dout0;
        add6_reg_2999 <= grp_fu_922_p2;
        add7_reg_2944 <= grp_fu_878_p2;
        add8_reg_2949 <= grp_fu_882_p2;
        add9_reg_2180 <= grp_fu_2740_p_dout0;
        add_reg_2890 <= grp_fu_854_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln474_reg_1883_pp0_iter10_reg <= icmp_ln474_reg_1883_pp0_iter9_reg;
        icmp_ln474_reg_1883_pp0_iter11_reg <= icmp_ln474_reg_1883_pp0_iter10_reg;
        icmp_ln474_reg_1883_pp0_iter12_reg <= icmp_ln474_reg_1883_pp0_iter11_reg;
        icmp_ln474_reg_1883_pp0_iter13_reg <= icmp_ln474_reg_1883_pp0_iter12_reg;
        icmp_ln474_reg_1883_pp0_iter14_reg <= icmp_ln474_reg_1883_pp0_iter13_reg;
        icmp_ln474_reg_1883_pp0_iter15_reg <= icmp_ln474_reg_1883_pp0_iter14_reg;
        icmp_ln474_reg_1883_pp0_iter16_reg <= icmp_ln474_reg_1883_pp0_iter15_reg;
        icmp_ln474_reg_1883_pp0_iter17_reg <= icmp_ln474_reg_1883_pp0_iter16_reg;
        icmp_ln474_reg_1883_pp0_iter18_reg <= icmp_ln474_reg_1883_pp0_iter17_reg;
        icmp_ln474_reg_1883_pp0_iter19_reg <= icmp_ln474_reg_1883_pp0_iter18_reg;
        icmp_ln474_reg_1883_pp0_iter20_reg <= icmp_ln474_reg_1883_pp0_iter19_reg;
        icmp_ln474_reg_1883_pp0_iter21_reg <= icmp_ln474_reg_1883_pp0_iter20_reg;
        icmp_ln474_reg_1883_pp0_iter22_reg <= icmp_ln474_reg_1883_pp0_iter21_reg;
        icmp_ln474_reg_1883_pp0_iter23_reg <= icmp_ln474_reg_1883_pp0_iter22_reg;
        icmp_ln474_reg_1883_pp0_iter24_reg <= icmp_ln474_reg_1883_pp0_iter23_reg;
        icmp_ln474_reg_1883_pp0_iter25_reg <= icmp_ln474_reg_1883_pp0_iter24_reg;
        icmp_ln474_reg_1883_pp0_iter26_reg <= icmp_ln474_reg_1883_pp0_iter25_reg;
        icmp_ln474_reg_1883_pp0_iter27_reg <= icmp_ln474_reg_1883_pp0_iter26_reg;
        icmp_ln474_reg_1883_pp0_iter28_reg <= icmp_ln474_reg_1883_pp0_iter27_reg;
        icmp_ln474_reg_1883_pp0_iter29_reg <= icmp_ln474_reg_1883_pp0_iter28_reg;
        icmp_ln474_reg_1883_pp0_iter2_reg <= icmp_ln474_reg_1883_pp0_iter1_reg;
        icmp_ln474_reg_1883_pp0_iter30_reg <= icmp_ln474_reg_1883_pp0_iter29_reg;
        icmp_ln474_reg_1883_pp0_iter31_reg <= icmp_ln474_reg_1883_pp0_iter30_reg;
        icmp_ln474_reg_1883_pp0_iter32_reg <= icmp_ln474_reg_1883_pp0_iter31_reg;
        icmp_ln474_reg_1883_pp0_iter33_reg <= icmp_ln474_reg_1883_pp0_iter32_reg;
        icmp_ln474_reg_1883_pp0_iter34_reg <= icmp_ln474_reg_1883_pp0_iter33_reg;
        icmp_ln474_reg_1883_pp0_iter35_reg <= icmp_ln474_reg_1883_pp0_iter34_reg;
        icmp_ln474_reg_1883_pp0_iter36_reg <= icmp_ln474_reg_1883_pp0_iter35_reg;
        icmp_ln474_reg_1883_pp0_iter37_reg <= icmp_ln474_reg_1883_pp0_iter36_reg;
        icmp_ln474_reg_1883_pp0_iter38_reg <= icmp_ln474_reg_1883_pp0_iter37_reg;
        icmp_ln474_reg_1883_pp0_iter3_reg <= icmp_ln474_reg_1883_pp0_iter2_reg;
        icmp_ln474_reg_1883_pp0_iter4_reg <= icmp_ln474_reg_1883_pp0_iter3_reg;
        icmp_ln474_reg_1883_pp0_iter5_reg <= icmp_ln474_reg_1883_pp0_iter4_reg;
        icmp_ln474_reg_1883_pp0_iter6_reg <= icmp_ln474_reg_1883_pp0_iter5_reg;
        icmp_ln474_reg_1883_pp0_iter7_reg <= icmp_ln474_reg_1883_pp0_iter6_reg;
        icmp_ln474_reg_1883_pp0_iter8_reg <= icmp_ln474_reg_1883_pp0_iter7_reg;
        icmp_ln474_reg_1883_pp0_iter9_reg <= icmp_ln474_reg_1883_pp0_iter8_reg;
        mul662_10_reg_2225 <= grp_fu_2656_p_dout0;
        mul662_11_reg_2436 <= grp_fu_2668_p_dout0;
        mul662_12_reg_2441 <= grp_fu_1330_p_dout0;
        mul662_13_reg_2642 <= grp_fu_2684_p_dout0;
        mul662_14_reg_2647 <= grp_fu_2688_p_dout0;
        mul662_15_reg_2446 <= grp_fu_1335_p_dout0;
        mul662_16_reg_2451 <= grp_fu_2672_p_dout0;
        mul662_17_reg_2456 <= grp_fu_2676_p_dout0;
        mul662_18_reg_2461 <= grp_fu_2680_p_dout0;
        mul662_19_reg_2672 <= grp_fu_2692_p_dout0;
        mul662_1_reg_2017 <= grp_fu_2624_p_dout0;
        mul662_20_reg_2677 <= grp_fu_2696_p_dout0;
        mul662_21_reg_2820 <= grp_fu_2716_p_dout0;
        mul662_22_reg_2825 <= grp_fu_2720_p_dout0;
        mul662_23_reg_2682 <= grp_fu_2700_p_dout0;
        mul662_24_reg_2687 <= grp_fu_2704_p_dout0;
        mul662_25_reg_2692 <= grp_fu_2708_p_dout0;
        mul662_26_reg_2697 <= grp_fu_2712_p_dout0;
        mul662_27_reg_2850 <= grp_fu_2724_p_dout0;
        mul662_28_reg_2855 <= grp_fu_2608_p_dout0;
        mul662_29_reg_2934 <= grp_fu_2612_p_dout0;
        mul662_2_reg_2022 <= grp_fu_2628_p_dout0;
        mul662_30_reg_2939 <= grp_fu_2616_p_dout0;
        mul662_3_reg_2027 <= grp_fu_2632_p_dout0;
        mul662_4_reg_2200 <= grp_fu_2636_p_dout0;
        mul662_5_reg_2205 <= grp_fu_2640_p_dout0;
        mul662_6_reg_2406 <= grp_fu_2660_p_dout0;
        mul662_7_reg_2411 <= grp_fu_2664_p_dout0;
        mul662_8_reg_2210 <= grp_fu_2644_p_dout0;
        mul662_9_reg_2215 <= grp_fu_2648_p_dout0;
        mul662_s_reg_2220 <= grp_fu_2652_p_dout0;
        mul_reg_2012 <= grp_fu_2620_p_dout0;
        psum_reg_3014 <= grp_fu_934_p2;
        psum_sq_reg_3024 <= grp_fu_938_p2;
        tmp_s_reg_1923_pp0_iter2_reg <= tmp_s_reg_1923_pp0_iter1_reg;
        tmp_s_reg_1923_pp0_iter3_reg <= tmp_s_reg_1923_pp0_iter2_reg;
        tmp_s_reg_1923_pp0_iter4_reg <= tmp_s_reg_1923_pp0_iter3_reg;
        tmp_s_reg_1923_pp0_iter5_reg <= tmp_s_reg_1923_pp0_iter4_reg;
        tmp_s_reg_1923_pp0_iter6_reg <= tmp_s_reg_1923_pp0_iter5_reg;
        tmp_s_reg_1923_pp0_iter7_reg <= tmp_s_reg_1923_pp0_iter6_reg;
        trunc_ln_reg_1928_pp0_iter10_reg <= trunc_ln_reg_1928_pp0_iter9_reg;
        trunc_ln_reg_1928_pp0_iter11_reg <= trunc_ln_reg_1928_pp0_iter10_reg;
        trunc_ln_reg_1928_pp0_iter12_reg <= trunc_ln_reg_1928_pp0_iter11_reg;
        trunc_ln_reg_1928_pp0_iter13_reg <= trunc_ln_reg_1928_pp0_iter12_reg;
        trunc_ln_reg_1928_pp0_iter14_reg <= trunc_ln_reg_1928_pp0_iter13_reg;
        trunc_ln_reg_1928_pp0_iter15_reg <= trunc_ln_reg_1928_pp0_iter14_reg;
        trunc_ln_reg_1928_pp0_iter16_reg <= trunc_ln_reg_1928_pp0_iter15_reg;
        trunc_ln_reg_1928_pp0_iter17_reg <= trunc_ln_reg_1928_pp0_iter16_reg;
        trunc_ln_reg_1928_pp0_iter18_reg <= trunc_ln_reg_1928_pp0_iter17_reg;
        trunc_ln_reg_1928_pp0_iter19_reg <= trunc_ln_reg_1928_pp0_iter18_reg;
        trunc_ln_reg_1928_pp0_iter20_reg <= trunc_ln_reg_1928_pp0_iter19_reg;
        trunc_ln_reg_1928_pp0_iter21_reg <= trunc_ln_reg_1928_pp0_iter20_reg;
        trunc_ln_reg_1928_pp0_iter22_reg <= trunc_ln_reg_1928_pp0_iter21_reg;
        trunc_ln_reg_1928_pp0_iter23_reg <= trunc_ln_reg_1928_pp0_iter22_reg;
        trunc_ln_reg_1928_pp0_iter24_reg <= trunc_ln_reg_1928_pp0_iter23_reg;
        trunc_ln_reg_1928_pp0_iter25_reg <= trunc_ln_reg_1928_pp0_iter24_reg;
        trunc_ln_reg_1928_pp0_iter26_reg <= trunc_ln_reg_1928_pp0_iter25_reg;
        trunc_ln_reg_1928_pp0_iter27_reg <= trunc_ln_reg_1928_pp0_iter26_reg;
        trunc_ln_reg_1928_pp0_iter28_reg <= trunc_ln_reg_1928_pp0_iter27_reg;
        trunc_ln_reg_1928_pp0_iter29_reg <= trunc_ln_reg_1928_pp0_iter28_reg;
        trunc_ln_reg_1928_pp0_iter2_reg <= trunc_ln_reg_1928_pp0_iter1_reg;
        trunc_ln_reg_1928_pp0_iter30_reg <= trunc_ln_reg_1928_pp0_iter29_reg;
        trunc_ln_reg_1928_pp0_iter31_reg <= trunc_ln_reg_1928_pp0_iter30_reg;
        trunc_ln_reg_1928_pp0_iter32_reg <= trunc_ln_reg_1928_pp0_iter31_reg;
        trunc_ln_reg_1928_pp0_iter33_reg <= trunc_ln_reg_1928_pp0_iter32_reg;
        trunc_ln_reg_1928_pp0_iter34_reg <= trunc_ln_reg_1928_pp0_iter33_reg;
        trunc_ln_reg_1928_pp0_iter35_reg <= trunc_ln_reg_1928_pp0_iter34_reg;
        trunc_ln_reg_1928_pp0_iter36_reg <= trunc_ln_reg_1928_pp0_iter35_reg;
        trunc_ln_reg_1928_pp0_iter37_reg <= trunc_ln_reg_1928_pp0_iter36_reg;
        trunc_ln_reg_1928_pp0_iter38_reg <= trunc_ln_reg_1928_pp0_iter37_reg;
        trunc_ln_reg_1928_pp0_iter39_reg <= trunc_ln_reg_1928_pp0_iter38_reg;
        trunc_ln_reg_1928_pp0_iter3_reg <= trunc_ln_reg_1928_pp0_iter2_reg;
        trunc_ln_reg_1928_pp0_iter4_reg <= trunc_ln_reg_1928_pp0_iter3_reg;
        trunc_ln_reg_1928_pp0_iter5_reg <= trunc_ln_reg_1928_pp0_iter4_reg;
        trunc_ln_reg_1928_pp0_iter6_reg <= trunc_ln_reg_1928_pp0_iter5_reg;
        trunc_ln_reg_1928_pp0_iter7_reg <= trunc_ln_reg_1928_pp0_iter6_reg;
        trunc_ln_reg_1928_pp0_iter8_reg <= trunc_ln_reg_1928_pp0_iter7_reg;
        trunc_ln_reg_1928_pp0_iter9_reg <= trunc_ln_reg_1928_pp0_iter8_reg;
        zext_ln487_1_reg_2144[11 : 0] <= zext_ln487_1_fu_1347_p1[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter10_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter9_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter11_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter10_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter12_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter11_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter13_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter12_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter14_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter13_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter15_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter14_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter16_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter15_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter17_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter16_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter18_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter17_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter19_reg[11 : 0] <= zext_ln487_1_reg_2144_pp0_iter18_reg[11 : 0];
        zext_ln487_1_reg_2144_pp0_iter9_reg[11 : 0] <= zext_ln487_1_reg_2144[11 : 0];
        zext_ln487_reg_1887_pp0_iter10_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter9_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter11_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter10_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter2_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter1_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter3_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter2_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter4_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter3_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter5_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter4_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter6_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter5_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter7_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter6_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter8_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter7_reg[11 : 0];
        zext_ln487_reg_1887_pp0_iter9_reg[11 : 0] <= zext_ln487_reg_1887_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln474_reg_1883 <= icmp_ln474_fu_1126_p2;
        icmp_ln474_reg_1883_pp0_iter1_reg <= icmp_ln474_reg_1883;
        tmp_s_reg_1923 <= {{ap_sig_allocacmp_i[9:5]}};
        tmp_s_reg_1923_pp0_iter1_reg <= tmp_s_reg_1923;
        trunc_ln_reg_1928 <= {{ap_sig_allocacmp_i[6:5]}};
        trunc_ln_reg_1928_pp0_iter1_reg <= trunc_ln_reg_1928;
        zext_ln487_reg_1887[11 : 0] <= zext_ln487_fu_1152_p1[11 : 0];
        zext_ln487_reg_1887_pp0_iter1_reg[11 : 0] <= zext_ln487_reg_1887[11 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln474_fu_1126_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) 
    & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_116;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_1_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_1_load = partial_sums_1_fu_144;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_2_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_2_load = partial_sums_2_fu_140;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_3_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_3_load = partial_sums_3_fu_136;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter36_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_load = partial_sums_fu_148;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_1_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_1_load = partial_sums_sq_1_fu_128;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_2_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_2_load = partial_sums_sq_2_fu_124;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_3_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_3_load = partial_sums_sq_3_fu_120;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1928_pp0_iter39_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_load = partial_sums_sq_fu_132;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_1_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_1_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_2_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_2_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_3_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_3_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_4_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_4_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_5_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_5_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_6_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_6_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_reg_1883_pp0_iter38_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_7_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_7_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 = zext_ln487_1_reg_2144_pp0_iter11_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 = zext_ln487_reg_1887_pp0_iter3_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 = zext_ln487_1_reg_2144_pp0_iter11_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 = zext_ln487_reg_1887_pp0_iter3_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 = zext_ln487_1_reg_2144_pp0_iter15_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 = zext_ln487_reg_1887_pp0_iter7_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 = zext_ln487_1_reg_2144_pp0_iter15_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 = zext_ln487_reg_1887_pp0_iter7_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 = zext_ln487_1_reg_2144_pp0_iter11_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 = zext_ln487_reg_1887_pp0_iter3_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 = zext_ln487_1_reg_2144_pp0_iter11_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 = zext_ln487_reg_1887_pp0_iter3_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 = zext_ln487_1_fu_1347_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 = zext_ln487_fu_1152_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 = zext_ln487_1_fu_1347_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 = zext_ln487_fu_1152_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 = zext_ln487_1_fu_1347_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 = zext_ln487_fu_1152_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 = zext_ln487_1_fu_1347_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 = zext_ln487_fu_1152_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

assign add_ln474_fu_1180_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln486_1_fu_1342_p2 = (zext_ln486_1_fu_1338_p1 + mul_ln474);

assign add_ln486_fu_1146_p2 = (zext_ln486_fu_1142_p1 + mul_ln474);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign grp_fu_1323_p_ce = 1'b1;

assign grp_fu_1323_p_din0 = v_fu_1198_p1;

assign grp_fu_1323_p_din1 = 32'd0;

assign grp_fu_1323_p_opcode = 2'd0;

assign grp_fu_1330_p_ce = 1'b1;

assign grp_fu_1330_p_din0 = v_44_fu_1404_p1;

assign grp_fu_1330_p_din1 = v_44_fu_1404_p1;

assign grp_fu_1335_p_ce = 1'b1;

assign grp_fu_1335_p_din0 = v_47_fu_1418_p1;

assign grp_fu_1335_p_din1 = v_47_fu_1418_p1;

assign grp_fu_2432_p_ce = 1'b1;

assign grp_fu_2432_p_din0 = add661_4_reg_2270;

assign grp_fu_2432_p_din1 = v_43_fu_1390_p1;

assign grp_fu_2432_p_opcode = 2'd0;

assign grp_fu_2436_p_ce = 1'b1;

assign grp_fu_2436_p_din0 = add661_5_reg_2275;

assign grp_fu_2436_p_din1 = v_44_fu_1404_p1;

assign grp_fu_2436_p_opcode = 2'd0;

assign grp_fu_2440_p_ce = 1'b1;

assign grp_fu_2440_p_din0 = add661_8_reg_2280;

assign grp_fu_2440_p_din1 = v_47_fu_1418_p1;

assign grp_fu_2440_p_opcode = 2'd0;

assign grp_fu_2444_p_ce = 1'b1;

assign grp_fu_2444_p_din0 = add661_9_reg_2285;

assign grp_fu_2444_p_din1 = v_48_fu_1432_p1;

assign grp_fu_2444_p_opcode = 2'd0;

assign grp_fu_2448_p_ce = 1'b1;

assign grp_fu_2448_p_din0 = add661_s_reg_2290;

assign grp_fu_2448_p_din1 = v_49_fu_1446_p1;

assign grp_fu_2448_p_opcode = 2'd0;

assign grp_fu_2452_p_ce = 1'b1;

assign grp_fu_2452_p_din0 = add661_10_reg_2295;

assign grp_fu_2452_p_din1 = v_50_fu_1460_p1;

assign grp_fu_2452_p_opcode = 2'd0;

assign grp_fu_2456_p_ce = 1'b1;

assign grp_fu_2456_p_din0 = mul662_6_reg_2406;

assign grp_fu_2456_p_din1 = 32'd0;

assign grp_fu_2456_p_opcode = 2'd0;

assign grp_fu_2460_p_ce = 1'b1;

assign grp_fu_2460_p_din0 = mul662_7_reg_2411;

assign grp_fu_2460_p_din1 = 32'd0;

assign grp_fu_2460_p_opcode = 2'd0;

assign grp_fu_2464_p_ce = 1'b1;

assign grp_fu_2464_p_din0 = add665_4_reg_2396;

assign grp_fu_2464_p_din1 = mul662_11_reg_2436;

assign grp_fu_2464_p_opcode = 2'd0;

assign grp_fu_2468_p_ce = 1'b1;

assign grp_fu_2468_p_din0 = add665_5_reg_2401;

assign grp_fu_2468_p_din1 = mul662_12_reg_2441;

assign grp_fu_2468_p_opcode = 2'd0;

assign grp_fu_2472_p_ce = 1'b1;

assign grp_fu_2472_p_din0 = add665_8_reg_2416;

assign grp_fu_2472_p_din1 = mul662_15_reg_2446;

assign grp_fu_2472_p_opcode = 2'd0;

assign grp_fu_2476_p_ce = 1'b1;

assign grp_fu_2476_p_din0 = add665_9_reg_2421;

assign grp_fu_2476_p_din1 = mul662_16_reg_2451;

assign grp_fu_2476_p_opcode = 2'd0;

assign grp_fu_2480_p_ce = 1'b1;

assign grp_fu_2480_p_din0 = add665_s_reg_2426;

assign grp_fu_2480_p_din1 = mul662_17_reg_2456;

assign grp_fu_2480_p_opcode = 2'd0;

assign grp_fu_2484_p_ce = 1'b1;

assign grp_fu_2484_p_din0 = add665_10_reg_2431;

assign grp_fu_2484_p_din1 = mul662_18_reg_2461;

assign grp_fu_2484_p_opcode = 2'd0;

assign grp_fu_2488_p_ce = 1'b1;

assign grp_fu_2488_p_din0 = add661_6_reg_2506;

assign grp_fu_2488_p_din1 = v_45_fu_1474_p1;

assign grp_fu_2488_p_opcode = 2'd0;

assign grp_fu_2492_p_ce = 1'b1;

assign grp_fu_2492_p_din0 = add661_7_reg_2511;

assign grp_fu_2492_p_din1 = v_46_fu_1488_p1;

assign grp_fu_2492_p_opcode = 2'd0;

assign grp_fu_2496_p_ce = 1'b1;

assign grp_fu_2496_p_din0 = add661_11_reg_2516;

assign grp_fu_2496_p_din1 = v_51_fu_1502_p1;

assign grp_fu_2496_p_opcode = 2'd0;

assign grp_fu_2500_p_ce = 1'b1;

assign grp_fu_2500_p_din0 = add661_12_reg_2521;

assign grp_fu_2500_p_din1 = v_52_fu_1516_p1;

assign grp_fu_2500_p_opcode = 2'd0;

assign grp_fu_2504_p_ce = 1'b1;

assign grp_fu_2504_p_din0 = add661_15_reg_2526;

assign grp_fu_2504_p_din1 = v_55_fu_1530_p1;

assign grp_fu_2504_p_opcode = 2'd0;

assign grp_fu_2508_p_ce = 1'b1;

assign grp_fu_2508_p_din0 = add661_16_reg_2531;

assign grp_fu_2508_p_din1 = v_56_fu_1544_p1;

assign grp_fu_2508_p_opcode = 2'd0;

assign grp_fu_2512_p_ce = 1'b1;

assign grp_fu_2512_p_din0 = add661_17_reg_2536;

assign grp_fu_2512_p_din1 = v_57_fu_1558_p1;

assign grp_fu_2512_p_opcode = 2'd0;

assign grp_fu_2516_p_ce = 1'b1;

assign grp_fu_2516_p_din0 = add661_18_reg_2541;

assign grp_fu_2516_p_din1 = v_58_fu_1572_p1;

assign grp_fu_2516_p_opcode = 2'd0;

assign grp_fu_2520_p_ce = 1'b1;

assign grp_fu_2520_p_din0 = add665_6_reg_2622;

assign grp_fu_2520_p_din1 = mul662_13_reg_2642;

assign grp_fu_2520_p_opcode = 2'd0;

assign grp_fu_2524_p_ce = 1'b1;

assign grp_fu_2524_p_din0 = add665_7_reg_2627;

assign grp_fu_2524_p_din1 = mul662_14_reg_2647;

assign grp_fu_2524_p_opcode = 2'd0;

assign grp_fu_2528_p_ce = 1'b1;

assign grp_fu_2528_p_din0 = add665_11_reg_2632;

assign grp_fu_2528_p_din1 = mul662_19_reg_2672;

assign grp_fu_2528_p_opcode = 2'd0;

assign grp_fu_2532_p_ce = 1'b1;

assign grp_fu_2532_p_din0 = add665_12_reg_2637;

assign grp_fu_2532_p_din1 = mul662_20_reg_2677;

assign grp_fu_2532_p_opcode = 2'd0;

assign grp_fu_2536_p_ce = 1'b1;

assign grp_fu_2536_p_din0 = add665_15_reg_2652;

assign grp_fu_2536_p_din1 = mul662_23_reg_2682;

assign grp_fu_2536_p_opcode = 2'd0;

assign grp_fu_2540_p_ce = 1'b1;

assign grp_fu_2540_p_din0 = add665_16_reg_2657;

assign grp_fu_2540_p_din1 = mul662_24_reg_2687;

assign grp_fu_2540_p_opcode = 2'd0;

assign grp_fu_2544_p_ce = 1'b1;

assign grp_fu_2544_p_din0 = add665_17_reg_2662;

assign grp_fu_2544_p_din1 = mul662_25_reg_2692;

assign grp_fu_2544_p_opcode = 2'd0;

assign grp_fu_2548_p_ce = 1'b1;

assign grp_fu_2548_p_din0 = add665_18_reg_2667;

assign grp_fu_2548_p_din1 = mul662_26_reg_2697;

assign grp_fu_2548_p_opcode = 2'd0;

assign grp_fu_2552_p_ce = 1'b1;

assign grp_fu_2552_p_din0 = add661_13_reg_2722;

assign grp_fu_2552_p_din1 = v_53_fu_1586_p1;

assign grp_fu_2552_p_opcode = 2'd0;

assign grp_fu_2556_p_ce = 1'b1;

assign grp_fu_2556_p_din0 = add661_14_reg_2727;

assign grp_fu_2556_p_din1 = v_54_fu_1600_p1;

assign grp_fu_2556_p_opcode = 2'd0;

assign grp_fu_2584_p_ce = 1'b1;

assign grp_fu_2584_p_din0 = add9_reg_2180;

assign grp_fu_2584_p_din1 = mul662_8_reg_2210;

assign grp_fu_2584_p_opcode = 2'd0;

assign grp_fu_2588_p_ce = 1'b1;

assign grp_fu_2588_p_din0 = add665_1_reg_2185;

assign grp_fu_2588_p_din1 = mul662_9_reg_2215;

assign grp_fu_2588_p_opcode = 2'd0;

assign grp_fu_2592_p_ce = 1'b1;

assign grp_fu_2592_p_din0 = add665_2_reg_2190;

assign grp_fu_2592_p_din1 = mul662_s_reg_2220;

assign grp_fu_2592_p_opcode = 2'd0;

assign grp_fu_2596_p_ce = 1'b1;

assign grp_fu_2596_p_din0 = add665_3_reg_2195;

assign grp_fu_2596_p_din1 = mul662_10_reg_2225;

assign grp_fu_2596_p_opcode = 2'd0;

assign grp_fu_2600_p_ce = 1'b1;

assign grp_fu_2600_p_din0 = v_37_fu_1362_p1;

assign grp_fu_2600_p_din1 = 32'd0;

assign grp_fu_2600_p_opcode = 2'd0;

assign grp_fu_2604_p_ce = 1'b1;

assign grp_fu_2604_p_din0 = v_38_fu_1376_p1;

assign grp_fu_2604_p_din1 = 32'd0;

assign grp_fu_2604_p_opcode = 2'd0;

assign grp_fu_2608_p_ce = 1'b1;

assign grp_fu_2608_p_din0 = v_60_fu_1628_p1;

assign grp_fu_2608_p_din1 = v_60_fu_1628_p1;

assign grp_fu_2612_p_ce = 1'b1;

assign grp_fu_2612_p_din0 = v_61_fu_1642_p1;

assign grp_fu_2612_p_din1 = v_61_fu_1642_p1;

assign grp_fu_2616_p_ce = 1'b1;

assign grp_fu_2616_p_din0 = v_62_fu_1656_p1;

assign grp_fu_2616_p_din1 = v_62_fu_1656_p1;

assign grp_fu_2620_p_ce = 1'b1;

assign grp_fu_2620_p_din0 = v_fu_1198_p1;

assign grp_fu_2620_p_din1 = v_fu_1198_p1;

assign grp_fu_2624_p_ce = 1'b1;

assign grp_fu_2624_p_din0 = v_32_fu_1212_p1;

assign grp_fu_2624_p_din1 = v_32_fu_1212_p1;

assign grp_fu_2628_p_ce = 1'b1;

assign grp_fu_2628_p_din0 = v_33_fu_1226_p1;

assign grp_fu_2628_p_din1 = v_33_fu_1226_p1;

assign grp_fu_2632_p_ce = 1'b1;

assign grp_fu_2632_p_din0 = v_34_fu_1240_p1;

assign grp_fu_2632_p_din1 = v_34_fu_1240_p1;

assign grp_fu_2636_p_ce = 1'b1;

assign grp_fu_2636_p_din0 = v_35_fu_1254_p1;

assign grp_fu_2636_p_din1 = v_35_fu_1254_p1;

assign grp_fu_2640_p_ce = 1'b1;

assign grp_fu_2640_p_din0 = v_36_fu_1268_p1;

assign grp_fu_2640_p_din1 = v_36_fu_1268_p1;

assign grp_fu_2644_p_ce = 1'b1;

assign grp_fu_2644_p_din0 = v_39_fu_1282_p1;

assign grp_fu_2644_p_din1 = v_39_fu_1282_p1;

assign grp_fu_2648_p_ce = 1'b1;

assign grp_fu_2648_p_din0 = v_40_fu_1296_p1;

assign grp_fu_2648_p_din1 = v_40_fu_1296_p1;

assign grp_fu_2652_p_ce = 1'b1;

assign grp_fu_2652_p_din0 = v_41_fu_1310_p1;

assign grp_fu_2652_p_din1 = v_41_fu_1310_p1;

assign grp_fu_2656_p_ce = 1'b1;

assign grp_fu_2656_p_din0 = v_42_fu_1324_p1;

assign grp_fu_2656_p_din1 = v_42_fu_1324_p1;

assign grp_fu_2660_p_ce = 1'b1;

assign grp_fu_2660_p_din0 = v_37_fu_1362_p1;

assign grp_fu_2660_p_din1 = v_37_fu_1362_p1;

assign grp_fu_2664_p_ce = 1'b1;

assign grp_fu_2664_p_din0 = v_38_fu_1376_p1;

assign grp_fu_2664_p_din1 = v_38_fu_1376_p1;

assign grp_fu_2668_p_ce = 1'b1;

assign grp_fu_2668_p_din0 = v_43_fu_1390_p1;

assign grp_fu_2668_p_din1 = v_43_fu_1390_p1;

assign grp_fu_2672_p_ce = 1'b1;

assign grp_fu_2672_p_din0 = v_48_fu_1432_p1;

assign grp_fu_2672_p_din1 = v_48_fu_1432_p1;

assign grp_fu_2676_p_ce = 1'b1;

assign grp_fu_2676_p_din0 = v_49_fu_1446_p1;

assign grp_fu_2676_p_din1 = v_49_fu_1446_p1;

assign grp_fu_2680_p_ce = 1'b1;

assign grp_fu_2680_p_din0 = v_50_fu_1460_p1;

assign grp_fu_2680_p_din1 = v_50_fu_1460_p1;

assign grp_fu_2684_p_ce = 1'b1;

assign grp_fu_2684_p_din0 = v_45_fu_1474_p1;

assign grp_fu_2684_p_din1 = v_45_fu_1474_p1;

assign grp_fu_2688_p_ce = 1'b1;

assign grp_fu_2688_p_din0 = v_46_fu_1488_p1;

assign grp_fu_2688_p_din1 = v_46_fu_1488_p1;

assign grp_fu_2692_p_ce = 1'b1;

assign grp_fu_2692_p_din0 = v_51_fu_1502_p1;

assign grp_fu_2692_p_din1 = v_51_fu_1502_p1;

assign grp_fu_2696_p_ce = 1'b1;

assign grp_fu_2696_p_din0 = v_52_fu_1516_p1;

assign grp_fu_2696_p_din1 = v_52_fu_1516_p1;

assign grp_fu_2700_p_ce = 1'b1;

assign grp_fu_2700_p_din0 = v_55_fu_1530_p1;

assign grp_fu_2700_p_din1 = v_55_fu_1530_p1;

assign grp_fu_2704_p_ce = 1'b1;

assign grp_fu_2704_p_din0 = v_56_fu_1544_p1;

assign grp_fu_2704_p_din1 = v_56_fu_1544_p1;

assign grp_fu_2708_p_ce = 1'b1;

assign grp_fu_2708_p_din0 = v_57_fu_1558_p1;

assign grp_fu_2708_p_din1 = v_57_fu_1558_p1;

assign grp_fu_2712_p_ce = 1'b1;

assign grp_fu_2712_p_din0 = v_58_fu_1572_p1;

assign grp_fu_2712_p_din1 = v_58_fu_1572_p1;

assign grp_fu_2716_p_ce = 1'b1;

assign grp_fu_2716_p_din0 = v_53_fu_1586_p1;

assign grp_fu_2716_p_din1 = v_53_fu_1586_p1;

assign grp_fu_2720_p_ce = 1'b1;

assign grp_fu_2720_p_din0 = v_54_fu_1600_p1;

assign grp_fu_2720_p_din1 = v_54_fu_1600_p1;

assign grp_fu_2724_p_ce = 1'b1;

assign grp_fu_2724_p_din0 = v_59_fu_1614_p1;

assign grp_fu_2724_p_din1 = v_59_fu_1614_p1;

assign grp_fu_2728_p_ce = 1'b1;

assign grp_fu_2728_p_din0 = v_32_fu_1212_p1;

assign grp_fu_2728_p_din1 = 32'd0;

assign grp_fu_2728_p_opcode = 2'd0;

assign grp_fu_2732_p_ce = 1'b1;

assign grp_fu_2732_p_din0 = v_33_fu_1226_p1;

assign grp_fu_2732_p_din1 = 32'd0;

assign grp_fu_2732_p_opcode = 2'd0;

assign grp_fu_2736_p_ce = 1'b1;

assign grp_fu_2736_p_din0 = v_34_fu_1240_p1;

assign grp_fu_2736_p_din1 = 32'd0;

assign grp_fu_2736_p_opcode = 2'd0;

assign grp_fu_2740_p_ce = 1'b1;

assign grp_fu_2740_p_din0 = mul_reg_2012;

assign grp_fu_2740_p_din1 = 32'd0;

assign grp_fu_2740_p_opcode = 2'd0;

assign grp_fu_2744_p_ce = 1'b1;

assign grp_fu_2744_p_din0 = mul662_1_reg_2017;

assign grp_fu_2744_p_din1 = 32'd0;

assign grp_fu_2744_p_opcode = 2'd0;

assign grp_fu_2748_p_ce = 1'b1;

assign grp_fu_2748_p_din0 = mul662_2_reg_2022;

assign grp_fu_2748_p_din1 = 32'd0;

assign grp_fu_2748_p_opcode = 2'd0;

assign grp_fu_2752_p_ce = 1'b1;

assign grp_fu_2752_p_din0 = mul662_3_reg_2027;

assign grp_fu_2752_p_din1 = 32'd0;

assign grp_fu_2752_p_opcode = 2'd0;

assign grp_fu_2756_p_ce = 1'b1;

assign grp_fu_2756_p_din0 = v_35_fu_1254_p1;

assign grp_fu_2756_p_din1 = 32'd0;

assign grp_fu_2756_p_opcode = 2'd0;

assign grp_fu_2760_p_ce = 1'b1;

assign grp_fu_2760_p_din0 = v_36_fu_1268_p1;

assign grp_fu_2760_p_din1 = 32'd0;

assign grp_fu_2760_p_opcode = 2'd0;

assign grp_fu_2764_p_ce = 1'b1;

assign grp_fu_2764_p_din0 = add1_reg_2062;

assign grp_fu_2764_p_din1 = v_39_fu_1282_p1;

assign grp_fu_2764_p_opcode = 2'd0;

assign grp_fu_2768_p_ce = 1'b1;

assign grp_fu_2768_p_din0 = add661_1_reg_2067;

assign grp_fu_2768_p_din1 = v_40_fu_1296_p1;

assign grp_fu_2768_p_opcode = 2'd0;

assign grp_fu_2772_p_ce = 1'b1;

assign grp_fu_2772_p_din0 = add661_2_reg_2072;

assign grp_fu_2772_p_din1 = v_41_fu_1310_p1;

assign grp_fu_2772_p_opcode = 2'd0;

assign grp_fu_2776_p_ce = 1'b1;

assign grp_fu_2776_p_din0 = add661_3_reg_2077;

assign grp_fu_2776_p_din1 = v_42_fu_1324_p1;

assign grp_fu_2776_p_opcode = 2'd0;

assign grp_fu_2780_p_ce = 1'b1;

assign grp_fu_2780_p_din0 = mul662_4_reg_2200;

assign grp_fu_2780_p_din1 = 32'd0;

assign grp_fu_2780_p_opcode = 2'd0;

assign grp_fu_2784_p_ce = 1'b1;

assign grp_fu_2784_p_din0 = mul662_5_reg_2205;

assign grp_fu_2784_p_din1 = 32'd0;

assign grp_fu_2784_p_opcode = 2'd0;

assign icmp_ln474_fu_1126_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_1132_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign or_ln3_fu_1331_p3 = {{tmp_s_reg_1923_pp0_iter7_reg}, {1'd1}};

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 = zext_ln487_1_reg_2144_pp0_iter11_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 = zext_ln487_reg_1887_pp0_iter3_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 = zext_ln487_1_reg_2144_pp0_iter11_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 = zext_ln487_reg_1887_pp0_iter3_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 = zext_ln487_1_reg_2144_pp0_iter15_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 = zext_ln487_reg_1887_pp0_iter7_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 = zext_ln487_1_reg_2144_pp0_iter15_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 = zext_ln487_reg_1887_pp0_iter7_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 = zext_ln487_1_reg_2144_pp0_iter19_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 = zext_ln487_reg_1887_pp0_iter11_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 = zext_ln487_1_reg_2144_pp0_iter19_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 = zext_ln487_reg_1887_pp0_iter11_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

assign partial_sums_1_load_1_out = partial_sums_1_fu_144;

assign partial_sums_2_load_1_out = partial_sums_2_fu_140;

assign partial_sums_3_load_1_out = partial_sums_3_fu_136;

assign partial_sums_load_1_out = partial_sums_fu_148;

assign partial_sums_sq_4_load_1_out = partial_sums_sq_fu_132;

assign partial_sums_sq_5_load_1_out = partial_sums_sq_1_fu_128;

assign partial_sums_sq_6_load_1_out = partial_sums_sq_2_fu_124;

assign partial_sums_sq_7_load_1_out = partial_sums_sq_3_fu_120;

assign tmp_55_fu_1675_p9 = 'bx;

assign tmp_56_fu_1711_p9 = 'bx;

assign v_32_fu_1212_p1 = x_f32_162_fu_1205_p3;

assign v_33_fu_1226_p1 = x_f32_163_fu_1219_p3;

assign v_34_fu_1240_p1 = x_f32_164_fu_1233_p3;

assign v_35_fu_1254_p1 = x_f32_165_fu_1247_p3;

assign v_36_fu_1268_p1 = x_f32_166_fu_1261_p3;

assign v_37_fu_1362_p1 = x_f32_167_fu_1355_p3;

assign v_38_fu_1376_p1 = x_f32_168_fu_1369_p3;

assign v_39_fu_1282_p1 = x_f32_169_fu_1275_p3;

assign v_40_fu_1296_p1 = x_f32_170_fu_1289_p3;

assign v_41_fu_1310_p1 = x_f32_171_fu_1303_p3;

assign v_42_fu_1324_p1 = x_f32_172_fu_1317_p3;

assign v_43_fu_1390_p1 = x_f32_173_fu_1383_p3;

assign v_44_fu_1404_p1 = x_f32_174_fu_1397_p3;

assign v_45_fu_1474_p1 = x_f32_175_fu_1467_p3;

assign v_46_fu_1488_p1 = x_f32_176_fu_1481_p3;

assign v_47_fu_1418_p1 = x_f32_177_fu_1411_p3;

assign v_48_fu_1432_p1 = x_f32_178_fu_1425_p3;

assign v_49_fu_1446_p1 = x_f32_179_fu_1439_p3;

assign v_50_fu_1460_p1 = x_f32_180_fu_1453_p3;

assign v_51_fu_1502_p1 = x_f32_181_fu_1495_p3;

assign v_52_fu_1516_p1 = x_f32_182_fu_1509_p3;

assign v_53_fu_1586_p1 = x_f32_183_fu_1579_p3;

assign v_54_fu_1600_p1 = x_f32_184_fu_1593_p3;

assign v_55_fu_1530_p1 = x_f32_185_fu_1523_p3;

assign v_56_fu_1544_p1 = x_f32_186_fu_1537_p3;

assign v_57_fu_1558_p1 = x_f32_187_fu_1551_p3;

assign v_58_fu_1572_p1 = x_f32_188_fu_1565_p3;

assign v_59_fu_1614_p1 = x_f32_189_fu_1607_p3;

assign v_60_fu_1628_p1 = x_f32_190_fu_1621_p3;

assign v_61_fu_1642_p1 = x_f32_191_fu_1635_p3;

assign v_62_fu_1656_p1 = x_f32_192_fu_1649_p3;

assign v_fu_1198_p1 = x_f32_fu_1191_p3;

assign x_f32_162_fu_1205_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_343_reg_1939}, {16'd0}};

assign x_f32_163_fu_1219_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_345_reg_1944}, {16'd0}};

assign x_f32_164_fu_1233_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_347_reg_1949}, {16'd0}};

assign x_f32_165_fu_1247_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_349_reg_2032}, {16'd0}};

assign x_f32_166_fu_1261_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_351_reg_2037}, {16'd0}};

assign x_f32_167_fu_1355_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_353_reg_2230}, {16'd0}};

assign x_f32_168_fu_1369_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_355_reg_2235}, {16'd0}};

assign x_f32_169_fu_1275_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_357_reg_2042}, {16'd0}};

assign x_f32_170_fu_1289_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_359_reg_2047}, {16'd0}};

assign x_f32_171_fu_1303_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2052}, {16'd0}};

assign x_f32_172_fu_1317_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2057}, {16'd0}};

assign x_f32_173_fu_1383_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_79_reg_2240}, {16'd0}};

assign x_f32_174_fu_1397_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_80_reg_2245}, {16'd0}};

assign x_f32_175_fu_1467_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_81_reg_2466}, {16'd0}};

assign x_f32_176_fu_1481_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_83_reg_2471}, {16'd0}};

assign x_f32_177_fu_1411_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_361_reg_2250}, {16'd0}};

assign x_f32_178_fu_1425_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_363_reg_2255}, {16'd0}};

assign x_f32_179_fu_1439_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_365_reg_2260}, {16'd0}};

assign x_f32_180_fu_1453_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_367_reg_2265}, {16'd0}};

assign x_f32_181_fu_1495_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_369_reg_2476}, {16'd0}};

assign x_f32_182_fu_1509_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_371_reg_2481}, {16'd0}};

assign x_f32_183_fu_1579_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_373_reg_2702}, {16'd0}};

assign x_f32_184_fu_1593_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_375_reg_2707}, {16'd0}};

assign x_f32_185_fu_1523_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_377_reg_2486}, {16'd0}};

assign x_f32_186_fu_1537_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_379_reg_2491}, {16'd0}};

assign x_f32_187_fu_1551_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_4_reg_2496}, {16'd0}};

assign x_f32_188_fu_1565_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_4_reg_2501}, {16'd0}};

assign x_f32_189_fu_1607_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_4_reg_2712}, {16'd0}};

assign x_f32_190_fu_1621_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_4_reg_2717}, {16'd0}};

assign x_f32_191_fu_1635_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_4_reg_2860}, {16'd0}};

assign x_f32_192_fu_1649_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_4_reg_2865}, {16'd0}};

assign x_f32_fu_1191_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_341_reg_1934}, {16'd0}};

assign zext_ln486_1_fu_1338_p1 = or_ln3_fu_1331_p3;

assign zext_ln486_fu_1142_p1 = lshr_ln2_fu_1132_p4;

assign zext_ln487_1_fu_1347_p1 = add_ln486_1_fu_1342_p2;

assign zext_ln487_fu_1152_p1 = add_ln486_fu_1146_p2;

always @ (posedge ap_clk) begin
    zext_ln487_reg_1887[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_reg_1887_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter13_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter14_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter15_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter16_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter17_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter18_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln487_1_reg_2144_pp0_iter19_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_474_33
