Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 01 15:19:07 2017
| Host         : DESKTOP-C4JKFA3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 95 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: s_disp_clk_sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 632 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.977        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.977        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.431ns (43.933%)  route 3.102ns (56.067%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.184    10.624    clear
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.450    14.791    CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[0]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.429    14.601    disp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.431ns (43.933%)  route 3.102ns (56.067%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.184    10.624    clear
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.450    14.791    CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[1]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.429    14.601    disp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.431ns (43.933%)  route 3.102ns (56.067%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.184    10.624    clear
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.450    14.791    CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[2]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.429    14.601    disp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.431ns (43.933%)  route 3.102ns (56.067%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.184    10.624    clear
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.450    14.791    CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[3]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.429    14.601    disp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.431ns (44.923%)  route 2.980ns (55.077%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.062    10.502    clear
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.599    disp_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.431ns (44.923%)  route 2.980ns (55.077%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.062    10.502    clear
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.599    disp_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.431ns (44.923%)  route 2.980ns (55.077%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.062    10.502    clear
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[26]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.599    disp_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.431ns (44.923%)  route 2.980ns (55.077%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          1.062    10.502    clear
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[27]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.599    disp_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.431ns (46.181%)  route 2.833ns (53.819%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.914    10.354    clear
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y10         FDRE (Setup_fdre_C_R)       -0.429    14.599    disp_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 disp_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.431ns (46.181%)  route 2.833ns (53.819%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp_counter_reg[5]/Q
                         net (fo=2, routed)           0.638     6.184    disp_counter_reg[5]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.821 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.821    disp_counter_reg[0]_i_14_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.938    disp_counter_reg[0]_i_15_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.055    disp_counter_reg[0]_i_16_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.172    disp_counter_reg[0]_i_17_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.289    disp_counter_reg[0]_i_18_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  disp_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.406    disp_counter_reg[0]_i_19_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.729 f  disp_counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.561    disp_counter_reg[0]_i_20_n_6
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.306     8.867 r  disp_counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.316    disp_counter[0]_i_8_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.914    10.354    clear
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[29]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y10         FDRE (Setup_fdre_C_R)       -0.429    14.599    disp_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp_counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.707    disp_counter_reg[31]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  disp_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    disp_counter_reg[28]_i_1_n_4
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  disp_counter_reg[31]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    disp_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  disp_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  disp_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.709    disp_counter_reg[11]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  disp_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    disp_counter_reg[8]_i_1_n_4
    SLICE_X13Y5          FDRE                                         r  disp_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     1.963    CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  disp_counter_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    disp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  disp_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  disp_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.709    disp_counter_reg[15]
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  disp_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    disp_counter_reg[12]_i_1_n_4
    SLICE_X13Y6          FDRE                                         r  disp_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     1.963    CLK_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  disp_counter_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    disp_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  disp_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  disp_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    disp_counter_reg[19]
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  disp_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    disp_counter_reg[16]_i_1_n_4
    SLICE_X13Y7          FDRE                                         r  disp_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     1.962    CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  disp_counter_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.105     1.553    disp_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  disp_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  disp_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.708    disp_counter_reg[23]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  disp_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    disp_counter_reg[20]_i_1_n_4
    SLICE_X13Y8          FDRE                                         r  disp_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     1.962    CLK_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  disp_counter_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y8          FDRE (Hold_fdre_C_D)         0.105     1.553    disp_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  disp_counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.708    disp_counter_reg[27]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  disp_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    disp_counter_reg[24]_i_1_n_4
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     1.962    CLK_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  disp_counter_reg[27]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    disp_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  disp_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.709    disp_counter_reg[3]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  disp_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.817    disp_counter_reg[0]_i_2_n_4
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     1.963    CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  disp_counter_reg[3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    disp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  disp_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.709    disp_counter_reg[7]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  disp_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    disp_counter_reg[4]_i_1_n_4
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     1.963    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  disp_counter_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    disp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  disp_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  disp_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.711    disp_counter_reg[10]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  disp_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    disp_counter_reg[8]_i_1_n_5
    SLICE_X13Y5          FDRE                                         r  disp_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     1.963    CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  disp_counter_reg[10]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    disp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  disp_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  disp_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.711    disp_counter_reg[14]
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  disp_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    disp_counter_reg[12]_i_1_n_5
    SLICE_X13Y6          FDRE                                         r  disp_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     1.963    CLK_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  disp_counter_reg[14]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    disp_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y5    disp_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y5    disp_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    disp_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    disp_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    disp_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y6    disp_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7    disp_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7    disp_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7    disp_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    r_SEV_SEG_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    r_SEV_SEG_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    r_SEV_SEG_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    r_SEV_SEG_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9    disp_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9    disp_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   disp_counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   disp_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   disp_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    disp_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    disp_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y6    disp_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y6    disp_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y6    disp_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y6    disp_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    disp_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    disp_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    disp_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    disp_counter_reg[19]/C



