INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/lorenzo/Programs/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lorenzo' on host 'lorenzo-System-Product-Name' (Linux_x86_64 version 5.4.0-97-generic) on Thu Feb 03 12:47:39 CET 2022
INFO: [HLS 200-10] On os Linux Mint 19.3 Tricia
INFO: [HLS 200-10] In directory '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls'
Sourcing Tcl script '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/version1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project ban 
INFO: [HLS 200-10] Opening project '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban'.
INFO: [HLS 200-1510] Running: set_top main 
INFO: [HLS 200-1510] Running: add_files ../src/ban.cpp -cflags -DFPGA_HLS -std=c/+/+17 
INFO: [HLS 200-10] Adding design file '../src/ban.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/ban.h 
INFO: [HLS 200-10] Adding design file '../src/ban.h' to the project
INFO: [HLS 200-1510] Running: add_files ../test/vivado_main.cpp -cflags -DFPGA_HLS -std=c/+/+17 
INFO: [HLS 200-10] Adding design file '../test/vivado_main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution version1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/version1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu49dr-ffvf1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu49dr-ffvf1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
command 'ap_source' returned error code
    while executing
"source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/version1/csynth.tcl"
    invoked from within
"hls::main /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/version1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2.46 seconds. Total CPU system time: 0.38 seconds. Total elapsed time: 1.68 seconds; peak allocated memory: 1.324 GB.
