// Seed: 3008668371
module module_0 (
    input wire id_0,
    input wire id_1
);
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_9 = 32'd9
) (
    input uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    output tri0 id_6
);
  initial begin : LABEL_0
    disable id_8;
  end
  wire [-1 : -1] _id_9 = -1;
  logic id_10;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_11 = id_9;
  assign id_6 = -1;
  assign id_6 = 1;
  assign id_5 = -1;
  logic [-1 : id_9] id_12 = 1;
endmodule
