set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {nand_write.vo nand_write_v.sdo}}
	{{"Fast Model"} {nand_write_fast.vo nand_write_v_fast.sdo}}
}
