#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178d2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178d460 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1797970 .functor NOT 1, L_0x17c1d60, C4<0>, C4<0>, C4<0>;
L_0x17c1af0 .functor XOR 1, L_0x17c1990, L_0x17c1a50, C4<0>, C4<0>;
L_0x17c1c50 .functor XOR 1, L_0x17c1af0, L_0x17c1bb0, C4<0>, C4<0>;
v0x17be3f0_0 .net *"_ivl_10", 0 0, L_0x17c1bb0;  1 drivers
v0x17be4f0_0 .net *"_ivl_12", 0 0, L_0x17c1c50;  1 drivers
v0x17be5d0_0 .net *"_ivl_2", 0 0, L_0x17c1190;  1 drivers
v0x17be690_0 .net *"_ivl_4", 0 0, L_0x17c1990;  1 drivers
v0x17be770_0 .net *"_ivl_6", 0 0, L_0x17c1a50;  1 drivers
v0x17be8a0_0 .net *"_ivl_8", 0 0, L_0x17c1af0;  1 drivers
v0x17be980_0 .net "a", 0 0, v0x17bbee0_0;  1 drivers
v0x17bea20_0 .net "b", 0 0, v0x17bbf80_0;  1 drivers
v0x17beac0_0 .net "c", 0 0, v0x17bc020_0;  1 drivers
v0x17beb60_0 .var "clk", 0 0;
v0x17bec00_0 .net "d", 0 0, v0x17bc190_0;  1 drivers
v0x17beca0_0 .net "out_dut", 0 0, L_0x17c1760;  1 drivers
v0x17bed40_0 .net "out_ref", 0 0, L_0x17bfd10;  1 drivers
v0x17bede0_0 .var/2u "stats1", 159 0;
v0x17bee80_0 .var/2u "strobe", 0 0;
v0x17bef20_0 .net "tb_match", 0 0, L_0x17c1d60;  1 drivers
v0x17befe0_0 .net "tb_mismatch", 0 0, L_0x1797970;  1 drivers
v0x17bf1b0_0 .net "wavedrom_enable", 0 0, v0x17bc280_0;  1 drivers
v0x17bf250_0 .net "wavedrom_title", 511 0, v0x17bc320_0;  1 drivers
L_0x17c1190 .concat [ 1 0 0 0], L_0x17bfd10;
L_0x17c1990 .concat [ 1 0 0 0], L_0x17bfd10;
L_0x17c1a50 .concat [ 1 0 0 0], L_0x17c1760;
L_0x17c1bb0 .concat [ 1 0 0 0], L_0x17bfd10;
L_0x17c1d60 .cmp/eeq 1, L_0x17c1190, L_0x17c1c50;
S_0x178d5f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x178d460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x178dd70 .functor NOT 1, v0x17bc020_0, C4<0>, C4<0>, C4<0>;
L_0x1798230 .functor NOT 1, v0x17bbf80_0, C4<0>, C4<0>, C4<0>;
L_0x17bf460 .functor AND 1, L_0x178dd70, L_0x1798230, C4<1>, C4<1>;
L_0x17bf500 .functor NOT 1, v0x17bc190_0, C4<0>, C4<0>, C4<0>;
L_0x17bf630 .functor NOT 1, v0x17bbee0_0, C4<0>, C4<0>, C4<0>;
L_0x17bf730 .functor AND 1, L_0x17bf500, L_0x17bf630, C4<1>, C4<1>;
L_0x17bf810 .functor OR 1, L_0x17bf460, L_0x17bf730, C4<0>, C4<0>;
L_0x17bf8d0 .functor AND 1, v0x17bbee0_0, v0x17bc020_0, C4<1>, C4<1>;
L_0x17bf990 .functor AND 1, L_0x17bf8d0, v0x17bc190_0, C4<1>, C4<1>;
L_0x17bfa50 .functor OR 1, L_0x17bf810, L_0x17bf990, C4<0>, C4<0>;
L_0x17bfbc0 .functor AND 1, v0x17bbf80_0, v0x17bc020_0, C4<1>, C4<1>;
L_0x17bfc30 .functor AND 1, L_0x17bfbc0, v0x17bc190_0, C4<1>, C4<1>;
L_0x17bfd10 .functor OR 1, L_0x17bfa50, L_0x17bfc30, C4<0>, C4<0>;
v0x1797be0_0 .net *"_ivl_0", 0 0, L_0x178dd70;  1 drivers
v0x1797c80_0 .net *"_ivl_10", 0 0, L_0x17bf730;  1 drivers
v0x17ba6d0_0 .net *"_ivl_12", 0 0, L_0x17bf810;  1 drivers
v0x17ba790_0 .net *"_ivl_14", 0 0, L_0x17bf8d0;  1 drivers
v0x17ba870_0 .net *"_ivl_16", 0 0, L_0x17bf990;  1 drivers
v0x17ba9a0_0 .net *"_ivl_18", 0 0, L_0x17bfa50;  1 drivers
v0x17baa80_0 .net *"_ivl_2", 0 0, L_0x1798230;  1 drivers
v0x17bab60_0 .net *"_ivl_20", 0 0, L_0x17bfbc0;  1 drivers
v0x17bac40_0 .net *"_ivl_22", 0 0, L_0x17bfc30;  1 drivers
v0x17bad20_0 .net *"_ivl_4", 0 0, L_0x17bf460;  1 drivers
v0x17bae00_0 .net *"_ivl_6", 0 0, L_0x17bf500;  1 drivers
v0x17baee0_0 .net *"_ivl_8", 0 0, L_0x17bf630;  1 drivers
v0x17bafc0_0 .net "a", 0 0, v0x17bbee0_0;  alias, 1 drivers
v0x17bb080_0 .net "b", 0 0, v0x17bbf80_0;  alias, 1 drivers
v0x17bb140_0 .net "c", 0 0, v0x17bc020_0;  alias, 1 drivers
v0x17bb200_0 .net "d", 0 0, v0x17bc190_0;  alias, 1 drivers
v0x17bb2c0_0 .net "out", 0 0, L_0x17bfd10;  alias, 1 drivers
S_0x17bb420 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x178d460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17bbee0_0 .var "a", 0 0;
v0x17bbf80_0 .var "b", 0 0;
v0x17bc020_0 .var "c", 0 0;
v0x17bc0f0_0 .net "clk", 0 0, v0x17beb60_0;  1 drivers
v0x17bc190_0 .var "d", 0 0;
v0x17bc280_0 .var "wavedrom_enable", 0 0;
v0x17bc320_0 .var "wavedrom_title", 511 0;
S_0x17bb6c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17bb420;
 .timescale -12 -12;
v0x17bb920_0 .var/2s "count", 31 0;
E_0x1788220/0 .event negedge, v0x17bc0f0_0;
E_0x1788220/1 .event posedge, v0x17bc0f0_0;
E_0x1788220 .event/or E_0x1788220/0, E_0x1788220/1;
E_0x1788470 .event negedge, v0x17bc0f0_0;
E_0x17729f0 .event posedge, v0x17bc0f0_0;
S_0x17bba20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17bb420;
 .timescale -12 -12;
v0x17bbc20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17bbd00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17bb420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17bc480 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x178d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17bfe70 .functor NOT 1, v0x17bc020_0, C4<0>, C4<0>, C4<0>;
L_0x17bfee0 .functor NOT 1, v0x17bc190_0, C4<0>, C4<0>, C4<0>;
L_0x17bff70 .functor AND 1, L_0x17bfe70, L_0x17bfee0, C4<1>, C4<1>;
L_0x17c0080 .functor NOT 1, v0x17bbee0_0, C4<0>, C4<0>, C4<0>;
L_0x17c0120 .functor NOT 1, v0x17bbf80_0, C4<0>, C4<0>, C4<0>;
L_0x17c0190 .functor AND 1, L_0x17c0080, L_0x17c0120, C4<1>, C4<1>;
L_0x17c02e0 .functor AND 1, L_0x17c0190, v0x17bc190_0, C4<1>, C4<1>;
L_0x17c04b0 .functor OR 1, L_0x17bff70, L_0x17c02e0, C4<0>, C4<0>;
L_0x17c0610 .functor NOT 1, v0x17bbf80_0, C4<0>, C4<0>, C4<0>;
L_0x17c0680 .functor AND 1, v0x17bbee0_0, L_0x17c0610, C4<1>, C4<1>;
L_0x17c07a0 .functor NOT 1, v0x17bc020_0, C4<0>, C4<0>, C4<0>;
L_0x17c0920 .functor AND 1, L_0x17c0680, L_0x17c07a0, C4<1>, C4<1>;
L_0x17c0a50 .functor OR 1, L_0x17c04b0, L_0x17c0920, C4<0>, C4<0>;
L_0x17c0b60 .functor AND 1, v0x17bbee0_0, v0x17bbf80_0, C4<1>, C4<1>;
L_0x17c09e0 .functor AND 1, L_0x17c0b60, v0x17bc020_0, C4<1>, C4<1>;
L_0x17c0ec0 .functor OR 1, L_0x17c0a50, L_0x17c09e0, C4<0>, C4<0>;
L_0x17c1060 .functor NOT 1, v0x17bc020_0, C4<0>, C4<0>, C4<0>;
L_0x17c10d0 .functor AND 1, v0x17bbee0_0, L_0x17c1060, C4<1>, C4<1>;
L_0x17c1230 .functor AND 1, L_0x17c10d0, v0x17bc190_0, C4<1>, C4<1>;
L_0x17c12f0 .functor OR 1, L_0x17c0ec0, L_0x17c1230, C4<0>, C4<0>;
L_0x17c14b0 .functor NOT 1, v0x17bc020_0, C4<0>, C4<0>, C4<0>;
L_0x17c1520 .functor AND 1, v0x17bbf80_0, L_0x17c14b0, C4<1>, C4<1>;
L_0x17c16a0 .functor AND 1, L_0x17c1520, v0x17bc190_0, C4<1>, C4<1>;
L_0x17c1760 .functor OR 1, L_0x17c12f0, L_0x17c16a0, C4<0>, C4<0>;
v0x17bc770_0 .net *"_ivl_0", 0 0, L_0x17bfe70;  1 drivers
v0x17bc850_0 .net *"_ivl_10", 0 0, L_0x17c0190;  1 drivers
v0x17bc930_0 .net *"_ivl_12", 0 0, L_0x17c02e0;  1 drivers
v0x17bca20_0 .net *"_ivl_14", 0 0, L_0x17c04b0;  1 drivers
v0x17bcb00_0 .net *"_ivl_16", 0 0, L_0x17c0610;  1 drivers
v0x17bcc30_0 .net *"_ivl_18", 0 0, L_0x17c0680;  1 drivers
v0x17bcd10_0 .net *"_ivl_2", 0 0, L_0x17bfee0;  1 drivers
v0x17bcdf0_0 .net *"_ivl_20", 0 0, L_0x17c07a0;  1 drivers
v0x17bced0_0 .net *"_ivl_22", 0 0, L_0x17c0920;  1 drivers
v0x17bcfb0_0 .net *"_ivl_24", 0 0, L_0x17c0a50;  1 drivers
v0x17bd090_0 .net *"_ivl_26", 0 0, L_0x17c0b60;  1 drivers
v0x17bd170_0 .net *"_ivl_28", 0 0, L_0x17c09e0;  1 drivers
v0x17bd250_0 .net *"_ivl_30", 0 0, L_0x17c0ec0;  1 drivers
v0x17bd330_0 .net *"_ivl_32", 0 0, L_0x17c1060;  1 drivers
v0x17bd410_0 .net *"_ivl_34", 0 0, L_0x17c10d0;  1 drivers
v0x17bd4f0_0 .net *"_ivl_36", 0 0, L_0x17c1230;  1 drivers
v0x17bd5d0_0 .net *"_ivl_38", 0 0, L_0x17c12f0;  1 drivers
v0x17bd7c0_0 .net *"_ivl_4", 0 0, L_0x17bff70;  1 drivers
v0x17bd8a0_0 .net *"_ivl_40", 0 0, L_0x17c14b0;  1 drivers
v0x17bd980_0 .net *"_ivl_42", 0 0, L_0x17c1520;  1 drivers
v0x17bda60_0 .net *"_ivl_44", 0 0, L_0x17c16a0;  1 drivers
v0x17bdb40_0 .net *"_ivl_6", 0 0, L_0x17c0080;  1 drivers
v0x17bdc20_0 .net *"_ivl_8", 0 0, L_0x17c0120;  1 drivers
v0x17bdd00_0 .net "a", 0 0, v0x17bbee0_0;  alias, 1 drivers
v0x17bdda0_0 .net "b", 0 0, v0x17bbf80_0;  alias, 1 drivers
v0x17bde90_0 .net "c", 0 0, v0x17bc020_0;  alias, 1 drivers
v0x17bdf80_0 .net "d", 0 0, v0x17bc190_0;  alias, 1 drivers
v0x17be070_0 .net "out", 0 0, L_0x17c1760;  alias, 1 drivers
S_0x17be1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x178d460;
 .timescale -12 -12;
E_0x1787fc0 .event anyedge, v0x17bee80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bee80_0;
    %nor/r;
    %assign/vec4 v0x17bee80_0, 0;
    %wait E_0x1787fc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17bb420;
T_3 ;
    %fork t_1, S_0x17bb6c0;
    %jmp t_0;
    .scope S_0x17bb6c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17bb920_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17bc190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bc020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bbf80_0, 0;
    %assign/vec4 v0x17bbee0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17729f0;
    %load/vec4 v0x17bb920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17bb920_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17bc190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bc020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bbf80_0, 0;
    %assign/vec4 v0x17bbee0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1788470;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17bbd00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1788220;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17bbee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bbf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bc020_0, 0;
    %assign/vec4 v0x17bc190_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17bb420;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x178d460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17beb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bee80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x178d460;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17beb60_0;
    %inv;
    %store/vec4 v0x17beb60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x178d460;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17bc0f0_0, v0x17befe0_0, v0x17be980_0, v0x17bea20_0, v0x17beac0_0, v0x17bec00_0, v0x17bed40_0, v0x17beca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x178d460;
T_7 ;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x178d460;
T_8 ;
    %wait E_0x1788220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bede0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bede0_0, 4, 32;
    %load/vec4 v0x17bef20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bede0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bede0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bede0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17bed40_0;
    %load/vec4 v0x17bed40_0;
    %load/vec4 v0x17beca0_0;
    %xor;
    %load/vec4 v0x17bed40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bede0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17bede0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bede0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter5/response0/top_module.sv";
