Loading plugins phase: Elapsed time ==> 0s.625ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -d CY8C4247LQI-BL483 -s D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.652ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.203ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  fin_v0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -dcpsoc3 fin_v0.v -verilog
======================================================================

======================================================================
Compiling:  fin_v0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -dcpsoc3 fin_v0.v -verilog
======================================================================

======================================================================
Compiling:  fin_v0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -dcpsoc3 -verilog fin_v0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 27 14:39:19 2017


======================================================================
Compiling:  fin_v0.v
Program  :   vpp
Options  :    -yv2 -q10 fin_v0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 27 14:39:19 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'fin_v0.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  fin_v0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -dcpsoc3 -verilog fin_v0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 27 14:39:19 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\codegentemp\fin_v0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\codegentemp\fin_v0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  fin_v0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -dcpsoc3 -verilog fin_v0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 27 14:39:20 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\codegentemp\fin_v0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\codegentemp\fin_v0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_141
	Net_142
	Net_151
	Net_152
	Net_153
	Net_154
	Net_155
	Net_156
	Net_157
	\UART_XB:Net_1257\
	\UART_XB:uncfg_rx_irq\
	\UART_XB:Net_1099\
	\UART_XB:Net_1258\
	Net_122
	Net_123
	Net_132
	Net_133
	Net_134
	Net_135
	Net_136
	Net_137
	Net_138
	\AppDelay:TimerUDB:ctrl_ten\
	\AppDelay:TimerUDB:ctrl_cmode_0\
	\AppDelay:TimerUDB:ctrl_tmode_1\
	\AppDelay:TimerUDB:ctrl_tmode_0\
	\AppDelay:TimerUDB:ctrl_ic_1\
	\AppDelay:TimerUDB:ctrl_ic_0\
	Net_176
	Net_175
	\AppDelay:TimerUDB:zeros_3\
	Net_296
	\ble:Net_55\
	\pwm:PWMUDB:km_run\
	\pwm:PWMUDB:ctrl_cmpmode2_2\
	\pwm:PWMUDB:ctrl_cmpmode2_1\
	\pwm:PWMUDB:ctrl_cmpmode2_0\
	\pwm:PWMUDB:ctrl_cmpmode1_2\
	\pwm:PWMUDB:ctrl_cmpmode1_1\
	\pwm:PWMUDB:ctrl_cmpmode1_0\
	\pwm:PWMUDB:capt_rising\
	\pwm:PWMUDB:capt_falling\
	\pwm:PWMUDB:trig_rise\
	\pwm:PWMUDB:trig_fall\
	\pwm:PWMUDB:sc_kill\
	\pwm:PWMUDB:min_kill\
	\pwm:PWMUDB:db_tc\
	\pwm:PWMUDB:dith_sel\
	\pwm:PWMUDB:compare2\
	Net_315
	Net_316
	Net_317
	\pwm:PWMUDB:MODULE_1:b_31\
	\pwm:PWMUDB:MODULE_1:b_30\
	\pwm:PWMUDB:MODULE_1:b_29\
	\pwm:PWMUDB:MODULE_1:b_28\
	\pwm:PWMUDB:MODULE_1:b_27\
	\pwm:PWMUDB:MODULE_1:b_26\
	\pwm:PWMUDB:MODULE_1:b_25\
	\pwm:PWMUDB:MODULE_1:b_24\
	\pwm:PWMUDB:MODULE_1:b_23\
	\pwm:PWMUDB:MODULE_1:b_22\
	\pwm:PWMUDB:MODULE_1:b_21\
	\pwm:PWMUDB:MODULE_1:b_20\
	\pwm:PWMUDB:MODULE_1:b_19\
	\pwm:PWMUDB:MODULE_1:b_18\
	\pwm:PWMUDB:MODULE_1:b_17\
	\pwm:PWMUDB:MODULE_1:b_16\
	\pwm:PWMUDB:MODULE_1:b_15\
	\pwm:PWMUDB:MODULE_1:b_14\
	\pwm:PWMUDB:MODULE_1:b_13\
	\pwm:PWMUDB:MODULE_1:b_12\
	\pwm:PWMUDB:MODULE_1:b_11\
	\pwm:PWMUDB:MODULE_1:b_10\
	\pwm:PWMUDB:MODULE_1:b_9\
	\pwm:PWMUDB:MODULE_1:b_8\
	\pwm:PWMUDB:MODULE_1:b_7\
	\pwm:PWMUDB:MODULE_1:b_6\
	\pwm:PWMUDB:MODULE_1:b_5\
	\pwm:PWMUDB:MODULE_1:b_4\
	\pwm:PWMUDB:MODULE_1:b_3\
	\pwm:PWMUDB:MODULE_1:b_2\
	\pwm:PWMUDB:MODULE_1:b_1\
	\pwm:PWMUDB:MODULE_1:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\pwm:Net_139\
	\pwm:Net_138\
	\pwm:Net_183\
	\pwm:Net_181\
	\ADC:Net_3125\
	\ADC:Net_3126\

    Synthesized names
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 171 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C:rx_wire\ to \I2C:select_s_wire\
Aliasing \I2C:sclk_s_wire\ to \I2C:select_s_wire\
Aliasing \I2C:mosi_s_wire\ to \I2C:select_s_wire\
Aliasing \I2C:miso_m_wire\ to \I2C:select_s_wire\
Aliasing zero to \I2C:select_s_wire\
Aliasing one to \I2C:tmpOE__sda_net_0\
Aliasing \I2C:tmpOE__scl_net_0\ to \I2C:tmpOE__sda_net_0\
Aliasing \I2C:cts_wire\ to \I2C:select_s_wire\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \I2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \I2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \I2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \I2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \I2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \I2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \I2C:tmpOE__sda_net_0\
Aliasing \Timer_LED:Net_75\ to \I2C:select_s_wire\
Aliasing \Timer_LED:Net_69\ to \I2C:tmpOE__sda_net_0\
Aliasing \Timer_LED:Net_66\ to \I2C:select_s_wire\
Aliasing \Timer_LED:Net_82\ to \I2C:select_s_wire\
Aliasing \Timer_LED:Net_72\ to \I2C:select_s_wire\
Aliasing tmpOE__LED_PIN_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing \SwSPI_Master:tmpOE__SPIInPort_net_0\ to \I2C:tmpOE__sda_net_0\
Aliasing \SwSPI_Master:tmpOE__SPIOutPort_net_2\ to \I2C:tmpOE__sda_net_0\
Aliasing \SwSPI_Master:tmpOE__SPIOutPort_net_1\ to \I2C:tmpOE__sda_net_0\
Aliasing \SwSPI_Master:tmpOE__SPIOutPort_net_0\ to \I2C:tmpOE__sda_net_0\
Aliasing \UART_XB:select_s_wire\ to \I2C:select_s_wire\
Aliasing \UART_XB:sclk_s_wire\ to \I2C:select_s_wire\
Aliasing \UART_XB:mosi_s_wire\ to \I2C:select_s_wire\
Aliasing \UART_XB:miso_m_wire\ to \I2C:select_s_wire\
Aliasing \UART_XB:tmpOE__tx_net_0\ to \I2C:tmpOE__sda_net_0\
Aliasing \UART_XB:tmpOE__rx_net_0\ to \I2C:tmpOE__sda_net_0\
Aliasing \UART_XB:cts_wire\ to \I2C:select_s_wire\
Aliasing Net_12 to \I2C:select_s_wire\
Aliasing \AppDelay:TimerUDB:ctrl_cmode_1\ to \I2C:select_s_wire\
Aliasing \AppDelay:TimerUDB:trigger_enable\ to \I2C:tmpOE__sda_net_0\
Aliasing \AppDelay:TimerUDB:status_6\ to \I2C:select_s_wire\
Aliasing \AppDelay:TimerUDB:status_5\ to \I2C:select_s_wire\
Aliasing \AppDelay:TimerUDB:status_4\ to \I2C:select_s_wire\
Aliasing \AppDelay:TimerUDB:status_0\ to \AppDelay:TimerUDB:tc_i\
Aliasing tmpOE__SDinsert_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing tmpOE__GatePin_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing tmpOE__debug_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing tmpOE__debugntp_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing \pwm:Net_180\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:hwCapture\ to \I2C:select_s_wire\
Aliasing \pwm:Net_178\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:trig_out\ to \I2C:tmpOE__sda_net_0\
Aliasing \pwm:PWMUDB:runmode_enable\\S\ to \I2C:select_s_wire\
Aliasing \pwm:Net_179\ to \I2C:tmpOE__sda_net_0\
Aliasing \pwm:PWMUDB:ltch_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:ltch_kill_reg\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:km_tc\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:min_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:min_kill_reg\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:final_kill\ to \I2C:tmpOE__sda_net_0\
Aliasing \pwm:PWMUDB:dith_count_1\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_1\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:dith_count_0\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_0\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:status_6\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:status_4\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:cmp2\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:cmp1_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp1_status_reg\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:cmp2_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp2_status_reg\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:final_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:final_kill_reg\\S\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:cs_addr_0\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:pwm1_i\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:pwm2_i\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_23\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_22\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_21\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_20\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_19\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_18\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_17\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_16\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_15\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_14\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_13\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_12\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_11\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_10\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_9\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_8\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_7\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_6\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_5\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_4\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_3\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_2\ to \I2C:select_s_wire\
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C:tmpOE__sda_net_0\
Aliasing Net_299 to \I2C:select_s_wire\
Aliasing tmpOE__blue_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing \ADC:Net_3107\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3106\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3105\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3104\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3103\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3207_1\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3207_0\ to \I2C:select_s_wire\
Aliasing \ADC:Net_3235\ to \I2C:select_s_wire\
Aliasing tmpOE__voltage_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing \TimerTestMode:Net_75\ to \I2C:select_s_wire\
Aliasing \TimerTestMode:Net_69\ to \I2C:tmpOE__sda_net_0\
Aliasing \TimerTestMode:Net_66\ to \I2C:select_s_wire\
Aliasing \TimerTestMode:Net_82\ to \I2C:select_s_wire\
Aliasing \TimerTestMode:Net_72\ to \I2C:select_s_wire\
Aliasing tmpOE__Pin_testMode_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing tmpOE__SW_RunTestMode_net_0 to \I2C:tmpOE__sda_net_0\
Aliasing \AppDelay:TimerUDB:capture_last\\D\ to \I2C:select_s_wire\
Aliasing \AppDelay:TimerUDB:capture_out_reg_i\\D\ to \AppDelay:TimerUDB:capt_fifo_load_int\
Aliasing \pwm:PWMUDB:prevCompare1\\D\ to \pwm:PWMUDB:pwm_temp\
Aliasing \pwm:PWMUDB:tc_i_reg\\D\ to \pwm:PWMUDB:status_2\
Removing Lhs of wire \I2C:rx_wire\[3] = \I2C:select_s_wire\[2]
Removing Lhs of wire \I2C:Net_1170\[6] = \I2C:Net_847\[1]
Removing Lhs of wire \I2C:sclk_s_wire\[7] = \I2C:select_s_wire\[2]
Removing Lhs of wire \I2C:mosi_s_wire\[8] = \I2C:select_s_wire\[2]
Removing Lhs of wire \I2C:miso_m_wire\[9] = \I2C:select_s_wire\[2]
Removing Rhs of wire zero[12] = \I2C:select_s_wire\[2]
Removing Rhs of wire one[16] = \I2C:tmpOE__sda_net_0\[11]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \I2C:cts_wire\[28] = zero[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[52] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[53] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[54] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[55] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[56] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[57] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[58] = one[16]
Removing Lhs of wire \Timer_LED:Net_81\[76] = Net_53[88]
Removing Lhs of wire \Timer_LED:Net_75\[77] = zero[12]
Removing Lhs of wire \Timer_LED:Net_69\[78] = one[16]
Removing Lhs of wire \Timer_LED:Net_66\[79] = zero[12]
Removing Lhs of wire \Timer_LED:Net_82\[80] = zero[12]
Removing Lhs of wire \Timer_LED:Net_72\[81] = zero[12]
Removing Lhs of wire tmpOE__LED_PIN_net_0[98] = one[16]
Removing Lhs of wire \SwSPI_Master:tmpOE__SPIInPort_net_0\[104] = one[16]
Removing Lhs of wire \SwSPI_Master:tmpOE__SPIOutPort_net_2\[110] = one[16]
Removing Lhs of wire \SwSPI_Master:tmpOE__SPIOutPort_net_1\[111] = one[16]
Removing Lhs of wire \SwSPI_Master:tmpOE__SPIOutPort_net_0\[112] = one[16]
Removing Lhs of wire \UART_XB:select_s_wire\[123] = zero[12]
Removing Rhs of wire \UART_XB:rx_wire\[124] = \UART_XB:Net_1268\[125]
Removing Lhs of wire \UART_XB:Net_1170\[128] = \UART_XB:Net_847\[122]
Removing Lhs of wire \UART_XB:sclk_s_wire\[129] = zero[12]
Removing Lhs of wire \UART_XB:mosi_s_wire\[130] = zero[12]
Removing Lhs of wire \UART_XB:miso_m_wire\[131] = zero[12]
Removing Lhs of wire \UART_XB:tmpOE__tx_net_0\[133] = one[16]
Removing Lhs of wire \UART_XB:tmpOE__rx_net_0\[144] = one[16]
Removing Lhs of wire \UART_XB:cts_wire\[148] = zero[12]
Removing Lhs of wire Net_12[178] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:ctrl_enable\[192] = \AppDelay:TimerUDB:control_7\[184]
Removing Lhs of wire \AppDelay:TimerUDB:ctrl_cmode_1\[194] = zero[12]
Removing Rhs of wire \AppDelay:TimerUDB:timer_enable\[203] = \AppDelay:TimerUDB:runmode_enable\[216]
Removing Rhs of wire \AppDelay:TimerUDB:run_mode\[204] = \AppDelay:TimerUDB:hwEnable_reg\[205]
Removing Lhs of wire \AppDelay:TimerUDB:trigger_enable\[207] = one[16]
Removing Lhs of wire \AppDelay:TimerUDB:tc_i\[209] = \AppDelay:TimerUDB:status_tc\[206]
Removing Lhs of wire \AppDelay:TimerUDB:hwEnable\[211] = \AppDelay:TimerUDB:control_7\[184]
Removing Lhs of wire \AppDelay:TimerUDB:capt_fifo_load_int\[215] = \AppDelay:TimerUDB:capt_fifo_load\[202]
Removing Lhs of wire \AppDelay:TimerUDB:status_6\[219] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:status_5\[220] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:status_4\[221] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:status_0\[222] = \AppDelay:TimerUDB:status_tc\[206]
Removing Lhs of wire \AppDelay:TimerUDB:status_1\[223] = \AppDelay:TimerUDB:capt_fifo_load\[202]
Removing Rhs of wire \AppDelay:TimerUDB:status_2\[224] = \AppDelay:TimerUDB:fifo_full\[225]
Removing Rhs of wire \AppDelay:TimerUDB:status_3\[226] = \AppDelay:TimerUDB:fifo_nempty\[227]
Removing Lhs of wire \AppDelay:TimerUDB:cs_addr_2\[230] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:cs_addr_1\[231] = \AppDelay:TimerUDB:trig_reg\[218]
Removing Lhs of wire \AppDelay:TimerUDB:cs_addr_0\[232] = \AppDelay:TimerUDB:per_zero\[208]
Removing Lhs of wire tmpOE__SDinsert_net_0[361] = one[16]
Removing Lhs of wire tmpOE__GatePin_net_0[367] = one[16]
Removing Lhs of wire tmpOE__debug_net_0[375] = one[16]
Removing Lhs of wire tmpOE__debugntp_net_0[381] = one[16]
Removing Rhs of wire Net_309[395] = \pwm:PWMUDB:pwm_i_reg\[516]
Removing Lhs of wire \pwm:Net_68\[399] = Net_203[726]
Removing Lhs of wire \pwm:PWMUDB:ctrl_enable\[410] = \pwm:PWMUDB:control_7\[402]
Removing Lhs of wire \pwm:Net_180\[418] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:hwCapture\[421] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:hwEnable\[422] = \pwm:PWMUDB:control_7\[402]
Removing Lhs of wire \pwm:Net_178\[424] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:trig_out\[427] = one[16]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\R\[429] = \pwm:Net_186\[430]
Removing Lhs of wire \pwm:Net_186\[430] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\S\[431] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:final_enable\[432] = \pwm:PWMUDB:runmode_enable\[428]
Removing Lhs of wire \pwm:Net_179\[435] = one[16]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\R\[437] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\S\[438] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:km_tc\[439] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\R\[440] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\S\[441] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:final_kill\[444] = one[16]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_1\[447] = \pwm:PWMUDB:MODULE_1:g2:a0:s_1\[685]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_0\[449] = \pwm:PWMUDB:MODULE_1:g2:a0:s_0\[686]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\R\[450] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\S\[451] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\R\[452] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\S\[453] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:status_6\[456] = zero[12]
Removing Rhs of wire \pwm:PWMUDB:status_5\[457] = \pwm:PWMUDB:final_kill_reg\[471]
Removing Lhs of wire \pwm:PWMUDB:status_4\[458] = zero[12]
Removing Rhs of wire \pwm:PWMUDB:status_3\[459] = \pwm:PWMUDB:fifo_full\[478]
Removing Rhs of wire \pwm:PWMUDB:status_1\[461] = \pwm:PWMUDB:cmp2_status_reg\[470]
Removing Rhs of wire \pwm:PWMUDB:status_0\[462] = \pwm:PWMUDB:cmp1_status_reg\[469]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status\[467] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:cmp2\[468] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\R\[472] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\S\[473] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\R\[474] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\S\[475] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\R\[476] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\S\[477] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_2\[479] = \pwm:PWMUDB:tc_i\[434]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_1\[480] = \pwm:PWMUDB:runmode_enable\[428]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_0\[481] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:compare1\[514] = \pwm:PWMUDB:cmp1_less\[485]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i\[519] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i\[521] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:pwm_temp\[526] = \pwm:PWMUDB:cmp1\[465]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_23\[567] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_22\[568] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_21\[569] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_20\[570] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_19\[571] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_18\[572] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_17\[573] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_16\[574] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_15\[575] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_14\[576] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_13\[577] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_12\[578] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_11\[579] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_10\[580] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_9\[581] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_8\[582] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_7\[583] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_6\[584] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_5\[585] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_4\[586] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_3\[587] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_2\[588] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_1\[589] = \pwm:PWMUDB:MODIN1_1\[590]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_1\[590] = \pwm:PWMUDB:dith_count_1\[446]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_0\[591] = \pwm:PWMUDB:MODIN1_0\[592]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_0\[592] = \pwm:PWMUDB:dith_count_0\[448]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[724] = one[16]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[725] = one[16]
Removing Lhs of wire Net_299[732] = zero[12]
Removing Lhs of wire tmpOE__blue_net_0[734] = one[16]
Removing Lhs of wire \ADC:Net_3107\[817] = zero[12]
Removing Lhs of wire \ADC:Net_3106\[818] = zero[12]
Removing Lhs of wire \ADC:Net_3105\[819] = zero[12]
Removing Lhs of wire \ADC:Net_3104\[820] = zero[12]
Removing Lhs of wire \ADC:Net_3103\[821] = zero[12]
Removing Lhs of wire \ADC:Net_17\[863] = \ADC:Net_1845\[748]
Removing Lhs of wire \ADC:Net_3207_1\[885] = zero[12]
Removing Lhs of wire \ADC:Net_3207_0\[886] = zero[12]
Removing Lhs of wire \ADC:Net_3235\[887] = zero[12]
Removing Lhs of wire tmpOE__voltage_net_0[956] = one[16]
Removing Lhs of wire \TimerTestMode:Net_81\[971] = Net_419[983]
Removing Lhs of wire \TimerTestMode:Net_75\[972] = zero[12]
Removing Lhs of wire \TimerTestMode:Net_69\[973] = one[16]
Removing Lhs of wire \TimerTestMode:Net_66\[974] = zero[12]
Removing Lhs of wire \TimerTestMode:Net_82\[975] = zero[12]
Removing Lhs of wire \TimerTestMode:Net_72\[976] = zero[12]
Removing Lhs of wire tmpOE__Pin_testMode_net_0[987] = one[16]
Removing Lhs of wire tmpOE__SW_RunTestMode_net_0[993] = one[16]
Removing Lhs of wire \AppDelay:TimerUDB:capture_last\\D\[998] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:hwEnable_reg\\D\[999] = \AppDelay:TimerUDB:control_7\[184]
Removing Lhs of wire \AppDelay:TimerUDB:tc_reg_i\\D\[1000] = \AppDelay:TimerUDB:status_tc\[206]
Removing Lhs of wire \AppDelay:TimerUDB:capture_out_reg_i\\D\[1001] = \AppDelay:TimerUDB:capt_fifo_load\[202]
Removing Lhs of wire \pwm:PWMUDB:prevCapture\\D\[1005] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:trig_last\\D\[1006] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:prevCompare1\\D\[1012] = \pwm:PWMUDB:cmp1\[465]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\D\[1013] = \pwm:PWMUDB:cmp1_status\[466]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\D\[1014] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:pwm_i_reg\\D\[1016] = \pwm:PWMUDB:pwm_i\[517]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i_reg\\D\[1017] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i_reg\\D\[1018] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:tc_i_reg\\D\[1019] = \pwm:PWMUDB:status_2\[460]

------------------------------------------------------
Aliased 0 equations, 166 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\AppDelay:TimerUDB:fifo_load_polarized\' (cost = 0):
\AppDelay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\AppDelay:TimerUDB:status_tc\' (cost = 3):
\AppDelay:TimerUDB:status_tc\ <= ((\AppDelay:TimerUDB:run_mode\ and \AppDelay:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\pwm:PWMUDB:cmp1\' (cost = 0):
\pwm:PWMUDB:cmp1\ <= (\pwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\pwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \pwm:PWMUDB:dith_count_0\ and \pwm:PWMUDB:dith_count_1\)
	OR (not \pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \AppDelay:TimerUDB:capt_fifo_load\ to zero
Aliasing \pwm:PWMUDB:final_capture\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwm:PWMUDB:min_kill_reg\\D\ to one
Aliasing \pwm:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \pwm:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \AppDelay:TimerUDB:capt_fifo_load\[202] = zero[12]
Removing Lhs of wire \AppDelay:TimerUDB:trig_reg\[218] = \AppDelay:TimerUDB:timer_enable\[203]
Removing Lhs of wire \pwm:PWMUDB:final_capture\[483] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[695] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[705] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[715] = zero[12]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\D\[1004] = one[16]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\D\[1007] = \pwm:PWMUDB:control_7\[402]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\D\[1009] = one[16]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\D\[1015] = zero[12]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj" -dcpsoc3 fin_v0.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.178ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 27 January 2017 14:39:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0.cyprj -d CY8C4247LQI-BL483 fin_v0.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \AppDelay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \AppDelay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock LFCLK because it is a pass-through
Assigning clock ble_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff6\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_XB_SCBCLK'. Signal=\UART_XB:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_3'. Signal=Net_419_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'timer_clock'. Signal=Net_53_ff8
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_203_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \AppDelay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC:synccell.out
    UDB Clk/Enable \AppDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC_1:synccell.out
    UDB Clk/Enable \pwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: debug(0), debugntp(0), Pin_testMode(0), SW_RunTestMode(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => \I2C:sda_wire\ ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => \I2C:scl_wire\ ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN(0)__PA ,
            annotation => Net_58 ,
            pad => LED_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SwSPI_Master:SPIInPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwSPI_Master:SPIInPort(0)\__PA ,
            pad => \SwSPI_Master:SPIInPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwSPI_Master:SPIOutPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwSPI_Master:SPIOutPort(0)\__PA ,
            pad => \SwSPI_Master:SPIOutPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwSPI_Master:SPIOutPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwSPI_Master:SPIOutPort(1)\__PA ,
            pad => \SwSPI_Master:SPIOutPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwSPI_Master:SPIOutPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwSPI_Master:SPIOutPort(2)\__PA ,
            pad => \SwSPI_Master:SPIOutPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_XB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:tx(0)\__PA ,
            input => \UART_XB:tx_wire\ ,
            pad => \UART_XB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_XB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:rx(0)\__PA ,
            fb => \UART_XB:rx_wire\ ,
            pad => \UART_XB:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SDinsert(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDinsert(0)__PA ,
            pad => SDinsert(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GatePin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GatePin(0)__PA ,
            fb => Net_189 ,
            annotation => Net_180 ,
            pad => GatePin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => debug(0)__PA ,
            pad => debug(0)_PAD );

    Pin : Name = debugntp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => debugntp(0)__PA ,
            pad => debugntp(0)_PAD );

    Pin : Name = blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => blue(0)__PA ,
            input => Net_298 ,
            annotation => Net_515 ,
            pad => blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = voltage(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => voltage(0)__PA ,
            analog_term => Net_370 ,
            annotation => Net_374 ,
            pad => voltage(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_testMode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_testMode(0)__PA ,
            pad => Pin_testMode(0)_PAD );

    Pin : Name = SW_RunTestMode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_RunTestMode(0)__PA ,
            pad => SW_RunTestMode(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\AppDelay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:run_mode\ * \AppDelay:TimerUDB:per_zero\
        );
        Output = \AppDelay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_185, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_189
        );
        Output = Net_185 (fanout=1)

    MacroCell: Name=Net_298, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_309
        );
        Output = Net_298 (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\AppDelay:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:control_7\
        );
        Output = \AppDelay:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\AppDelay:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \AppDelay:TimerUDB:control_7\ * 
              !\AppDelay:TimerUDB:timer_enable\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:run_mode\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\AppDelay:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:timer_enable\ * \AppDelay:TimerUDB:run_mode\ * 
              \AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_309, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_309 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
            cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
            chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
            cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
            chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u0\
        Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
            cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
            z0_comb => \AppDelay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \AppDelay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \AppDelay:TimerUDB:status_2\ ,
            chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\pwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_203_digital ,
            cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
            z0_comb => \pwm:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\AppDelay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \AppDelay:TimerUDB:status_3\ ,
            status_2 => \AppDelay:TimerUDB:status_2\ ,
            status_0 => \AppDelay:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)

    statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_203_digital ,
            status_3 => \pwm:PWMUDB:status_3\ ,
            status_2 => \pwm:PWMUDB:status_2\ ,
            status_0 => \pwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_LFCLK__SYNC_1
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT_1 ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_LFCLK__SYNC
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\AppDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \AppDelay:TimerUDB:control_7\ ,
            control_6 => \AppDelay:TimerUDB:control_6\ ,
            control_5 => \AppDelay:TimerUDB:control_5\ ,
            control_4 => \AppDelay:TimerUDB:control_4\ ,
            control_3 => \AppDelay:TimerUDB:control_3\ ,
            control_2 => \AppDelay:TimerUDB:control_2\ ,
            control_1 => \AppDelay:TimerUDB:control_1\ ,
            control_0 => \AppDelay:TimerUDB:control_0\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT_1)

    controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_203_digital ,
            control_7 => \pwm:PWMUDB:control_7\ ,
            control_6 => \pwm:PWMUDB:control_6\ ,
            control_5 => \pwm:PWMUDB:control_5\ ,
            control_4 => \pwm:PWMUDB:control_4\ ,
            control_3 => \pwm:PWMUDB:control_3\ ,
            control_2 => \pwm:PWMUDB:control_2\ ,
            control_1 => \pwm:PWMUDB:control_1\ ,
            control_0 => \pwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Int_Timer_Led
        PORT MAP (
            interrupt => Net_47 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =GATE_INT
        PORT MAP (
            interrupt => Net_185 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Int_timerTestMode
        PORT MAP (
            interrupt => Net_587 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   28 :   10 :   38 : 73.68 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :   21 :   32 : 34.38 %
  Unique P-terms              :   13 :   51 :   64 : 20.31 %
  Total P-terms               :   13 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.078ms
Tech Mapping phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2481477s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0032070 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_370 {
    p3_2
    PASS0_SARMUX0_sw2
    PASS0_sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3227\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p3_2                                             -> Net_370
  PASS0_SARMUX0_sw2                                -> Net_370
  PASS0_sarmux_vplus                               -> Net_370
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.50
                   Pterms :            3.25
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.00 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_298, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_309
        );
        Output = Net_298 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_309, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_309 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\pwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_203_digital ,
        cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
        z0_comb => \pwm:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_203_digital ,
        status_3 => \pwm:PWMUDB:status_3\ ,
        status_2 => \pwm:PWMUDB:status_2\ ,
        status_0 => \pwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_203_digital ,
        control_7 => \pwm:PWMUDB:control_7\ ,
        control_6 => \pwm:PWMUDB:control_6\ ,
        control_5 => \pwm:PWMUDB:control_5\ ,
        control_4 => \pwm:PWMUDB:control_4\ ,
        control_3 => \pwm:PWMUDB:control_3\ ,
        control_2 => \pwm:PWMUDB:control_2\ ,
        control_1 => \pwm:PWMUDB:control_1\ ,
        control_0 => \pwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
        cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
        chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\AppDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \AppDelay:TimerUDB:control_7\ ,
        control_6 => \AppDelay:TimerUDB:control_6\ ,
        control_5 => \AppDelay:TimerUDB:control_5\ ,
        control_4 => \AppDelay:TimerUDB:control_4\ ,
        control_3 => \AppDelay:TimerUDB:control_3\ ,
        control_2 => \AppDelay:TimerUDB:control_2\ ,
        control_1 => \AppDelay:TimerUDB:control_1\ ,
        control_0 => \AppDelay:TimerUDB:control_0\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT_1)

UDB [UDB=(1,0)] contents:
datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
        cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
        z0_comb => \AppDelay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \AppDelay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \AppDelay:TimerUDB:status_2\ ,
        chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\AppDelay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \AppDelay:TimerUDB:status_3\ ,
        status_2 => \AppDelay:TimerUDB:status_2\ ,
        status_0 => \AppDelay:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\AppDelay:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:control_7\
        );
        Output = \AppDelay:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\AppDelay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:run_mode\ * \AppDelay:TimerUDB:per_zero\
        );
        Output = \AppDelay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AppDelay:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \AppDelay:TimerUDB:control_7\ * 
              !\AppDelay:TimerUDB:timer_enable\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:run_mode\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AppDelay:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:timer_enable\ * \AppDelay:TimerUDB:run_mode\ * 
              \AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_185, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_189
        );
        Output = Net_185 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
        cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
        chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u0\
    Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u2\

synccell: Name =ClockBlock_LFCLK__SYNC_1
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT_1 ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_LFCLK__SYNC
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =GATE_INT
        PORT MAP (
            interrupt => Net_185 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Int_Timer_Led
        PORT MAP (
            interrupt => Net_47 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Int_timerTestMode
        PORT MAP (
            interrupt => Net_587 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_XB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:rx(0)\__PA ,
        fb => \UART_XB:rx_wire\ ,
        pad => \UART_XB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_XB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:tx(0)\__PA ,
        input => \UART_XB:tx_wire\ ,
        pad => \UART_XB:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GatePin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GatePin(0)__PA ,
        fb => Net_189 ,
        annotation => Net_180 ,
        pad => GatePin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW_RunTestMode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_RunTestMode(0)__PA ,
        pad => SW_RunTestMode(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => debug(0)__PA ,
        pad => debug(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = debugntp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => debugntp(0)__PA ,
        pad => debugntp(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN(0)__PA ,
        annotation => Net_58 ,
        pad => LED_PIN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SwSPI_Master:SPIOutPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwSPI_Master:SPIOutPort(0)\__PA ,
        pad => \SwSPI_Master:SPIOutPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SwSPI_Master:SPIOutPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwSPI_Master:SPIOutPort(1)\__PA ,
        pad => \SwSPI_Master:SPIOutPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SwSPI_Master:SPIOutPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwSPI_Master:SPIOutPort(2)\__PA ,
        pad => \SwSPI_Master:SPIOutPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SwSPI_Master:SPIInPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwSPI_Master:SPIInPort(0)\__PA ,
        pad => \SwSPI_Master:SPIInPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SDinsert(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDinsert(0)__PA ,
        pad => SDinsert(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_testMode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_testMode(0)__PA ,
        pad => Pin_testMode(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => \I2C:sda_wire\ ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => \I2C:scl_wire\ ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = voltage(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => voltage(0)__PA ,
        analog_term => Net_370 ,
        annotation => Net_374 ,
        pad => voltage(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => blue(0)__PA ,
        input => Net_298 ,
        annotation => Net_515 ,
        pad => blue(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \ADC:Net_1845_ff6\ ,
            ff_div_1 => \I2C:Net_847_ff1\ ,
            ff_div_2 => \UART_XB:Net_847_ff2\ ,
            ff_div_7 => Net_419_ff7 ,
            ff_div_8 => Net_53_ff8 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_143 ,
            tx => \I2C:tx_wire\ ,
            rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            scl => \I2C:scl_wire\ ,
            sda => \I2C:sda_wire\ ,
            tx_req => Net_146 ,
            rx_req => Net_145 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_XB:SCB\
        PORT MAP (
            clock => \UART_XB:Net_847_ff2\ ,
            interrupt => Net_124 ,
            rx => \UART_XB:rx_wire\ ,
            tx => \UART_XB:tx_wire\ ,
            rts => \UART_XB:rts_wire\ ,
            mosi_m => \UART_XB:mosi_m_wire\ ,
            select_m_3 => \UART_XB:select_m_wire_3\ ,
            select_m_2 => \UART_XB:select_m_wire_2\ ,
            select_m_1 => \UART_XB:select_m_wire_1\ ,
            select_m_0 => \UART_XB:select_m_wire_0\ ,
            sclk_m => \UART_XB:sclk_m_wire\ ,
            miso_s => \UART_XB:miso_s_wire\ ,
            tx_req => Net_127 ,
            rx_req => Net_126 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_LED:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_53_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_49 ,
            tr_overflow => Net_48 ,
            tr_compare_match => Net_50 ,
            line_out => Net_51 ,
            line_out_compl => Net_52 ,
            interrupt => Net_47 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\TimerTestMode:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_419_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_415 ,
            tr_overflow => Net_414 ,
            tr_compare_match => Net_416 ,
            line_out => Net_417 ,
            line_out_compl => Net_418 ,
            interrupt => Net_587 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_370 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3227\ ,
            clock => \ADC:Net_1845_ff6\ ,
            sample_done => Net_386 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_387 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_203_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\ble:cy_m0s8_ble\
        PORT MAP (
            interrupt => \ble:Net_15\ ,
            rfctrl_extpa_en => \ble:Net_63\ );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+----------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |              \UART_XB:rx(0)\ | FB(\UART_XB:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |              \UART_XB:tx(0)\ | In(\UART_XB:tx_wire\)
     |   2 |     * |      NONE |      RES_PULL_UP |                   GatePin(0) | FB(Net_189)
     |   3 |       |      NONE |      RES_PULL_UP |            SW_RunTestMode(0) | 
     |   4 |       |      NONE |         CMOS_OUT |                     debug(0) | 
     |   5 |       |      NONE |         CMOS_OUT |                  debugntp(0) | 
-----+-----+-------+-----------+------------------+------------------------------+----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |             \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |                   LED_PIN(0) | 
-----+-----+-------+-----------+------------------+------------------------------+----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \SwSPI_Master:SPIOutPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \SwSPI_Master:SPIOutPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \SwSPI_Master:SPIOutPort(2)\ | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  \SwSPI_Master:SPIInPort(0)\ | 
     |   4 |     * |      NONE |      RES_PULL_UP |                  SDinsert(0) | 
     |   5 |       |      NONE |    OPEN_DRAIN_LO |              Pin_testMode(0) | 
-----+-----+-------+-----------+------------------+------------------------------+----------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                 \I2C:sda(0)\ | FB(\I2C:sda_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                 \I2C:scl(0)\ | FB(\I2C:scl_wire\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |                   voltage(0) | Analog(Net_370)
     |   7 |     * |      NONE |         CMOS_OUT |                      blue(0) | In(Net_298)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 1s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.448ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.536ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: fin_v0_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFCLK ) to clock ( CyHFCLK ). (File=D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v9_testmode_1602display\Finish(state machine)\fin_v0.cydsn\fin_v0_timing.html)
Timing report is in fin_v0_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.183ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.183ms
API generation phase: Elapsed time ==> 4s.156ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.015ms
