
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019c0 <.init>:
  4019c0:	stp	x29, x30, [sp, #-16]!
  4019c4:	mov	x29, sp
  4019c8:	bl	401f00 <ferror@plt+0x60>
  4019cc:	ldp	x29, x30, [sp], #16
  4019d0:	ret

Disassembly of section .plt:

00000000004019e0 <memcpy@plt-0x20>:
  4019e0:	stp	x16, x30, [sp, #-16]!
  4019e4:	adrp	x16, 416000 <ferror@plt+0x14160>
  4019e8:	ldr	x17, [x16, #4088]
  4019ec:	add	x16, x16, #0xff8
  4019f0:	br	x17
  4019f4:	nop
  4019f8:	nop
  4019fc:	nop

0000000000401a00 <memcpy@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a04:	ldr	x17, [x16]
  401a08:	add	x16, x16, #0x0
  401a0c:	br	x17

0000000000401a10 <_exit@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a14:	ldr	x17, [x16, #8]
  401a18:	add	x16, x16, #0x8
  401a1c:	br	x17

0000000000401a20 <strtoul@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a24:	ldr	x17, [x16, #16]
  401a28:	add	x16, x16, #0x10
  401a2c:	br	x17

0000000000401a30 <strlen@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a34:	ldr	x17, [x16, #24]
  401a38:	add	x16, x16, #0x18
  401a3c:	br	x17

0000000000401a40 <fputs@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a44:	ldr	x17, [x16, #32]
  401a48:	add	x16, x16, #0x20
  401a4c:	br	x17

0000000000401a50 <exit@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a54:	ldr	x17, [x16, #40]
  401a58:	add	x16, x16, #0x28
  401a5c:	br	x17

0000000000401a60 <dup@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a64:	ldr	x17, [x16, #48]
  401a68:	add	x16, x16, #0x30
  401a6c:	br	x17

0000000000401a70 <scols_line_refer_data@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a74:	ldr	x17, [x16, #56]
  401a78:	add	x16, x16, #0x38
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a84:	ldr	x17, [x16, #64]
  401a88:	add	x16, x16, #0x40
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a94:	ldr	x17, [x16, #72]
  401a98:	add	x16, x16, #0x48
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401aa4:	ldr	x17, [x16, #80]
  401aa8:	add	x16, x16, #0x50
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ab4:	ldr	x17, [x16, #88]
  401ab8:	add	x16, x16, #0x58
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ac4:	ldr	x17, [x16, #96]
  401ac8:	add	x16, x16, #0x60
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ad4:	ldr	x17, [x16, #104]
  401ad8:	add	x16, x16, #0x68
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ae4:	ldr	x17, [x16, #112]
  401ae8:	add	x16, x16, #0x70
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401af4:	ldr	x17, [x16, #120]
  401af8:	add	x16, x16, #0x78
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b04:	ldr	x17, [x16, #128]
  401b08:	add	x16, x16, #0x80
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b14:	ldr	x17, [x16, #136]
  401b18:	add	x16, x16, #0x88
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b24:	ldr	x17, [x16, #144]
  401b28:	add	x16, x16, #0x90
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b34:	ldr	x17, [x16, #152]
  401b38:	add	x16, x16, #0x98
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b44:	ldr	x17, [x16, #160]
  401b48:	add	x16, x16, #0xa0
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b54:	ldr	x17, [x16, #168]
  401b58:	add	x16, x16, #0xa8
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b64:	ldr	x17, [x16, #176]
  401b68:	add	x16, x16, #0xb0
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b74:	ldr	x17, [x16, #184]
  401b78:	add	x16, x16, #0xb8
  401b7c:	br	x17

0000000000401b80 <__strtol_internal@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b84:	ldr	x17, [x16, #192]
  401b88:	add	x16, x16, #0xc0
  401b8c:	br	x17

0000000000401b90 <strncmp@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b94:	ldr	x17, [x16, #200]
  401b98:	add	x16, x16, #0xc8
  401b9c:	br	x17

0000000000401ba0 <bindtextdomain@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ba4:	ldr	x17, [x16, #208]
  401ba8:	add	x16, x16, #0xd0
  401bac:	br	x17

0000000000401bb0 <__libc_start_main@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bb4:	ldr	x17, [x16, #216]
  401bb8:	add	x16, x16, #0xd8
  401bbc:	br	x17

0000000000401bc0 <fgetc@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bc4:	ldr	x17, [x16, #224]
  401bc8:	add	x16, x16, #0xe0
  401bcc:	br	x17

0000000000401bd0 <gettimeofday@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bd4:	ldr	x17, [x16, #232]
  401bd8:	add	x16, x16, #0xe8
  401bdc:	br	x17

0000000000401be0 <gmtime_r@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401be4:	ldr	x17, [x16, #240]
  401be8:	add	x16, x16, #0xf0
  401bec:	br	x17

0000000000401bf0 <scols_new_table@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bf4:	ldr	x17, [x16, #248]
  401bf8:	add	x16, x16, #0xf8
  401bfc:	br	x17

0000000000401c00 <__strtoul_internal@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c04:	ldr	x17, [x16, #256]
  401c08:	add	x16, x16, #0x100
  401c0c:	br	x17

0000000000401c10 <uuid_variant@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c14:	ldr	x17, [x16, #264]
  401c18:	add	x16, x16, #0x108
  401c1c:	br	x17

0000000000401c20 <strdup@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c24:	ldr	x17, [x16, #272]
  401c28:	add	x16, x16, #0x110
  401c2c:	br	x17

0000000000401c30 <scols_table_new_line@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c34:	ldr	x17, [x16, #280]
  401c38:	add	x16, x16, #0x118
  401c3c:	br	x17

0000000000401c40 <scols_unref_table@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c44:	ldr	x17, [x16, #288]
  401c48:	add	x16, x16, #0x120
  401c4c:	br	x17

0000000000401c50 <close@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c54:	ldr	x17, [x16, #296]
  401c58:	add	x16, x16, #0x128
  401c5c:	br	x17

0000000000401c60 <__gmon_start__@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c64:	ldr	x17, [x16, #304]
  401c68:	add	x16, x16, #0x130
  401c6c:	br	x17

0000000000401c70 <mktime@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c74:	ldr	x17, [x16, #312]
  401c78:	add	x16, x16, #0x138
  401c7c:	br	x17

0000000000401c80 <abort@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c84:	ldr	x17, [x16, #320]
  401c88:	add	x16, x16, #0x140
  401c8c:	br	x17

0000000000401c90 <feof@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c94:	ldr	x17, [x16, #328]
  401c98:	add	x16, x16, #0x148
  401c9c:	br	x17

0000000000401ca0 <puts@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ca4:	ldr	x17, [x16, #336]
  401ca8:	add	x16, x16, #0x150
  401cac:	br	x17

0000000000401cb0 <textdomain@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cb4:	ldr	x17, [x16, #344]
  401cb8:	add	x16, x16, #0x158
  401cbc:	br	x17

0000000000401cc0 <getopt_long@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cc4:	ldr	x17, [x16, #352]
  401cc8:	add	x16, x16, #0x160
  401ccc:	br	x17

0000000000401cd0 <strcmp@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cd4:	ldr	x17, [x16, #360]
  401cd8:	add	x16, x16, #0x168
  401cdc:	br	x17

0000000000401ce0 <warn@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ce4:	ldr	x17, [x16, #368]
  401ce8:	add	x16, x16, #0x170
  401cec:	br	x17

0000000000401cf0 <__ctype_b_loc@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cf4:	ldr	x17, [x16, #376]
  401cf8:	add	x16, x16, #0x178
  401cfc:	br	x17

0000000000401d00 <strtol@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d04:	ldr	x17, [x16, #384]
  401d08:	add	x16, x16, #0x180
  401d0c:	br	x17

0000000000401d10 <free@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d14:	ldr	x17, [x16, #392]
  401d18:	add	x16, x16, #0x188
  401d1c:	br	x17

0000000000401d20 <scols_table_enable_json@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d24:	ldr	x17, [x16, #400]
  401d28:	add	x16, x16, #0x190
  401d2c:	br	x17

0000000000401d30 <strncasecmp@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d34:	ldr	x17, [x16, #408]
  401d38:	add	x16, x16, #0x198
  401d3c:	br	x17

0000000000401d40 <vasprintf@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d44:	ldr	x17, [x16, #416]
  401d48:	add	x16, x16, #0x1a0
  401d4c:	br	x17

0000000000401d50 <strndup@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d54:	ldr	x17, [x16, #424]
  401d58:	add	x16, x16, #0x1a8
  401d5c:	br	x17

0000000000401d60 <strspn@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d64:	ldr	x17, [x16, #432]
  401d68:	add	x16, x16, #0x1b0
  401d6c:	br	x17

0000000000401d70 <strchr@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d74:	ldr	x17, [x16, #440]
  401d78:	add	x16, x16, #0x1b8
  401d7c:	br	x17

0000000000401d80 <uuid_time@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d84:	ldr	x17, [x16, #448]
  401d88:	add	x16, x16, #0x1c0
  401d8c:	br	x17

0000000000401d90 <uuid_type@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d94:	ldr	x17, [x16, #456]
  401d98:	add	x16, x16, #0x1c8
  401d9c:	br	x17

0000000000401da0 <__isoc99_scanf@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401da4:	ldr	x17, [x16, #464]
  401da8:	add	x16, x16, #0x1d0
  401dac:	br	x17

0000000000401db0 <fflush@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401db4:	ldr	x17, [x16, #472]
  401db8:	add	x16, x16, #0x1d8
  401dbc:	br	x17

0000000000401dc0 <scols_print_table@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401dc4:	ldr	x17, [x16, #480]
  401dc8:	add	x16, x16, #0x1e0
  401dcc:	br	x17

0000000000401dd0 <warnx@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401dd4:	ldr	x17, [x16, #488]
  401dd8:	add	x16, x16, #0x1e8
  401ddc:	br	x17

0000000000401de0 <uuid_parse@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401de4:	ldr	x17, [x16, #496]
  401de8:	add	x16, x16, #0x1f0
  401dec:	br	x17

0000000000401df0 <memchr@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401df4:	ldr	x17, [x16, #504]
  401df8:	add	x16, x16, #0x1f8
  401dfc:	br	x17

0000000000401e00 <dcgettext@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e04:	ldr	x17, [x16, #512]
  401e08:	add	x16, x16, #0x200
  401e0c:	br	x17

0000000000401e10 <errx@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e14:	ldr	x17, [x16, #520]
  401e18:	add	x16, x16, #0x208
  401e1c:	br	x17

0000000000401e20 <strcspn@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e24:	ldr	x17, [x16, #528]
  401e28:	add	x16, x16, #0x210
  401e2c:	br	x17

0000000000401e30 <printf@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e34:	ldr	x17, [x16, #536]
  401e38:	add	x16, x16, #0x218
  401e3c:	br	x17

0000000000401e40 <__assert_fail@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e44:	ldr	x17, [x16, #544]
  401e48:	add	x16, x16, #0x220
  401e4c:	br	x17

0000000000401e50 <__errno_location@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e54:	ldr	x17, [x16, #552]
  401e58:	add	x16, x16, #0x228
  401e5c:	br	x17

0000000000401e60 <fprintf@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e64:	ldr	x17, [x16, #560]
  401e68:	add	x16, x16, #0x230
  401e6c:	br	x17

0000000000401e70 <scols_init_debug@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e74:	ldr	x17, [x16, #568]
  401e78:	add	x16, x16, #0x238
  401e7c:	br	x17

0000000000401e80 <err@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e84:	ldr	x17, [x16, #576]
  401e88:	add	x16, x16, #0x240
  401e8c:	br	x17

0000000000401e90 <setlocale@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e94:	ldr	x17, [x16, #584]
  401e98:	add	x16, x16, #0x248
  401e9c:	br	x17

0000000000401ea0 <ferror@plt>:
  401ea0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ea4:	ldr	x17, [x16, #592]
  401ea8:	add	x16, x16, #0x250
  401eac:	br	x17

Disassembly of section .text:

0000000000401eb0 <.text>:
  401eb0:	mov	x29, #0x0                   	// #0
  401eb4:	mov	x30, #0x0                   	// #0
  401eb8:	mov	x5, x0
  401ebc:	ldr	x1, [sp]
  401ec0:	add	x2, sp, #0x8
  401ec4:	mov	x6, sp
  401ec8:	movz	x0, #0x0, lsl #48
  401ecc:	movk	x0, #0x0, lsl #32
  401ed0:	movk	x0, #0x40, lsl #16
  401ed4:	movk	x0, #0x1fbc
  401ed8:	movz	x3, #0x0, lsl #48
  401edc:	movk	x3, #0x0, lsl #32
  401ee0:	movk	x3, #0x40, lsl #16
  401ee4:	movk	x3, #0x5600
  401ee8:	movz	x4, #0x0, lsl #48
  401eec:	movk	x4, #0x0, lsl #32
  401ef0:	movk	x4, #0x40, lsl #16
  401ef4:	movk	x4, #0x5680
  401ef8:	bl	401bb0 <__libc_start_main@plt>
  401efc:	bl	401c80 <abort@plt>
  401f00:	adrp	x0, 416000 <ferror@plt+0x14160>
  401f04:	ldr	x0, [x0, #4064]
  401f08:	cbz	x0, 401f10 <ferror@plt+0x70>
  401f0c:	b	401c60 <__gmon_start__@plt>
  401f10:	ret
  401f14:	nop
  401f18:	adrp	x0, 417000 <ferror@plt+0x15160>
  401f1c:	add	x0, x0, #0x270
  401f20:	adrp	x1, 417000 <ferror@plt+0x15160>
  401f24:	add	x1, x1, #0x270
  401f28:	cmp	x1, x0
  401f2c:	b.eq	401f44 <ferror@plt+0xa4>  // b.none
  401f30:	adrp	x1, 405000 <ferror@plt+0x3160>
  401f34:	ldr	x1, [x1, #1720]
  401f38:	cbz	x1, 401f44 <ferror@plt+0xa4>
  401f3c:	mov	x16, x1
  401f40:	br	x16
  401f44:	ret
  401f48:	adrp	x0, 417000 <ferror@plt+0x15160>
  401f4c:	add	x0, x0, #0x270
  401f50:	adrp	x1, 417000 <ferror@plt+0x15160>
  401f54:	add	x1, x1, #0x270
  401f58:	sub	x1, x1, x0
  401f5c:	lsr	x2, x1, #63
  401f60:	add	x1, x2, x1, asr #3
  401f64:	cmp	xzr, x1, asr #1
  401f68:	asr	x1, x1, #1
  401f6c:	b.eq	401f84 <ferror@plt+0xe4>  // b.none
  401f70:	adrp	x2, 405000 <ferror@plt+0x3160>
  401f74:	ldr	x2, [x2, #1728]
  401f78:	cbz	x2, 401f84 <ferror@plt+0xe4>
  401f7c:	mov	x16, x2
  401f80:	br	x16
  401f84:	ret
  401f88:	stp	x29, x30, [sp, #-32]!
  401f8c:	mov	x29, sp
  401f90:	str	x19, [sp, #16]
  401f94:	adrp	x19, 417000 <ferror@plt+0x15160>
  401f98:	ldrb	w0, [x19, #672]
  401f9c:	cbnz	w0, 401fac <ferror@plt+0x10c>
  401fa0:	bl	401f18 <ferror@plt+0x78>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	strb	w0, [x19, #672]
  401fac:	ldr	x19, [sp, #16]
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	b	401f48 <ferror@plt+0xa8>
  401fbc:	sub	sp, sp, #0x90
  401fc0:	stp	x20, x19, [sp, #128]
  401fc4:	mov	x19, x1
  401fc8:	adrp	x1, 405000 <ferror@plt+0x3160>
  401fcc:	mov	w20, w0
  401fd0:	add	x1, x1, #0x9a4
  401fd4:	mov	w0, #0x6                   	// #6
  401fd8:	stp	x29, x30, [sp, #48]
  401fdc:	stp	x28, x27, [sp, #64]
  401fe0:	stp	x26, x25, [sp, #80]
  401fe4:	stp	x24, x23, [sp, #96]
  401fe8:	stp	x22, x21, [sp, #112]
  401fec:	add	x29, sp, #0x30
  401ff0:	bl	401e90 <setlocale@plt>
  401ff4:	adrp	x21, 405000 <ferror@plt+0x3160>
  401ff8:	add	x21, x21, #0x93b
  401ffc:	adrp	x1, 405000 <ferror@plt+0x3160>
  402000:	add	x1, x1, #0x946
  402004:	mov	x0, x21
  402008:	bl	401ba0 <bindtextdomain@plt>
  40200c:	mov	x0, x21
  402010:	bl	401cb0 <textdomain@plt>
  402014:	adrp	x0, 402000 <ferror@plt+0x160>
  402018:	add	x0, x0, #0x818
  40201c:	bl	405688 <ferror@plt+0x37e8>
  402020:	adrp	x2, 405000 <ferror@plt+0x3160>
  402024:	adrp	x3, 405000 <ferror@plt+0x3160>
  402028:	add	x2, x2, #0x958
  40202c:	add	x3, x3, #0x740
  402030:	mov	w0, w20
  402034:	mov	x1, x19
  402038:	mov	x4, xzr
  40203c:	bl	401cc0 <getopt_long@plt>
  402040:	cmn	w0, #0x1
  402044:	b.eq	402114 <ferror@plt+0x274>  // b.none
  402048:	adrp	x26, 405000 <ferror@plt+0x3160>
  40204c:	adrp	x22, 405000 <ferror@plt+0x3160>
  402050:	adrp	x23, 405000 <ferror@plt+0x3160>
  402054:	adrp	x28, 405000 <ferror@plt+0x3160>
  402058:	mov	x21, xzr
  40205c:	mov	w25, wzr
  402060:	mov	w24, wzr
  402064:	add	x26, x26, #0x709
  402068:	add	x22, x22, #0x958
  40206c:	add	x23, x23, #0x740
  402070:	adrp	x27, 417000 <ferror@plt+0x15160>
  402074:	add	x28, x28, #0x824
  402078:	b	4020a0 <ferror@plt+0x200>
  40207c:	orr	w24, w24, #0x1
  402080:	mov	w0, w20
  402084:	mov	x1, x19
  402088:	mov	x2, x22
  40208c:	mov	x3, x23
  402090:	mov	x4, xzr
  402094:	bl	401cc0 <getopt_long@plt>
  402098:	cmn	w0, #0x1
  40209c:	b.eq	40211c <ferror@plt+0x27c>  // b.none
  4020a0:	subs	w8, w0, #0x4a
  4020a4:	b.lt	4020e4 <ferror@plt+0x244>  // b.tstop
  4020a8:	mov	w10, #0x4a                  	// #74
  4020ac:	mov	x9, x28
  4020b0:	cmp	w10, w0
  4020b4:	b.eq	4020cc <ferror@plt+0x22c>  // b.none
  4020b8:	ldr	w10, [x9], #4
  4020bc:	cbz	w10, 4020e4 <ferror@plt+0x244>
  4020c0:	cmp	w10, w0
  4020c4:	b.le	4020b0 <ferror@plt+0x210>
  4020c8:	b	4020e4 <ferror@plt+0x244>
  4020cc:	cbz	w25, 4020e0 <ferror@plt+0x240>
  4020d0:	cmp	w25, w0
  4020d4:	mov	w25, w0
  4020d8:	b.eq	4020e4 <ferror@plt+0x244>  // b.none
  4020dc:	b	4023a4 <ferror@plt+0x504>
  4020e0:	mov	w25, w0
  4020e4:	cmp	w8, #0x28
  4020e8:	b.hi	4022dc <ferror@plt+0x43c>  // b.pmore
  4020ec:	adr	x9, 40207c <ferror@plt+0x1dc>
  4020f0:	ldrb	w10, [x26, x8]
  4020f4:	add	x9, x9, x10, lsl #2
  4020f8:	br	x9
  4020fc:	orr	w24, w24, #0x2
  402100:	b	402080 <ferror@plt+0x1e0>
  402104:	ldr	x21, [x27, #632]
  402108:	b	402080 <ferror@plt+0x1e0>
  40210c:	orr	w24, w24, #0x4
  402110:	b	402080 <ferror@plt+0x1e0>
  402114:	mov	w24, wzr
  402118:	mov	x21, xzr
  40211c:	adrp	x22, 417000 <ferror@plt+0x15160>
  402120:	add	x22, x22, #0x2a8
  402124:	adrp	x8, 417000 <ferror@plt+0x15160>
  402128:	ldr	x9, [x22]
  40212c:	adrp	x10, 405000 <ferror@plt+0x3160>
  402130:	ldrsw	x23, [x8, #640]
  402134:	ldr	q0, [x10, #1744]
  402138:	add	x8, x22, x9, lsl #2
  40213c:	add	x9, x9, #0x4
  402140:	str	x9, [x22]
  402144:	str	q0, [x8, #16]
  402148:	cbz	x21, 40216c <ferror@plt+0x2cc>
  40214c:	adrp	x4, 402000 <ferror@plt+0x160>
  402150:	add	x1, x22, #0x10
  402154:	add	x4, x4, #0x6f8
  402158:	mov	w2, #0x8                   	// #8
  40215c:	mov	x0, x21
  402160:	mov	x3, x22
  402164:	bl	403dd8 <ferror@plt+0x1f38>
  402168:	tbnz	w0, #31, 4022b8 <ferror@plt+0x418>
  40216c:	mov	w0, wzr
  402170:	bl	401e70 <scols_init_debug@plt>
  402174:	bl	401bf0 <scols_new_table@plt>
  402178:	cbz	x0, 4024b8 <ferror@plt+0x618>
  40217c:	mov	x21, x0
  402180:	tbz	w24, #0, 4021a0 <ferror@plt+0x300>
  402184:	mov	w1, #0x1                   	// #1
  402188:	mov	x0, x21
  40218c:	bl	401d20 <scols_table_enable_json@plt>
  402190:	adrp	x1, 405000 <ferror@plt+0x3160>
  402194:	add	x1, x1, #0xc2d
  402198:	mov	x0, x21
  40219c:	bl	401a90 <scols_table_set_name@plt>
  4021a0:	and	w24, w24, #0xff
  4021a4:	ubfx	w1, w24, #1, #1
  4021a8:	mov	x0, x21
  4021ac:	bl	401ab0 <scols_table_enable_noheadings@plt>
  4021b0:	ubfx	w1, w24, #2, #1
  4021b4:	mov	x0, x21
  4021b8:	bl	401b10 <scols_table_enable_raw@plt>
  4021bc:	adrp	x24, 417000 <ferror@plt+0x15160>
  4021c0:	ldr	x8, [x24, #680]
  4021c4:	cbz	x8, 402228 <ferror@plt+0x388>
  4021c8:	adrp	x27, 405000 <ferror@plt+0x3160>
  4021cc:	mov	x25, xzr
  4021d0:	mov	x26, xzr
  4021d4:	add	x27, x27, #0x8a0
  4021d8:	mov	x28, #0x100000000           	// #4294967296
  4021dc:	asr	x9, x25, #32
  4021e0:	cmp	x8, x9
  4021e4:	b.ls	402348 <ferror@plt+0x4a8>  // b.plast
  4021e8:	add	x8, x22, x9, lsl #2
  4021ec:	ldrsw	x8, [x8, #16]
  4021f0:	cmp	w8, #0x4
  4021f4:	b.ge	402368 <ferror@plt+0x4c8>  // b.tcont
  4021f8:	add	x8, x27, x8, lsl #5
  4021fc:	ldr	x1, [x8]
  402200:	ldr	d0, [x8, #8]
  402204:	ldr	w2, [x8, #16]
  402208:	mov	x0, x21
  40220c:	bl	401ac0 <scols_table_new_column@plt>
  402210:	cbz	x0, 402388 <ferror@plt+0x4e8>
  402214:	ldr	x8, [x24, #680]
  402218:	add	x26, x26, #0x1
  40221c:	add	x25, x25, x28
  402220:	cmp	x26, x8
  402224:	b.cc	4021dc <ferror@plt+0x33c>  // b.lo, b.ul, b.last
  402228:	sxtw	x8, w20
  40222c:	sub	x20, x8, x23
  402230:	cbz	w20, 40226c <ferror@plt+0x3cc>
  402234:	mov	x22, xzr
  402238:	add	x19, x19, x23, lsl #3
  40223c:	ldr	x1, [x19, x22, lsl #3]
  402240:	mov	x0, x21
  402244:	bl	402928 <ferror@plt+0xa88>
  402248:	add	x22, x22, #0x1
  40224c:	cmp	x22, x20
  402250:	b.cc	40223c <ferror@plt+0x39c>  // b.lo, b.ul, b.last
  402254:	mov	x0, x21
  402258:	bl	401dc0 <scols_print_table@plt>
  40225c:	mov	x0, x21
  402260:	bl	401c40 <scols_unref_table@plt>
  402264:	mov	w0, wzr
  402268:	b	4022bc <ferror@plt+0x41c>
  40226c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402270:	add	x0, x0, #0xc56
  402274:	add	x1, sp, #0x8
  402278:	bl	401da0 <__isoc99_scanf@plt>
  40227c:	cbz	w0, 402254 <ferror@plt+0x3b4>
  402280:	adrp	x19, 405000 <ferror@plt+0x3160>
  402284:	adrp	x20, 417000 <ferror@plt+0x15160>
  402288:	add	x19, x19, #0xc56
  40228c:	ldr	x0, [x20, #656]
  402290:	bl	401c90 <feof@plt>
  402294:	cbnz	w0, 402254 <ferror@plt+0x3b4>
  402298:	add	x1, sp, #0x8
  40229c:	mov	x0, x21
  4022a0:	bl	402928 <ferror@plt+0xa88>
  4022a4:	add	x1, sp, #0x8
  4022a8:	mov	x0, x19
  4022ac:	bl	401da0 <__isoc99_scanf@plt>
  4022b0:	cbnz	w0, 40228c <ferror@plt+0x3ec>
  4022b4:	b	402254 <ferror@plt+0x3b4>
  4022b8:	mov	w0, #0x1                   	// #1
  4022bc:	ldp	x20, x19, [sp, #128]
  4022c0:	ldp	x22, x21, [sp, #112]
  4022c4:	ldp	x24, x23, [sp, #96]
  4022c8:	ldp	x26, x25, [sp, #80]
  4022cc:	ldp	x28, x27, [sp, #64]
  4022d0:	ldp	x29, x30, [sp, #48]
  4022d4:	add	sp, sp, #0x90
  4022d8:	ret
  4022dc:	adrp	x8, 417000 <ferror@plt+0x15160>
  4022e0:	ldr	x19, [x8, #624]
  4022e4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4022e8:	add	x1, x1, #0x97e
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	mov	x0, xzr
  4022f4:	bl	401e00 <dcgettext@plt>
  4022f8:	adrp	x8, 417000 <ferror@plt+0x15160>
  4022fc:	ldr	x2, [x8, #664]
  402300:	mov	x1, x0
  402304:	mov	x0, x19
  402308:	bl	401e60 <fprintf@plt>
  40230c:	mov	w0, #0x1                   	// #1
  402310:	bl	401a50 <exit@plt>
  402314:	adrp	x1, 405000 <ferror@plt+0x3160>
  402318:	add	x1, x1, #0x960
  40231c:	mov	w2, #0x5                   	// #5
  402320:	mov	x0, xzr
  402324:	bl	401e00 <dcgettext@plt>
  402328:	adrp	x8, 417000 <ferror@plt+0x15160>
  40232c:	ldr	x1, [x8, #664]
  402330:	adrp	x2, 405000 <ferror@plt+0x3160>
  402334:	add	x2, x2, #0x96c
  402338:	bl	401e30 <printf@plt>
  40233c:	mov	w0, wzr
  402340:	bl	401a50 <exit@plt>
  402344:	bl	4024c4 <ferror@plt+0x624>
  402348:	adrp	x0, 405000 <ferror@plt+0x3160>
  40234c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402350:	adrp	x3, 405000 <ferror@plt+0x3160>
  402354:	add	x0, x0, #0xc64
  402358:	add	x1, x1, #0xbb7
  40235c:	add	x3, x3, #0xc73
  402360:	mov	w2, #0x83                  	// #131
  402364:	bl	401e40 <__assert_fail@plt>
  402368:	adrp	x0, 405000 <ferror@plt+0x3160>
  40236c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402370:	adrp	x3, 405000 <ferror@plt+0x3160>
  402374:	add	x0, x0, #0xc8d
  402378:	add	x1, x1, #0xbb7
  40237c:	add	x3, x3, #0xc73
  402380:	mov	w2, #0x84                  	// #132
  402384:	bl	401e40 <__assert_fail@plt>
  402388:	adrp	x1, 405000 <ferror@plt+0x3160>
  40238c:	add	x1, x1, #0xc33
  402390:	mov	w2, #0x5                   	// #5
  402394:	bl	401e00 <dcgettext@plt>
  402398:	mov	x1, x0
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	bl	401e80 <err@plt>
  4023a4:	adrp	x21, 417000 <ferror@plt+0x15160>
  4023a8:	ldr	x19, [x21, #624]
  4023ac:	adrp	x1, 405000 <ferror@plt+0x3160>
  4023b0:	add	x1, x1, #0x9b1
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	mov	x0, xzr
  4023bc:	bl	401e00 <dcgettext@plt>
  4023c0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4023c4:	ldr	x2, [x8, #664]
  4023c8:	mov	x1, x0
  4023cc:	mov	x0, x19
  4023d0:	bl	401e60 <fprintf@plt>
  4023d4:	adrp	x23, 405000 <ferror@plt+0x3160>
  4023d8:	adrp	x24, 405000 <ferror@plt+0x3160>
  4023dc:	adrp	x25, 405000 <ferror@plt+0x3160>
  4023e0:	adrp	x20, 405000 <ferror@plt+0x3160>
  4023e4:	adrp	x27, 405000 <ferror@plt+0x3160>
  4023e8:	adrp	x28, 405000 <ferror@plt+0x3160>
  4023ec:	adrp	x19, 405000 <ferror@plt+0x3160>
  4023f0:	adrp	x26, 405000 <ferror@plt+0x3160>
  4023f4:	mov	x22, xzr
  4023f8:	add	x23, x23, #0x820
  4023fc:	add	x24, x24, #0x920
  402400:	add	x25, x25, #0x6e0
  402404:	add	x20, x20, #0x9d3
  402408:	add	x27, x27, #0xafb
  40240c:	add	x28, x28, #0x925
  402410:	add	x19, x19, #0x930
  402414:	add	x26, x26, #0x937
  402418:	ldr	w2, [x23, x22]
  40241c:	sub	w8, w2, #0x4a
  402420:	cmp	w8, #0x28
  402424:	b.hi	402448 <ferror@plt+0x5a8>  // b.pmore
  402428:	adr	x9, 40243c <ferror@plt+0x59c>
  40242c:	ldrb	w10, [x25, x8]
  402430:	add	x9, x9, x10, lsl #2
  402434:	mov	x3, x24
  402438:	br	x9
  40243c:	adrp	x3, 405000 <ferror@plt+0x3160>
  402440:	add	x3, x3, #0xb17
  402444:	b	402488 <ferror@plt+0x5e8>
  402448:	cbz	w2, 4024a4 <ferror@plt+0x604>
  40244c:	sub	w8, w2, #0x21
  402450:	cmp	w8, #0x5d
  402454:	b.hi	402498 <ferror@plt+0x5f8>  // b.pmore
  402458:	ldr	x0, [x21, #624]
  40245c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402460:	add	x1, x1, #0x9d9
  402464:	bl	401e60 <fprintf@plt>
  402468:	b	402498 <ferror@plt+0x5f8>
  40246c:	mov	x3, x27
  402470:	b	402488 <ferror@plt+0x5e8>
  402474:	mov	x3, x28
  402478:	b	402488 <ferror@plt+0x5e8>
  40247c:	mov	x3, x19
  402480:	b	402488 <ferror@plt+0x5e8>
  402484:	mov	x3, x26
  402488:	ldr	x0, [x21, #624]
  40248c:	mov	x1, x20
  402490:	mov	x2, x3
  402494:	bl	401e60 <fprintf@plt>
  402498:	add	x22, x22, #0x4
  40249c:	cmp	x22, #0x3c
  4024a0:	b.ne	402418 <ferror@plt+0x578>  // b.any
  4024a4:	ldr	x1, [x21, #624]
  4024a8:	mov	w0, #0xa                   	// #10
  4024ac:	bl	401b00 <fputc@plt>
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	bl	401a50 <exit@plt>
  4024b8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024bc:	add	x1, x1, #0xc0d
  4024c0:	b	402390 <ferror@plt+0x4f0>
  4024c4:	stp	x29, x30, [sp, #-48]!
  4024c8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024cc:	add	x1, x1, #0x9de
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	mov	x0, xzr
  4024d8:	str	x21, [sp, #16]
  4024dc:	stp	x20, x19, [sp, #32]
  4024e0:	mov	x29, sp
  4024e4:	bl	401e00 <dcgettext@plt>
  4024e8:	adrp	x21, 417000 <ferror@plt+0x15160>
  4024ec:	ldr	x1, [x21, #648]
  4024f0:	bl	401a40 <fputs@plt>
  4024f4:	ldr	x19, [x21, #648]
  4024f8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024fc:	add	x1, x1, #0x9e7
  402500:	mov	w2, #0x5                   	// #5
  402504:	mov	x0, xzr
  402508:	bl	401e00 <dcgettext@plt>
  40250c:	adrp	x8, 417000 <ferror@plt+0x15160>
  402510:	ldr	x2, [x8, #664]
  402514:	mov	x1, x0
  402518:	mov	x0, x19
  40251c:	bl	401e60 <fprintf@plt>
  402520:	adrp	x1, 405000 <ferror@plt+0x3160>
  402524:	add	x1, x1, #0xa01
  402528:	mov	w2, #0x5                   	// #5
  40252c:	mov	x0, xzr
  402530:	bl	401e00 <dcgettext@plt>
  402534:	ldr	x1, [x21, #648]
  402538:	bl	401a40 <fputs@plt>
  40253c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402540:	add	x1, x1, #0xa0c
  402544:	mov	w2, #0x5                   	// #5
  402548:	mov	x0, xzr
  40254c:	bl	401e00 <dcgettext@plt>
  402550:	bl	401ca0 <puts@plt>
  402554:	adrp	x1, 405000 <ferror@plt+0x3160>
  402558:	add	x1, x1, #0xa3b
  40255c:	mov	w2, #0x5                   	// #5
  402560:	mov	x0, xzr
  402564:	bl	401e00 <dcgettext@plt>
  402568:	bl	401ca0 <puts@plt>
  40256c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402570:	add	x1, x1, #0xa68
  402574:	mov	w2, #0x5                   	// #5
  402578:	mov	x0, xzr
  40257c:	bl	401e00 <dcgettext@plt>
  402580:	bl	401ca0 <puts@plt>
  402584:	adrp	x1, 405000 <ferror@plt+0x3160>
  402588:	add	x1, x1, #0xa9f
  40258c:	mov	w2, #0x5                   	// #5
  402590:	mov	x0, xzr
  402594:	bl	401e00 <dcgettext@plt>
  402598:	bl	401ca0 <puts@plt>
  40259c:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025a0:	add	x1, x1, #0xaee
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	mov	x0, xzr
  4025ac:	bl	401e00 <dcgettext@plt>
  4025b0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025b4:	mov	x19, x0
  4025b8:	add	x1, x1, #0xb0f
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	mov	x0, xzr
  4025c4:	bl	401e00 <dcgettext@plt>
  4025c8:	mov	x4, x0
  4025cc:	adrp	x0, 405000 <ferror@plt+0x3160>
  4025d0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025d4:	adrp	x3, 405000 <ferror@plt+0x3160>
  4025d8:	add	x0, x0, #0xad1
  4025dc:	add	x1, x1, #0xae2
  4025e0:	add	x3, x3, #0xb00
  4025e4:	mov	x2, x19
  4025e8:	bl	401e30 <printf@plt>
  4025ec:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025f0:	add	x1, x1, #0xb1f
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	mov	x0, xzr
  4025fc:	bl	401e00 <dcgettext@plt>
  402600:	ldr	x1, [x21, #648]
  402604:	bl	401a40 <fputs@plt>
  402608:	ldr	x19, [x21, #648]
  40260c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402610:	add	x1, x1, #0xb72
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	401e00 <dcgettext@plt>
  402620:	adrp	x20, 405000 <ferror@plt+0x3160>
  402624:	add	x20, x20, #0xb3b
  402628:	adrp	x2, 405000 <ferror@plt+0x3160>
  40262c:	mov	x3, x0
  402630:	add	x2, x2, #0xb6d
  402634:	mov	x0, x19
  402638:	mov	x1, x20
  40263c:	bl	401e60 <fprintf@plt>
  402640:	ldr	x19, [x21, #648]
  402644:	adrp	x1, 405000 <ferror@plt+0x3160>
  402648:	add	x1, x1, #0xb8c
  40264c:	mov	w2, #0x5                   	// #5
  402650:	mov	x0, xzr
  402654:	bl	401e00 <dcgettext@plt>
  402658:	adrp	x2, 405000 <ferror@plt+0x3160>
  40265c:	mov	x3, x0
  402660:	add	x2, x2, #0xb84
  402664:	mov	x0, x19
  402668:	mov	x1, x20
  40266c:	bl	401e60 <fprintf@plt>
  402670:	ldr	x19, [x21, #648]
  402674:	adrp	x1, 405000 <ferror@plt+0x3160>
  402678:	add	x1, x1, #0xb9e
  40267c:	mov	w2, #0x5                   	// #5
  402680:	mov	x0, xzr
  402684:	bl	401e00 <dcgettext@plt>
  402688:	adrp	x2, 405000 <ferror@plt+0x3160>
  40268c:	mov	x3, x0
  402690:	add	x2, x2, #0xb99
  402694:	mov	x0, x19
  402698:	mov	x1, x20
  40269c:	bl	401e60 <fprintf@plt>
  4026a0:	ldr	x19, [x21, #648]
  4026a4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026a8:	add	x1, x1, #0xbad
  4026ac:	mov	w2, #0x5                   	// #5
  4026b0:	mov	x0, xzr
  4026b4:	bl	401e00 <dcgettext@plt>
  4026b8:	adrp	x2, 405000 <ferror@plt+0x3160>
  4026bc:	mov	x3, x0
  4026c0:	add	x2, x2, #0xba8
  4026c4:	mov	x0, x19
  4026c8:	mov	x1, x20
  4026cc:	bl	401e60 <fprintf@plt>
  4026d0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026d4:	add	x1, x1, #0xb45
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, xzr
  4026e0:	bl	401e00 <dcgettext@plt>
  4026e4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026e8:	add	x1, x1, #0xb60
  4026ec:	bl	401e30 <printf@plt>
  4026f0:	mov	w0, wzr
  4026f4:	bl	401a50 <exit@plt>
  4026f8:	stp	x29, x30, [sp, #-32]!
  4026fc:	stp	x20, x19, [sp, #16]
  402700:	mov	x29, sp
  402704:	cbz	x0, 4027f8 <ferror@plt+0x958>
  402708:	mov	x20, x1
  40270c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402710:	add	x1, x1, #0xb6d
  402714:	mov	x2, x20
  402718:	mov	x19, x0
  40271c:	bl	401d30 <strncasecmp@plt>
  402720:	cbnz	w0, 40273c <ferror@plt+0x89c>
  402724:	cmp	x20, #0x4
  402728:	b.ne	40273c <ferror@plt+0x89c>  // b.any
  40272c:	mov	w0, wzr
  402730:	ldp	x20, x19, [sp, #16]
  402734:	ldp	x29, x30, [sp], #32
  402738:	ret
  40273c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402740:	add	x1, x1, #0xb84
  402744:	mov	x0, x19
  402748:	mov	x2, x20
  40274c:	bl	401d30 <strncasecmp@plt>
  402750:	cbnz	w0, 40276c <ferror@plt+0x8cc>
  402754:	cmp	x20, #0x7
  402758:	b.ne	40276c <ferror@plt+0x8cc>  // b.any
  40275c:	mov	w0, #0x1                   	// #1
  402760:	ldp	x20, x19, [sp, #16]
  402764:	ldp	x29, x30, [sp], #32
  402768:	ret
  40276c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402770:	add	x1, x1, #0xb99
  402774:	mov	x0, x19
  402778:	mov	x2, x20
  40277c:	bl	401d30 <strncasecmp@plt>
  402780:	cbnz	w0, 40279c <ferror@plt+0x8fc>
  402784:	cmp	x20, #0x4
  402788:	b.ne	40279c <ferror@plt+0x8fc>  // b.any
  40278c:	mov	w0, #0x2                   	// #2
  402790:	ldp	x20, x19, [sp, #16]
  402794:	ldp	x29, x30, [sp], #32
  402798:	ret
  40279c:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027a0:	add	x1, x1, #0xba8
  4027a4:	mov	x0, x19
  4027a8:	mov	x2, x20
  4027ac:	bl	401d30 <strncasecmp@plt>
  4027b0:	cbnz	w0, 4027cc <ferror@plt+0x92c>
  4027b4:	cmp	x20, #0x4
  4027b8:	b.ne	4027cc <ferror@plt+0x92c>  // b.any
  4027bc:	mov	w0, #0x3                   	// #3
  4027c0:	ldp	x20, x19, [sp, #16]
  4027c4:	ldp	x29, x30, [sp], #32
  4027c8:	ret
  4027cc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027d0:	add	x1, x1, #0xbfa
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	bl	401e00 <dcgettext@plt>
  4027e0:	mov	x1, x19
  4027e4:	bl	401dd0 <warnx@plt>
  4027e8:	mov	w0, #0xffffffff            	// #-1
  4027ec:	ldp	x20, x19, [sp, #16]
  4027f0:	ldp	x29, x30, [sp], #32
  4027f4:	ret
  4027f8:	adrp	x0, 405000 <ferror@plt+0x3160>
  4027fc:	adrp	x1, 405000 <ferror@plt+0x3160>
  402800:	adrp	x3, 405000 <ferror@plt+0x3160>
  402804:	add	x0, x0, #0xba3
  402808:	add	x1, x1, #0xbb7
  40280c:	add	x3, x3, #0xbce
  402810:	mov	w2, #0x76                  	// #118
  402814:	bl	401e40 <__assert_fail@plt>
  402818:	stp	x29, x30, [sp, #-32]!
  40281c:	adrp	x8, 417000 <ferror@plt+0x15160>
  402820:	stp	x20, x19, [sp, #16]
  402824:	ldr	x20, [x8, #648]
  402828:	mov	x29, sp
  40282c:	bl	401e50 <__errno_location@plt>
  402830:	mov	x19, x0
  402834:	str	wzr, [x0]
  402838:	mov	x0, x20
  40283c:	bl	401ea0 <ferror@plt>
  402840:	cbnz	w0, 4028e0 <ferror@plt+0xa40>
  402844:	mov	x0, x20
  402848:	bl	401db0 <fflush@plt>
  40284c:	cbz	w0, 4028a0 <ferror@plt+0xa00>
  402850:	ldr	w20, [x19]
  402854:	cmp	w20, #0x9
  402858:	b.eq	402864 <ferror@plt+0x9c4>  // b.none
  40285c:	cmp	w20, #0x20
  402860:	b.ne	4028f8 <ferror@plt+0xa58>  // b.any
  402864:	adrp	x8, 417000 <ferror@plt+0x15160>
  402868:	ldr	x20, [x8, #624]
  40286c:	str	wzr, [x19]
  402870:	mov	x0, x20
  402874:	bl	401ea0 <ferror@plt>
  402878:	cbnz	w0, 402920 <ferror@plt+0xa80>
  40287c:	mov	x0, x20
  402880:	bl	401db0 <fflush@plt>
  402884:	cbz	w0, 4028c0 <ferror@plt+0xa20>
  402888:	ldr	w8, [x19]
  40288c:	cmp	w8, #0x9
  402890:	b.ne	402920 <ferror@plt+0xa80>  // b.any
  402894:	ldp	x20, x19, [sp, #16]
  402898:	ldp	x29, x30, [sp], #32
  40289c:	ret
  4028a0:	mov	x0, x20
  4028a4:	bl	401b50 <fileno@plt>
  4028a8:	tbnz	w0, #31, 402850 <ferror@plt+0x9b0>
  4028ac:	bl	401a60 <dup@plt>
  4028b0:	tbnz	w0, #31, 402850 <ferror@plt+0x9b0>
  4028b4:	bl	401c50 <close@plt>
  4028b8:	cbnz	w0, 402850 <ferror@plt+0x9b0>
  4028bc:	b	402864 <ferror@plt+0x9c4>
  4028c0:	mov	x0, x20
  4028c4:	bl	401b50 <fileno@plt>
  4028c8:	tbnz	w0, #31, 402888 <ferror@plt+0x9e8>
  4028cc:	bl	401a60 <dup@plt>
  4028d0:	tbnz	w0, #31, 402888 <ferror@plt+0x9e8>
  4028d4:	bl	401c50 <close@plt>
  4028d8:	cbnz	w0, 402888 <ferror@plt+0x9e8>
  4028dc:	b	402894 <ferror@plt+0x9f4>
  4028e0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028e4:	add	x1, x1, #0x9a5
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	mov	x0, xzr
  4028f0:	bl	401e00 <dcgettext@plt>
  4028f4:	b	402910 <ferror@plt+0xa70>
  4028f8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028fc:	add	x1, x1, #0x9a5
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	401e00 <dcgettext@plt>
  40290c:	cbnz	w20, 40291c <ferror@plt+0xa7c>
  402910:	bl	401dd0 <warnx@plt>
  402914:	mov	w0, #0x1                   	// #1
  402918:	bl	401a10 <_exit@plt>
  40291c:	bl	401ce0 <warn@plt>
  402920:	mov	w0, #0x1                   	// #1
  402924:	bl	401a10 <_exit@plt>
  402928:	sub	sp, sp, #0xb0
  40292c:	stp	x29, x30, [sp, #80]
  402930:	stp	x28, x27, [sp, #96]
  402934:	stp	x26, x25, [sp, #112]
  402938:	stp	x24, x23, [sp, #128]
  40293c:	stp	x22, x21, [sp, #144]
  402940:	stp	x20, x19, [sp, #160]
  402944:	add	x29, sp, #0x50
  402948:	cbz	x0, 402c44 <ferror@plt+0xda4>
  40294c:	mov	x19, x1
  402950:	cbz	x1, 402c64 <ferror@plt+0xdc4>
  402954:	mov	x1, xzr
  402958:	bl	401c30 <scols_table_new_line@plt>
  40295c:	adrp	x28, 417000 <ferror@plt+0x15160>
  402960:	str	x0, [x28, #688]
  402964:	cbz	x0, 402c84 <ferror@plt+0xde4>
  402968:	sub	x1, x29, #0x10
  40296c:	mov	x0, x19
  402970:	bl	401de0 <uuid_parse@plt>
  402974:	cbz	w0, 402994 <ferror@plt+0xaf4>
  402978:	mov	w20, #0xffffffff            	// #-1
  40297c:	mov	w23, #0x1                   	// #1
  402980:	mov	w21, #0xffffffff            	// #-1
  402984:	adrp	x25, 417000 <ferror@plt+0x15160>
  402988:	ldr	x8, [x25, #680]
  40298c:	cbnz	x8, 4029bc <ferror@plt+0xb1c>
  402990:	b	402bb0 <ferror@plt+0xd10>
  402994:	sub	x0, x29, #0x10
  402998:	bl	401c10 <uuid_variant@plt>
  40299c:	mov	w20, w0
  4029a0:	sub	x0, x29, #0x10
  4029a4:	bl	401d90 <uuid_type@plt>
  4029a8:	mov	w21, w0
  4029ac:	mov	w23, wzr
  4029b0:	adrp	x25, 417000 <ferror@plt+0x15160>
  4029b4:	ldr	x8, [x25, #680]
  4029b8:	cbz	x8, 402bb0 <ferror@plt+0xd10>
  4029bc:	cmp	w20, #0x1
  4029c0:	cset	w9, eq  // eq = none
  4029c4:	cmp	w21, #0x1
  4029c8:	adrp	x26, 417000 <ferror@plt+0x15160>
  4029cc:	adrp	x24, 405000 <ferror@plt+0x3160>
  4029d0:	adrp	x27, 405000 <ferror@plt+0x3160>
  4029d4:	cset	w10, eq  // eq = none
  4029d8:	mov	x22, xzr
  4029dc:	add	x26, x26, #0x2a8
  4029e0:	add	x24, x24, #0x732
  4029e4:	add	x27, x27, #0xd1a
  4029e8:	and	w9, w9, w10
  4029ec:	str	w9, [sp]
  4029f0:	add	x9, x26, x22, lsl #2
  4029f4:	ldr	w9, [x9, #16]
  4029f8:	cmp	w9, #0x4
  4029fc:	b.ge	402bd0 <ferror@plt+0xd30>  // b.tcont
  402a00:	cmp	w9, #0x3
  402a04:	b.hi	402bf0 <ferror@plt+0xd50>  // b.pmore
  402a08:	mov	w9, w9
  402a0c:	adr	x10, 402a1c <ferror@plt+0xb7c>
  402a10:	ldrb	w11, [x24, x9]
  402a14:	add	x10, x10, x11, lsl #2
  402a18:	br	x10
  402a1c:	mov	x0, x19
  402a20:	b	402ad0 <ferror@plt+0xc30>
  402a24:	cbnz	w23, 402abc <ferror@plt+0xc1c>
  402a28:	cmp	w21, #0x5
  402a2c:	b.hi	402b88 <ferror@plt+0xce8>  // b.pmore
  402a30:	adrp	x11, 405000 <ferror@plt+0x3160>
  402a34:	mov	w8, w21
  402a38:	add	x11, x11, #0x736
  402a3c:	adr	x9, 402a4c <ferror@plt+0xbac>
  402a40:	ldrb	w10, [x11, x8]
  402a44:	add	x9, x9, x10, lsl #2
  402a48:	br	x9
  402a4c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402a50:	mov	x0, x19
  402a54:	add	x1, x1, #0xd3a
  402a58:	bl	401d60 <strspn@plt>
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	cmp	x0, #0x24
  402a64:	b.ne	402b8c <ferror@plt+0xcec>  // b.any
  402a68:	adrp	x1, 405000 <ferror@plt+0x3160>
  402a6c:	mov	x0, xzr
  402a70:	add	x1, x1, #0xd3d
  402a74:	b	402ac8 <ferror@plt+0xc28>
  402a78:	cbnz	w23, 402abc <ferror@plt+0xc1c>
  402a7c:	ldr	w9, [sp]
  402a80:	cbz	w9, 402af0 <ferror@plt+0xc50>
  402a84:	sub	x0, x29, #0x10
  402a88:	sub	x1, x29, #0x20
  402a8c:	bl	401d80 <uuid_time@plt>
  402a90:	sub	x0, x29, #0x20
  402a94:	add	x2, sp, #0x4
  402a98:	mov	w1, #0x17                  	// #23
  402a9c:	mov	w3, #0x2a                  	// #42
  402aa0:	bl	4051e0 <ferror@plt+0x3340>
  402aa4:	add	x0, sp, #0x4
  402aa8:	bl	401c20 <strdup@plt>
  402aac:	cbz	x0, 402bf4 <ferror@plt+0xd54>
  402ab0:	mov	x2, x0
  402ab4:	b	402adc <ferror@plt+0xc3c>
  402ab8:	cbz	w23, 402b00 <ferror@plt+0xc60>
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	mov	x0, xzr
  402ac4:	mov	x1, x27
  402ac8:	bl	401e00 <dcgettext@plt>
  402acc:	cbz	x0, 402c24 <ferror@plt+0xd84>
  402ad0:	bl	401c20 <strdup@plt>
  402ad4:	mov	x2, x0
  402ad8:	cbz	x0, 402bf4 <ferror@plt+0xd54>
  402adc:	ldr	x0, [x28, #688]
  402ae0:	mov	x1, x22
  402ae4:	bl	401a70 <scols_line_refer_data@plt>
  402ae8:	cbnz	w0, 402c04 <ferror@plt+0xd64>
  402aec:	ldr	x8, [x25, #680]
  402af0:	add	x22, x22, #0x1
  402af4:	cmp	x22, x8
  402af8:	b.cc	4029f0 <ferror@plt+0xb50>  // b.lo, b.ul, b.last
  402afc:	b	402bb0 <ferror@plt+0xd10>
  402b00:	cmp	w20, #0x2
  402b04:	b.eq	402b2c <ferror@plt+0xc8c>  // b.none
  402b08:	cmp	w20, #0x1
  402b0c:	b.eq	402b20 <ferror@plt+0xc80>  // b.none
  402b10:	cbnz	w20, 402b38 <ferror@plt+0xc98>
  402b14:	adrp	x0, 405000 <ferror@plt+0x3160>
  402b18:	add	x0, x0, #0xd22
  402b1c:	b	402ad0 <ferror@plt+0xc30>
  402b20:	adrp	x0, 405000 <ferror@plt+0x3160>
  402b24:	add	x0, x0, #0xd26
  402b28:	b	402ad0 <ferror@plt+0xc30>
  402b2c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402b30:	add	x0, x0, #0xd2a
  402b34:	b	402ad0 <ferror@plt+0xc30>
  402b38:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b3c:	mov	w2, #0x5                   	// #5
  402b40:	mov	x0, xzr
  402b44:	add	x1, x1, #0xd34
  402b48:	b	402ac8 <ferror@plt+0xc28>
  402b4c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b50:	mov	w2, #0x5                   	// #5
  402b54:	mov	x0, xzr
  402b58:	add	x1, x1, #0xd5f
  402b5c:	b	402ac8 <ferror@plt+0xc28>
  402b60:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b64:	mov	w2, #0x5                   	// #5
  402b68:	mov	x0, xzr
  402b6c:	add	x1, x1, #0xd49
  402b70:	b	402ac8 <ferror@plt+0xc28>
  402b74:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	mov	x0, xzr
  402b80:	add	x1, x1, #0xd54
  402b84:	b	402ac8 <ferror@plt+0xc28>
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b90:	mov	x0, xzr
  402b94:	add	x1, x1, #0xd41
  402b98:	b	402ac8 <ferror@plt+0xc28>
  402b9c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	mov	x0, xzr
  402ba8:	add	x1, x1, #0xd66
  402bac:	b	402ac8 <ferror@plt+0xc28>
  402bb0:	ldp	x20, x19, [sp, #160]
  402bb4:	ldp	x22, x21, [sp, #144]
  402bb8:	ldp	x24, x23, [sp, #128]
  402bbc:	ldp	x26, x25, [sp, #112]
  402bc0:	ldp	x28, x27, [sp, #96]
  402bc4:	ldp	x29, x30, [sp, #80]
  402bc8:	add	sp, sp, #0xb0
  402bcc:	ret
  402bd0:	adrp	x0, 405000 <ferror@plt+0x3160>
  402bd4:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bd8:	adrp	x3, 405000 <ferror@plt+0x3160>
  402bdc:	add	x0, x0, #0xc8d
  402be0:	add	x1, x1, #0xbb7
  402be4:	add	x3, x3, #0xc73
  402be8:	mov	w2, #0x84                  	// #132
  402bec:	bl	401e40 <__assert_fail@plt>
  402bf0:	bl	401c80 <abort@plt>
  402bf4:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bf8:	add	x1, x1, #0xdbe
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	bl	401e80 <err@plt>
  402c04:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c08:	add	x1, x1, #0xd71
  402c0c:	mov	w2, #0x5                   	// #5
  402c10:	mov	x0, xzr
  402c14:	bl	401e00 <dcgettext@plt>
  402c18:	mov	x1, x0
  402c1c:	mov	w0, #0x1                   	// #1
  402c20:	bl	401e10 <errx@plt>
  402c24:	adrp	x0, 405000 <ferror@plt+0x3160>
  402c28:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c2c:	adrp	x3, 405000 <ferror@plt+0x3160>
  402c30:	add	x0, x0, #0xd8b
  402c34:	add	x1, x1, #0xd8f
  402c38:	add	x3, x3, #0xda2
  402c3c:	mov	w2, #0x4a                  	// #74
  402c40:	bl	401e40 <__assert_fail@plt>
  402c44:	adrp	x0, 405000 <ferror@plt+0x3160>
  402c48:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c4c:	adrp	x3, 405000 <ferror@plt+0x3160>
  402c50:	add	x0, x0, #0xcb3
  402c54:	add	x1, x1, #0xbb7
  402c58:	add	x3, x3, #0xcb6
  402c5c:	mov	w2, #0x95                  	// #149
  402c60:	bl	401e40 <__assert_fail@plt>
  402c64:	adrp	x0, 405000 <ferror@plt+0x3160>
  402c68:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c6c:	adrp	x3, 405000 <ferror@plt+0x3160>
  402c70:	add	x0, x0, #0xcf6
  402c74:	add	x1, x1, #0xbb7
  402c78:	add	x3, x3, #0xcb6
  402c7c:	mov	w2, #0x96                  	// #150
  402c80:	bl	401e40 <__assert_fail@plt>
  402c84:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c88:	add	x1, x1, #0xcfb
  402c8c:	mov	w2, #0x5                   	// #5
  402c90:	bl	401e00 <dcgettext@plt>
  402c94:	mov	x1, x0
  402c98:	mov	w0, #0x1                   	// #1
  402c9c:	bl	401e10 <errx@plt>
  402ca0:	adrp	x8, 417000 <ferror@plt+0x15160>
  402ca4:	str	w0, [x8, #616]
  402ca8:	ret
  402cac:	sub	sp, sp, #0x70
  402cb0:	stp	x29, x30, [sp, #16]
  402cb4:	stp	x28, x27, [sp, #32]
  402cb8:	stp	x26, x25, [sp, #48]
  402cbc:	stp	x24, x23, [sp, #64]
  402cc0:	stp	x22, x21, [sp, #80]
  402cc4:	stp	x20, x19, [sp, #96]
  402cc8:	add	x29, sp, #0x10
  402ccc:	str	xzr, [x1]
  402cd0:	cbz	x0, 402d14 <ferror@plt+0xe74>
  402cd4:	ldrb	w22, [x0]
  402cd8:	mov	x20, x0
  402cdc:	cbz	x22, 402d14 <ferror@plt+0xe74>
  402ce0:	mov	x21, x2
  402ce4:	mov	x19, x1
  402ce8:	bl	401cf0 <__ctype_b_loc@plt>
  402cec:	ldr	x8, [x0]
  402cf0:	mov	x23, x0
  402cf4:	ldrh	w9, [x8, x22, lsl #1]
  402cf8:	tbz	w9, #13, 402d0c <ferror@plt+0xe6c>
  402cfc:	add	x9, x20, #0x1
  402d00:	ldrb	w22, [x9], #1
  402d04:	ldrh	w10, [x8, x22, lsl #1]
  402d08:	tbnz	w10, #13, 402d00 <ferror@plt+0xe60>
  402d0c:	cmp	w22, #0x2d
  402d10:	b.ne	402d48 <ferror@plt+0xea8>  // b.any
  402d14:	mov	w22, #0xffffffea            	// #-22
  402d18:	neg	w19, w22
  402d1c:	bl	401e50 <__errno_location@plt>
  402d20:	str	w19, [x0]
  402d24:	mov	w0, w22
  402d28:	ldp	x20, x19, [sp, #96]
  402d2c:	ldp	x22, x21, [sp, #80]
  402d30:	ldp	x24, x23, [sp, #64]
  402d34:	ldp	x26, x25, [sp, #48]
  402d38:	ldp	x28, x27, [sp, #32]
  402d3c:	ldp	x29, x30, [sp, #16]
  402d40:	add	sp, sp, #0x70
  402d44:	ret
  402d48:	bl	401e50 <__errno_location@plt>
  402d4c:	mov	x24, x0
  402d50:	str	wzr, [x0]
  402d54:	add	x1, sp, #0x8
  402d58:	mov	x0, x20
  402d5c:	mov	w2, wzr
  402d60:	mov	w3, wzr
  402d64:	str	xzr, [sp, #8]
  402d68:	bl	401c00 <__strtoul_internal@plt>
  402d6c:	ldr	x25, [sp, #8]
  402d70:	ldr	w8, [x24]
  402d74:	cmp	x25, x20
  402d78:	b.eq	402ef8 <ferror@plt+0x1058>  // b.none
  402d7c:	add	x9, x0, #0x1
  402d80:	mov	x20, x0
  402d84:	cmp	x9, #0x1
  402d88:	b.hi	402d90 <ferror@plt+0xef0>  // b.pmore
  402d8c:	cbnz	w8, 402efc <ferror@plt+0x105c>
  402d90:	cbz	x25, 402f08 <ferror@plt+0x1068>
  402d94:	ldrb	w8, [x25]
  402d98:	cbz	w8, 402f08 <ferror@plt+0x1068>
  402d9c:	mov	w27, wzr
  402da0:	mov	x28, xzr
  402da4:	b	402db4 <ferror@plt+0xf14>
  402da8:	mov	x28, xzr
  402dac:	str	x22, [sp, #8]
  402db0:	mov	x25, x22
  402db4:	ldrb	w8, [x25, #1]
  402db8:	cmp	w8, #0x61
  402dbc:	b.le	402dec <ferror@plt+0xf4c>
  402dc0:	cmp	w8, #0x62
  402dc4:	b.eq	402df4 <ferror@plt+0xf54>  // b.none
  402dc8:	cmp	w8, #0x69
  402dcc:	b.ne	402e04 <ferror@plt+0xf64>  // b.any
  402dd0:	ldrb	w8, [x25, #2]
  402dd4:	orr	w8, w8, #0x20
  402dd8:	cmp	w8, #0x62
  402ddc:	b.ne	402e04 <ferror@plt+0xf64>  // b.any
  402de0:	ldrb	w8, [x25, #3]
  402de4:	cbnz	w8, 402e04 <ferror@plt+0xf64>
  402de8:	b	402f18 <ferror@plt+0x1078>
  402dec:	cmp	w8, #0x42
  402df0:	b.ne	402e00 <ferror@plt+0xf60>  // b.any
  402df4:	ldrb	w8, [x25, #2]
  402df8:	cbnz	w8, 402e04 <ferror@plt+0xf64>
  402dfc:	b	402f20 <ferror@plt+0x1080>
  402e00:	cbz	w8, 402f18 <ferror@plt+0x1078>
  402e04:	bl	401b40 <localeconv@plt>
  402e08:	cbz	x0, 402e28 <ferror@plt+0xf88>
  402e0c:	ldr	x22, [x0]
  402e10:	cbz	x22, 402e34 <ferror@plt+0xf94>
  402e14:	mov	x0, x22
  402e18:	bl	401a30 <strlen@plt>
  402e1c:	mov	x26, x0
  402e20:	mov	w8, #0x1                   	// #1
  402e24:	b	402e3c <ferror@plt+0xf9c>
  402e28:	mov	w8, wzr
  402e2c:	mov	x22, xzr
  402e30:	b	402e38 <ferror@plt+0xf98>
  402e34:	mov	w8, wzr
  402e38:	mov	x26, xzr
  402e3c:	cbnz	x28, 402d14 <ferror@plt+0xe74>
  402e40:	ldrb	w9, [x25]
  402e44:	eor	w8, w8, #0x1
  402e48:	cmp	w9, #0x0
  402e4c:	cset	w9, eq  // eq = none
  402e50:	orr	w8, w8, w9
  402e54:	tbnz	w8, #0, 402d14 <ferror@plt+0xe74>
  402e58:	mov	x0, x22
  402e5c:	mov	x1, x25
  402e60:	mov	x2, x26
  402e64:	bl	401b90 <strncmp@plt>
  402e68:	cbnz	w0, 402d14 <ferror@plt+0xe74>
  402e6c:	add	x22, x25, x26
  402e70:	ldrb	w8, [x22]
  402e74:	cmp	w8, #0x30
  402e78:	b.ne	402e8c <ferror@plt+0xfec>  // b.any
  402e7c:	ldrb	w8, [x22, #1]!
  402e80:	add	w27, w27, #0x1
  402e84:	cmp	w8, #0x30
  402e88:	b.eq	402e7c <ferror@plt+0xfdc>  // b.none
  402e8c:	ldr	x9, [x23]
  402e90:	sxtb	x8, w8
  402e94:	ldrh	w8, [x9, x8, lsl #1]
  402e98:	tbz	w8, #11, 402da8 <ferror@plt+0xf08>
  402e9c:	add	x1, sp, #0x8
  402ea0:	mov	x0, x22
  402ea4:	mov	w2, wzr
  402ea8:	mov	w3, wzr
  402eac:	str	wzr, [x24]
  402eb0:	str	xzr, [sp, #8]
  402eb4:	bl	401c00 <__strtoul_internal@plt>
  402eb8:	ldr	x25, [sp, #8]
  402ebc:	ldr	w8, [x24]
  402ec0:	cmp	x25, x22
  402ec4:	b.eq	402ef8 <ferror@plt+0x1058>  // b.none
  402ec8:	add	x9, x0, #0x1
  402ecc:	cmp	x9, #0x1
  402ed0:	b.hi	402ed8 <ferror@plt+0x1038>  // b.pmore
  402ed4:	cbnz	w8, 402efc <ferror@plt+0x105c>
  402ed8:	mov	x28, xzr
  402edc:	cbz	x0, 402db4 <ferror@plt+0xf14>
  402ee0:	cbz	x25, 402d14 <ferror@plt+0xe74>
  402ee4:	ldrb	w8, [x25]
  402ee8:	mov	w22, #0xffffffea            	// #-22
  402eec:	mov	x28, x0
  402ef0:	cbnz	w8, 402db4 <ferror@plt+0xf14>
  402ef4:	b	402d18 <ferror@plt+0xe78>
  402ef8:	cbz	w8, 402d14 <ferror@plt+0xe74>
  402efc:	neg	w22, w8
  402f00:	tbz	w22, #31, 402d24 <ferror@plt+0xe84>
  402f04:	b	402d18 <ferror@plt+0xe78>
  402f08:	mov	w22, wzr
  402f0c:	str	x20, [x19]
  402f10:	tbz	w22, #31, 402d24 <ferror@plt+0xe84>
  402f14:	b	402d18 <ferror@plt+0xe78>
  402f18:	mov	w24, #0x400                 	// #1024
  402f1c:	b	402f24 <ferror@plt+0x1084>
  402f20:	mov	w24, #0x3e8                 	// #1000
  402f24:	ldrsb	w22, [x25]
  402f28:	adrp	x23, 405000 <ferror@plt+0x3160>
  402f2c:	add	x23, x23, #0xde2
  402f30:	mov	w2, #0x9                   	// #9
  402f34:	mov	x0, x23
  402f38:	mov	w1, w22
  402f3c:	bl	401df0 <memchr@plt>
  402f40:	cbnz	x0, 402f60 <ferror@plt+0x10c0>
  402f44:	adrp	x23, 405000 <ferror@plt+0x3160>
  402f48:	add	x23, x23, #0xdeb
  402f4c:	mov	w2, #0x9                   	// #9
  402f50:	mov	x0, x23
  402f54:	mov	w1, w22
  402f58:	bl	401df0 <memchr@plt>
  402f5c:	cbz	x0, 402d14 <ferror@plt+0xe74>
  402f60:	sub	w8, w0, w23
  402f64:	adds	w8, w8, #0x1
  402f68:	b.cs	402f8c <ferror@plt+0x10ec>  // b.hs, b.nlast
  402f6c:	mvn	w9, w0
  402f70:	add	w9, w9, w23
  402f74:	umulh	x10, x24, x20
  402f78:	cmp	xzr, x10
  402f7c:	b.ne	402f94 <ferror@plt+0x10f4>  // b.any
  402f80:	adds	w9, w9, #0x1
  402f84:	mul	x20, x20, x24
  402f88:	b.cc	402f74 <ferror@plt+0x10d4>  // b.lo, b.ul, b.last
  402f8c:	mov	w22, wzr
  402f90:	b	402f98 <ferror@plt+0x10f8>
  402f94:	mov	w22, #0xffffffde            	// #-34
  402f98:	cbz	x21, 402fa0 <ferror@plt+0x1100>
  402f9c:	str	w8, [x21]
  402fa0:	cbz	x28, 402f0c <ferror@plt+0x106c>
  402fa4:	cbz	w8, 402f0c <ferror@plt+0x106c>
  402fa8:	mvn	w8, w0
  402fac:	add	w9, w8, w23
  402fb0:	mov	w8, #0x1                   	// #1
  402fb4:	umulh	x10, x24, x8
  402fb8:	cmp	xzr, x10
  402fbc:	b.ne	402fcc <ferror@plt+0x112c>  // b.any
  402fc0:	adds	w9, w9, #0x1
  402fc4:	mul	x8, x8, x24
  402fc8:	b.cc	402fb4 <ferror@plt+0x1114>  // b.lo, b.ul, b.last
  402fcc:	mov	w9, #0xa                   	// #10
  402fd0:	cmp	x28, #0xb
  402fd4:	b.cc	402fe8 <ferror@plt+0x1148>  // b.lo, b.ul, b.last
  402fd8:	add	x9, x9, x9, lsl #2
  402fdc:	lsl	x9, x9, #1
  402fe0:	cmp	x9, x28
  402fe4:	b.cc	402fd8 <ferror@plt+0x1138>  // b.lo, b.ul, b.last
  402fe8:	cmp	w27, #0x1
  402fec:	b.lt	403098 <ferror@plt+0x11f8>  // b.tstop
  402ff0:	cmp	w27, #0x3
  402ff4:	b.hi	403000 <ferror@plt+0x1160>  // b.pmore
  402ff8:	mov	w10, wzr
  402ffc:	b	403084 <ferror@plt+0x11e4>
  403000:	mov	w10, #0x1                   	// #1
  403004:	dup	v0.2d, x10
  403008:	and	w10, w27, #0xfffffffc
  40300c:	mov	v1.16b, v0.16b
  403010:	mov	v1.d[0], x9
  403014:	mov	w9, w10
  403018:	fmov	x12, d1
  40301c:	mov	x11, v1.d[1]
  403020:	add	x12, x12, x12, lsl #2
  403024:	fmov	x13, d0
  403028:	lsl	x12, x12, #1
  40302c:	add	x11, x11, x11, lsl #2
  403030:	add	x13, x13, x13, lsl #2
  403034:	mov	x14, v0.d[1]
  403038:	fmov	d1, x12
  40303c:	lsl	x11, x11, #1
  403040:	lsl	x13, x13, #1
  403044:	mov	v1.d[1], x11
  403048:	add	x11, x14, x14, lsl #2
  40304c:	fmov	d0, x13
  403050:	lsl	x11, x11, #1
  403054:	subs	w9, w9, #0x4
  403058:	mov	v0.d[1], x11
  40305c:	b.ne	403018 <ferror@plt+0x1178>  // b.any
  403060:	mov	x9, v1.d[1]
  403064:	mov	x11, v0.d[1]
  403068:	fmov	x12, d1
  40306c:	fmov	x13, d0
  403070:	mul	x12, x13, x12
  403074:	mul	x9, x11, x9
  403078:	cmp	w27, w10
  40307c:	mul	x9, x12, x9
  403080:	b.eq	403098 <ferror@plt+0x11f8>  // b.none
  403084:	sub	w10, w27, w10
  403088:	add	x9, x9, x9, lsl #2
  40308c:	subs	w10, w10, #0x1
  403090:	lsl	x9, x9, #1
  403094:	b.ne	403088 <ferror@plt+0x11e8>  // b.any
  403098:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  40309c:	mov	w12, #0x1                   	// #1
  4030a0:	movk	x10, #0xcccd
  4030a4:	mov	w11, #0xa                   	// #10
  4030a8:	b	4030bc <ferror@plt+0x121c>
  4030ac:	cmp	x28, #0x9
  4030b0:	mov	x28, x13
  4030b4:	mov	x12, x14
  4030b8:	b.ls	402f0c <ferror@plt+0x106c>  // b.plast
  4030bc:	umulh	x13, x28, x10
  4030c0:	lsr	x13, x13, #3
  4030c4:	add	x14, x12, x12, lsl #2
  4030c8:	msub	x15, x13, x11, x28
  4030cc:	lsl	x14, x14, #1
  4030d0:	cbz	x15, 4030ac <ferror@plt+0x120c>
  4030d4:	udiv	x12, x9, x12
  4030d8:	udiv	x12, x12, x15
  4030dc:	udiv	x12, x8, x12
  4030e0:	add	x20, x12, x20
  4030e4:	b	4030ac <ferror@plt+0x120c>
  4030e8:	mov	x2, xzr
  4030ec:	b	402cac <ferror@plt+0xe0c>
  4030f0:	stp	x29, x30, [sp, #-48]!
  4030f4:	stp	x20, x19, [sp, #32]
  4030f8:	mov	x20, x1
  4030fc:	mov	x19, x0
  403100:	str	x21, [sp, #16]
  403104:	mov	x29, sp
  403108:	cbz	x0, 40313c <ferror@plt+0x129c>
  40310c:	ldrb	w21, [x19]
  403110:	mov	x8, x19
  403114:	cbz	w21, 403140 <ferror@plt+0x12a0>
  403118:	bl	401cf0 <__ctype_b_loc@plt>
  40311c:	ldr	x9, [x0]
  403120:	mov	x8, x19
  403124:	and	x10, x21, #0xff
  403128:	ldrh	w10, [x9, x10, lsl #1]
  40312c:	tbz	w10, #11, 403140 <ferror@plt+0x12a0>
  403130:	ldrb	w21, [x8, #1]!
  403134:	cbnz	w21, 403124 <ferror@plt+0x1284>
  403138:	b	403140 <ferror@plt+0x12a0>
  40313c:	mov	x8, xzr
  403140:	cbz	x20, 403148 <ferror@plt+0x12a8>
  403144:	str	x8, [x20]
  403148:	cmp	x8, x19
  40314c:	b.ls	40316c <ferror@plt+0x12cc>  // b.plast
  403150:	ldrb	w8, [x8]
  403154:	cmp	w8, #0x0
  403158:	cset	w0, eq  // eq = none
  40315c:	ldp	x20, x19, [sp, #32]
  403160:	ldr	x21, [sp, #16]
  403164:	ldp	x29, x30, [sp], #48
  403168:	ret
  40316c:	mov	w0, wzr
  403170:	ldp	x20, x19, [sp, #32]
  403174:	ldr	x21, [sp, #16]
  403178:	ldp	x29, x30, [sp], #48
  40317c:	ret
  403180:	stp	x29, x30, [sp, #-48]!
  403184:	stp	x20, x19, [sp, #32]
  403188:	mov	x20, x1
  40318c:	mov	x19, x0
  403190:	str	x21, [sp, #16]
  403194:	mov	x29, sp
  403198:	cbz	x0, 4031cc <ferror@plt+0x132c>
  40319c:	ldrb	w21, [x19]
  4031a0:	mov	x8, x19
  4031a4:	cbz	w21, 4031d0 <ferror@plt+0x1330>
  4031a8:	bl	401cf0 <__ctype_b_loc@plt>
  4031ac:	ldr	x9, [x0]
  4031b0:	mov	x8, x19
  4031b4:	and	x10, x21, #0xff
  4031b8:	ldrh	w10, [x9, x10, lsl #1]
  4031bc:	tbz	w10, #12, 4031d0 <ferror@plt+0x1330>
  4031c0:	ldrb	w21, [x8, #1]!
  4031c4:	cbnz	w21, 4031b4 <ferror@plt+0x1314>
  4031c8:	b	4031d0 <ferror@plt+0x1330>
  4031cc:	mov	x8, xzr
  4031d0:	cbz	x20, 4031d8 <ferror@plt+0x1338>
  4031d4:	str	x8, [x20]
  4031d8:	cmp	x8, x19
  4031dc:	b.ls	4031fc <ferror@plt+0x135c>  // b.plast
  4031e0:	ldrb	w8, [x8]
  4031e4:	cmp	w8, #0x0
  4031e8:	cset	w0, eq  // eq = none
  4031ec:	ldp	x20, x19, [sp, #32]
  4031f0:	ldr	x21, [sp, #16]
  4031f4:	ldp	x29, x30, [sp], #48
  4031f8:	ret
  4031fc:	mov	w0, wzr
  403200:	ldp	x20, x19, [sp, #32]
  403204:	ldr	x21, [sp, #16]
  403208:	ldp	x29, x30, [sp], #48
  40320c:	ret
  403210:	sub	sp, sp, #0x110
  403214:	stp	x29, x30, [sp, #208]
  403218:	add	x29, sp, #0xd0
  40321c:	mov	x8, #0xffffffffffffffd0    	// #-48
  403220:	mov	x9, sp
  403224:	sub	x10, x29, #0x50
  403228:	stp	x28, x23, [sp, #224]
  40322c:	stp	x22, x21, [sp, #240]
  403230:	stp	x20, x19, [sp, #256]
  403234:	mov	x20, x1
  403238:	mov	x19, x0
  40323c:	movk	x8, #0xff80, lsl #32
  403240:	add	x11, x29, #0x40
  403244:	add	x9, x9, #0x80
  403248:	add	x22, x10, #0x30
  40324c:	mov	w23, #0xffffffd0            	// #-48
  403250:	stp	x2, x3, [x29, #-80]
  403254:	stp	x4, x5, [x29, #-64]
  403258:	stp	x6, x7, [x29, #-48]
  40325c:	stp	q1, q2, [sp, #16]
  403260:	stp	q3, q4, [sp, #48]
  403264:	str	q0, [sp]
  403268:	stp	q5, q6, [sp, #80]
  40326c:	str	q7, [sp, #112]
  403270:	stp	x9, x8, [x29, #-16]
  403274:	stp	x11, x22, [x29, #-32]
  403278:	tbnz	w23, #31, 403284 <ferror@plt+0x13e4>
  40327c:	mov	w8, w23
  403280:	b	40329c <ferror@plt+0x13fc>
  403284:	add	w8, w23, #0x8
  403288:	cmn	w23, #0x8
  40328c:	stur	w8, [x29, #-8]
  403290:	b.gt	40329c <ferror@plt+0x13fc>
  403294:	add	x9, x22, w23, sxtw
  403298:	b	4032a8 <ferror@plt+0x1408>
  40329c:	ldur	x9, [x29, #-32]
  4032a0:	add	x10, x9, #0x8
  4032a4:	stur	x10, [x29, #-32]
  4032a8:	ldr	x1, [x9]
  4032ac:	cbz	x1, 403324 <ferror@plt+0x1484>
  4032b0:	tbnz	w8, #31, 4032bc <ferror@plt+0x141c>
  4032b4:	mov	w23, w8
  4032b8:	b	4032d4 <ferror@plt+0x1434>
  4032bc:	add	w23, w8, #0x8
  4032c0:	cmn	w8, #0x8
  4032c4:	stur	w23, [x29, #-8]
  4032c8:	b.gt	4032d4 <ferror@plt+0x1434>
  4032cc:	add	x8, x22, w8, sxtw
  4032d0:	b	4032e0 <ferror@plt+0x1440>
  4032d4:	ldur	x8, [x29, #-32]
  4032d8:	add	x9, x8, #0x8
  4032dc:	stur	x9, [x29, #-32]
  4032e0:	ldr	x21, [x8]
  4032e4:	cbz	x21, 403324 <ferror@plt+0x1484>
  4032e8:	mov	x0, x19
  4032ec:	bl	401cd0 <strcmp@plt>
  4032f0:	cbz	w0, 403308 <ferror@plt+0x1468>
  4032f4:	mov	x0, x19
  4032f8:	mov	x1, x21
  4032fc:	bl	401cd0 <strcmp@plt>
  403300:	cbnz	w0, 403278 <ferror@plt+0x13d8>
  403304:	b	40330c <ferror@plt+0x146c>
  403308:	mov	w0, #0x1                   	// #1
  40330c:	ldp	x20, x19, [sp, #256]
  403310:	ldp	x22, x21, [sp, #240]
  403314:	ldp	x28, x23, [sp, #224]
  403318:	ldp	x29, x30, [sp, #208]
  40331c:	add	sp, sp, #0x110
  403320:	ret
  403324:	adrp	x8, 417000 <ferror@plt+0x15160>
  403328:	ldr	w0, [x8, #616]
  40332c:	adrp	x1, 405000 <ferror@plt+0x3160>
  403330:	add	x1, x1, #0xdf4
  403334:	mov	x2, x20
  403338:	mov	x3, x19
  40333c:	bl	401e10 <errx@plt>
  403340:	cbz	x1, 403364 <ferror@plt+0x14c4>
  403344:	sxtb	w8, w2
  403348:	ldrsb	w9, [x0]
  40334c:	cbz	w9, 403364 <ferror@plt+0x14c4>
  403350:	cmp	w8, w9
  403354:	b.eq	403368 <ferror@plt+0x14c8>  // b.none
  403358:	sub	x1, x1, #0x1
  40335c:	add	x0, x0, #0x1
  403360:	cbnz	x1, 403348 <ferror@plt+0x14a8>
  403364:	mov	x0, xzr
  403368:	ret
  40336c:	stp	x29, x30, [sp, #-32]!
  403370:	stp	x20, x19, [sp, #16]
  403374:	mov	x29, sp
  403378:	mov	x20, x1
  40337c:	mov	x19, x0
  403380:	bl	4034dc <ferror@plt+0x163c>
  403384:	cmp	x0, w0, sxtw
  403388:	b.ne	4033a0 <ferror@plt+0x1500>  // b.any
  40338c:	cmp	w0, w0, sxth
  403390:	b.ne	4033a0 <ferror@plt+0x1500>  // b.any
  403394:	ldp	x20, x19, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	bl	401e50 <__errno_location@plt>
  4033a4:	mov	w8, #0x22                  	// #34
  4033a8:	str	w8, [x0]
  4033ac:	adrp	x8, 417000 <ferror@plt+0x15160>
  4033b0:	ldr	w0, [x8, #616]
  4033b4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4033b8:	add	x1, x1, #0xdf4
  4033bc:	mov	x2, x20
  4033c0:	mov	x3, x19
  4033c4:	bl	401e80 <err@plt>
  4033c8:	stp	x29, x30, [sp, #-32]!
  4033cc:	stp	x20, x19, [sp, #16]
  4033d0:	mov	x29, sp
  4033d4:	mov	x20, x1
  4033d8:	mov	x19, x0
  4033dc:	bl	4034dc <ferror@plt+0x163c>
  4033e0:	cmp	x0, w0, sxtw
  4033e4:	b.ne	4033f4 <ferror@plt+0x1554>  // b.any
  4033e8:	ldp	x20, x19, [sp, #16]
  4033ec:	ldp	x29, x30, [sp], #32
  4033f0:	ret
  4033f4:	bl	401e50 <__errno_location@plt>
  4033f8:	mov	w8, #0x22                  	// #34
  4033fc:	str	w8, [x0]
  403400:	adrp	x8, 417000 <ferror@plt+0x15160>
  403404:	ldr	w0, [x8, #616]
  403408:	adrp	x1, 405000 <ferror@plt+0x3160>
  40340c:	add	x1, x1, #0xdf4
  403410:	mov	x2, x20
  403414:	mov	x3, x19
  403418:	bl	401e80 <err@plt>
  40341c:	stp	x29, x30, [sp, #-32]!
  403420:	mov	w2, #0xa                   	// #10
  403424:	stp	x20, x19, [sp, #16]
  403428:	mov	x29, sp
  40342c:	mov	x20, x1
  403430:	mov	x19, x0
  403434:	bl	40364c <ferror@plt+0x17ac>
  403438:	lsr	x8, x0, #32
  40343c:	cbnz	x8, 403454 <ferror@plt+0x15b4>
  403440:	cmp	w0, #0x10, lsl #12
  403444:	b.cs	403454 <ferror@plt+0x15b4>  // b.hs, b.nlast
  403448:	ldp	x20, x19, [sp, #16]
  40344c:	ldp	x29, x30, [sp], #32
  403450:	ret
  403454:	bl	401e50 <__errno_location@plt>
  403458:	mov	w8, #0x22                  	// #34
  40345c:	str	w8, [x0]
  403460:	adrp	x8, 417000 <ferror@plt+0x15160>
  403464:	ldr	w0, [x8, #616]
  403468:	adrp	x1, 405000 <ferror@plt+0x3160>
  40346c:	add	x1, x1, #0xdf4
  403470:	mov	x2, x20
  403474:	mov	x3, x19
  403478:	bl	401e80 <err@plt>
  40347c:	stp	x29, x30, [sp, #-32]!
  403480:	mov	w2, #0x10                  	// #16
  403484:	stp	x20, x19, [sp, #16]
  403488:	mov	x29, sp
  40348c:	mov	x20, x1
  403490:	mov	x19, x0
  403494:	bl	40364c <ferror@plt+0x17ac>
  403498:	lsr	x8, x0, #32
  40349c:	cbnz	x8, 4034b4 <ferror@plt+0x1614>
  4034a0:	cmp	w0, #0x10, lsl #12
  4034a4:	b.cs	4034b4 <ferror@plt+0x1614>  // b.hs, b.nlast
  4034a8:	ldp	x20, x19, [sp, #16]
  4034ac:	ldp	x29, x30, [sp], #32
  4034b0:	ret
  4034b4:	bl	401e50 <__errno_location@plt>
  4034b8:	mov	w8, #0x22                  	// #34
  4034bc:	str	w8, [x0]
  4034c0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4034c4:	ldr	w0, [x8, #616]
  4034c8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4034cc:	add	x1, x1, #0xdf4
  4034d0:	mov	x2, x20
  4034d4:	mov	x3, x19
  4034d8:	bl	401e80 <err@plt>
  4034dc:	stp	x29, x30, [sp, #-48]!
  4034e0:	mov	x29, sp
  4034e4:	str	x21, [sp, #16]
  4034e8:	stp	x20, x19, [sp, #32]
  4034ec:	mov	x20, x1
  4034f0:	mov	x19, x0
  4034f4:	str	xzr, [x29, #24]
  4034f8:	bl	401e50 <__errno_location@plt>
  4034fc:	str	wzr, [x0]
  403500:	cbz	x19, 403554 <ferror@plt+0x16b4>
  403504:	ldrb	w8, [x19]
  403508:	cbz	w8, 403554 <ferror@plt+0x16b4>
  40350c:	mov	x21, x0
  403510:	add	x1, x29, #0x18
  403514:	mov	w2, #0xa                   	// #10
  403518:	mov	x0, x19
  40351c:	mov	w3, wzr
  403520:	bl	401b80 <__strtol_internal@plt>
  403524:	ldr	w8, [x21]
  403528:	cbnz	w8, 403570 <ferror@plt+0x16d0>
  40352c:	ldr	x8, [x29, #24]
  403530:	cmp	x8, x19
  403534:	b.eq	403554 <ferror@plt+0x16b4>  // b.none
  403538:	cbz	x8, 403544 <ferror@plt+0x16a4>
  40353c:	ldrb	w8, [x8]
  403540:	cbnz	w8, 403554 <ferror@plt+0x16b4>
  403544:	ldp	x20, x19, [sp, #32]
  403548:	ldr	x21, [sp, #16]
  40354c:	ldp	x29, x30, [sp], #48
  403550:	ret
  403554:	adrp	x8, 417000 <ferror@plt+0x15160>
  403558:	ldr	w0, [x8, #616]
  40355c:	adrp	x1, 405000 <ferror@plt+0x3160>
  403560:	add	x1, x1, #0xdf4
  403564:	mov	x2, x20
  403568:	mov	x3, x19
  40356c:	bl	401e10 <errx@plt>
  403570:	adrp	x9, 417000 <ferror@plt+0x15160>
  403574:	ldr	w0, [x9, #616]
  403578:	cmp	w8, #0x22
  40357c:	b.ne	40355c <ferror@plt+0x16bc>  // b.any
  403580:	adrp	x1, 405000 <ferror@plt+0x3160>
  403584:	add	x1, x1, #0xdf4
  403588:	mov	x2, x20
  40358c:	mov	x3, x19
  403590:	bl	401e80 <err@plt>
  403594:	stp	x29, x30, [sp, #-32]!
  403598:	mov	w2, #0xa                   	// #10
  40359c:	stp	x20, x19, [sp, #16]
  4035a0:	mov	x29, sp
  4035a4:	mov	x20, x1
  4035a8:	mov	x19, x0
  4035ac:	bl	40364c <ferror@plt+0x17ac>
  4035b0:	lsr	x8, x0, #32
  4035b4:	cbnz	x8, 4035c4 <ferror@plt+0x1724>
  4035b8:	ldp	x20, x19, [sp, #16]
  4035bc:	ldp	x29, x30, [sp], #32
  4035c0:	ret
  4035c4:	bl	401e50 <__errno_location@plt>
  4035c8:	mov	w8, #0x22                  	// #34
  4035cc:	str	w8, [x0]
  4035d0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4035d4:	ldr	w0, [x8, #616]
  4035d8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4035dc:	add	x1, x1, #0xdf4
  4035e0:	mov	x2, x20
  4035e4:	mov	x3, x19
  4035e8:	bl	401e80 <err@plt>
  4035ec:	stp	x29, x30, [sp, #-32]!
  4035f0:	mov	w2, #0x10                  	// #16
  4035f4:	stp	x20, x19, [sp, #16]
  4035f8:	mov	x29, sp
  4035fc:	mov	x20, x1
  403600:	mov	x19, x0
  403604:	bl	40364c <ferror@plt+0x17ac>
  403608:	lsr	x8, x0, #32
  40360c:	cbnz	x8, 40361c <ferror@plt+0x177c>
  403610:	ldp	x20, x19, [sp, #16]
  403614:	ldp	x29, x30, [sp], #32
  403618:	ret
  40361c:	bl	401e50 <__errno_location@plt>
  403620:	mov	w8, #0x22                  	// #34
  403624:	str	w8, [x0]
  403628:	adrp	x8, 417000 <ferror@plt+0x15160>
  40362c:	ldr	w0, [x8, #616]
  403630:	adrp	x1, 405000 <ferror@plt+0x3160>
  403634:	add	x1, x1, #0xdf4
  403638:	mov	x2, x20
  40363c:	mov	x3, x19
  403640:	bl	401e80 <err@plt>
  403644:	mov	w2, #0xa                   	// #10
  403648:	b	40364c <ferror@plt+0x17ac>
  40364c:	sub	sp, sp, #0x40
  403650:	stp	x29, x30, [sp, #16]
  403654:	stp	x22, x21, [sp, #32]
  403658:	stp	x20, x19, [sp, #48]
  40365c:	add	x29, sp, #0x10
  403660:	mov	w21, w2
  403664:	mov	x20, x1
  403668:	mov	x19, x0
  40366c:	str	xzr, [sp, #8]
  403670:	bl	401e50 <__errno_location@plt>
  403674:	str	wzr, [x0]
  403678:	cbz	x19, 4036d0 <ferror@plt+0x1830>
  40367c:	ldrb	w8, [x19]
  403680:	cbz	w8, 4036d0 <ferror@plt+0x1830>
  403684:	mov	x22, x0
  403688:	add	x1, sp, #0x8
  40368c:	mov	x0, x19
  403690:	mov	w2, w21
  403694:	mov	w3, wzr
  403698:	bl	401c00 <__strtoul_internal@plt>
  40369c:	ldr	w8, [x22]
  4036a0:	cbnz	w8, 4036ec <ferror@plt+0x184c>
  4036a4:	ldr	x8, [sp, #8]
  4036a8:	cmp	x8, x19
  4036ac:	b.eq	4036d0 <ferror@plt+0x1830>  // b.none
  4036b0:	cbz	x8, 4036bc <ferror@plt+0x181c>
  4036b4:	ldrb	w8, [x8]
  4036b8:	cbnz	w8, 4036d0 <ferror@plt+0x1830>
  4036bc:	ldp	x20, x19, [sp, #48]
  4036c0:	ldp	x22, x21, [sp, #32]
  4036c4:	ldp	x29, x30, [sp, #16]
  4036c8:	add	sp, sp, #0x40
  4036cc:	ret
  4036d0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4036d4:	ldr	w0, [x8, #616]
  4036d8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4036dc:	add	x1, x1, #0xdf4
  4036e0:	mov	x2, x20
  4036e4:	mov	x3, x19
  4036e8:	bl	401e10 <errx@plt>
  4036ec:	adrp	x9, 417000 <ferror@plt+0x15160>
  4036f0:	ldr	w0, [x9, #616]
  4036f4:	cmp	w8, #0x22
  4036f8:	b.ne	4036d8 <ferror@plt+0x1838>  // b.any
  4036fc:	adrp	x1, 405000 <ferror@plt+0x3160>
  403700:	add	x1, x1, #0xdf4
  403704:	mov	x2, x20
  403708:	mov	x3, x19
  40370c:	bl	401e80 <err@plt>
  403710:	mov	w2, #0x10                  	// #16
  403714:	b	40364c <ferror@plt+0x17ac>
  403718:	stp	x29, x30, [sp, #-48]!
  40371c:	mov	x29, sp
  403720:	str	x21, [sp, #16]
  403724:	stp	x20, x19, [sp, #32]
  403728:	mov	x20, x1
  40372c:	mov	x19, x0
  403730:	str	xzr, [x29, #24]
  403734:	bl	401e50 <__errno_location@plt>
  403738:	str	wzr, [x0]
  40373c:	cbz	x19, 403788 <ferror@plt+0x18e8>
  403740:	ldrb	w8, [x19]
  403744:	cbz	w8, 403788 <ferror@plt+0x18e8>
  403748:	mov	x21, x0
  40374c:	add	x1, x29, #0x18
  403750:	mov	x0, x19
  403754:	bl	401aa0 <strtod@plt>
  403758:	ldr	w8, [x21]
  40375c:	cbnz	w8, 4037a4 <ferror@plt+0x1904>
  403760:	ldr	x8, [x29, #24]
  403764:	cmp	x8, x19
  403768:	b.eq	403788 <ferror@plt+0x18e8>  // b.none
  40376c:	cbz	x8, 403778 <ferror@plt+0x18d8>
  403770:	ldrb	w8, [x8]
  403774:	cbnz	w8, 403788 <ferror@plt+0x18e8>
  403778:	ldp	x20, x19, [sp, #32]
  40377c:	ldr	x21, [sp, #16]
  403780:	ldp	x29, x30, [sp], #48
  403784:	ret
  403788:	adrp	x8, 417000 <ferror@plt+0x15160>
  40378c:	ldr	w0, [x8, #616]
  403790:	adrp	x1, 405000 <ferror@plt+0x3160>
  403794:	add	x1, x1, #0xdf4
  403798:	mov	x2, x20
  40379c:	mov	x3, x19
  4037a0:	bl	401e10 <errx@plt>
  4037a4:	adrp	x9, 417000 <ferror@plt+0x15160>
  4037a8:	ldr	w0, [x9, #616]
  4037ac:	cmp	w8, #0x22
  4037b0:	b.ne	403790 <ferror@plt+0x18f0>  // b.any
  4037b4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4037b8:	add	x1, x1, #0xdf4
  4037bc:	mov	x2, x20
  4037c0:	mov	x3, x19
  4037c4:	bl	401e80 <err@plt>
  4037c8:	stp	x29, x30, [sp, #-48]!
  4037cc:	mov	x29, sp
  4037d0:	str	x21, [sp, #16]
  4037d4:	stp	x20, x19, [sp, #32]
  4037d8:	mov	x20, x1
  4037dc:	mov	x19, x0
  4037e0:	str	xzr, [x29, #24]
  4037e4:	bl	401e50 <__errno_location@plt>
  4037e8:	str	wzr, [x0]
  4037ec:	cbz	x19, 40383c <ferror@plt+0x199c>
  4037f0:	ldrb	w8, [x19]
  4037f4:	cbz	w8, 40383c <ferror@plt+0x199c>
  4037f8:	mov	x21, x0
  4037fc:	add	x1, x29, #0x18
  403800:	mov	w2, #0xa                   	// #10
  403804:	mov	x0, x19
  403808:	bl	401d00 <strtol@plt>
  40380c:	ldr	w8, [x21]
  403810:	cbnz	w8, 403858 <ferror@plt+0x19b8>
  403814:	ldr	x8, [x29, #24]
  403818:	cmp	x8, x19
  40381c:	b.eq	40383c <ferror@plt+0x199c>  // b.none
  403820:	cbz	x8, 40382c <ferror@plt+0x198c>
  403824:	ldrb	w8, [x8]
  403828:	cbnz	w8, 40383c <ferror@plt+0x199c>
  40382c:	ldp	x20, x19, [sp, #32]
  403830:	ldr	x21, [sp, #16]
  403834:	ldp	x29, x30, [sp], #48
  403838:	ret
  40383c:	adrp	x8, 417000 <ferror@plt+0x15160>
  403840:	ldr	w0, [x8, #616]
  403844:	adrp	x1, 405000 <ferror@plt+0x3160>
  403848:	add	x1, x1, #0xdf4
  40384c:	mov	x2, x20
  403850:	mov	x3, x19
  403854:	bl	401e10 <errx@plt>
  403858:	adrp	x9, 417000 <ferror@plt+0x15160>
  40385c:	ldr	w0, [x9, #616]
  403860:	cmp	w8, #0x22
  403864:	b.ne	403844 <ferror@plt+0x19a4>  // b.any
  403868:	adrp	x1, 405000 <ferror@plt+0x3160>
  40386c:	add	x1, x1, #0xdf4
  403870:	mov	x2, x20
  403874:	mov	x3, x19
  403878:	bl	401e80 <err@plt>
  40387c:	stp	x29, x30, [sp, #-48]!
  403880:	mov	x29, sp
  403884:	str	x21, [sp, #16]
  403888:	stp	x20, x19, [sp, #32]
  40388c:	mov	x20, x1
  403890:	mov	x19, x0
  403894:	str	xzr, [x29, #24]
  403898:	bl	401e50 <__errno_location@plt>
  40389c:	str	wzr, [x0]
  4038a0:	cbz	x19, 4038f0 <ferror@plt+0x1a50>
  4038a4:	ldrb	w8, [x19]
  4038a8:	cbz	w8, 4038f0 <ferror@plt+0x1a50>
  4038ac:	mov	x21, x0
  4038b0:	add	x1, x29, #0x18
  4038b4:	mov	w2, #0xa                   	// #10
  4038b8:	mov	x0, x19
  4038bc:	bl	401a20 <strtoul@plt>
  4038c0:	ldr	w8, [x21]
  4038c4:	cbnz	w8, 40390c <ferror@plt+0x1a6c>
  4038c8:	ldr	x8, [x29, #24]
  4038cc:	cmp	x8, x19
  4038d0:	b.eq	4038f0 <ferror@plt+0x1a50>  // b.none
  4038d4:	cbz	x8, 4038e0 <ferror@plt+0x1a40>
  4038d8:	ldrb	w8, [x8]
  4038dc:	cbnz	w8, 4038f0 <ferror@plt+0x1a50>
  4038e0:	ldp	x20, x19, [sp, #32]
  4038e4:	ldr	x21, [sp, #16]
  4038e8:	ldp	x29, x30, [sp], #48
  4038ec:	ret
  4038f0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4038f4:	ldr	w0, [x8, #616]
  4038f8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4038fc:	add	x1, x1, #0xdf4
  403900:	mov	x2, x20
  403904:	mov	x3, x19
  403908:	bl	401e10 <errx@plt>
  40390c:	adrp	x9, 417000 <ferror@plt+0x15160>
  403910:	ldr	w0, [x9, #616]
  403914:	cmp	w8, #0x22
  403918:	b.ne	4038f8 <ferror@plt+0x1a58>  // b.any
  40391c:	adrp	x1, 405000 <ferror@plt+0x3160>
  403920:	add	x1, x1, #0xdf4
  403924:	mov	x2, x20
  403928:	mov	x3, x19
  40392c:	bl	401e80 <err@plt>
  403930:	sub	sp, sp, #0x30
  403934:	stp	x20, x19, [sp, #32]
  403938:	mov	x20, x1
  40393c:	add	x1, sp, #0x8
  403940:	mov	x2, xzr
  403944:	stp	x29, x30, [sp, #16]
  403948:	add	x29, sp, #0x10
  40394c:	mov	x19, x0
  403950:	bl	402cac <ferror@plt+0xe0c>
  403954:	cbnz	w0, 40396c <ferror@plt+0x1acc>
  403958:	ldr	x0, [sp, #8]
  40395c:	ldp	x20, x19, [sp, #32]
  403960:	ldp	x29, x30, [sp, #16]
  403964:	add	sp, sp, #0x30
  403968:	ret
  40396c:	bl	401e50 <__errno_location@plt>
  403970:	adrp	x9, 417000 <ferror@plt+0x15160>
  403974:	ldr	w8, [x0]
  403978:	ldr	w0, [x9, #616]
  40397c:	adrp	x1, 405000 <ferror@plt+0x3160>
  403980:	add	x1, x1, #0xdf4
  403984:	mov	x2, x20
  403988:	mov	x3, x19
  40398c:	cbnz	w8, 403994 <ferror@plt+0x1af4>
  403990:	bl	401e10 <errx@plt>
  403994:	bl	401e80 <err@plt>
  403998:	stp	x29, x30, [sp, #-32]!
  40399c:	str	x19, [sp, #16]
  4039a0:	mov	x19, x1
  4039a4:	mov	x1, x2
  4039a8:	mov	x29, sp
  4039ac:	bl	403718 <ferror@plt+0x1878>
  4039b0:	fcvtzs	x8, d0
  4039b4:	mov	x9, #0x848000000000        	// #145685290680320
  4039b8:	movk	x9, #0x412e, lsl #48
  4039bc:	scvtf	d1, x8
  4039c0:	fmov	d2, x9
  4039c4:	fsub	d0, d0, d1
  4039c8:	fmul	d0, d0, d2
  4039cc:	fcvtzs	x9, d0
  4039d0:	stp	x8, x9, [x19]
  4039d4:	ldr	x19, [sp, #16]
  4039d8:	ldp	x29, x30, [sp], #32
  4039dc:	ret
  4039e0:	and	w8, w0, #0xf000
  4039e4:	sub	w8, w8, #0x1, lsl #12
  4039e8:	lsr	w9, w8, #12
  4039ec:	cmp	w9, #0xb
  4039f0:	mov	w8, wzr
  4039f4:	b.hi	403a48 <ferror@plt+0x1ba8>  // b.pmore
  4039f8:	adrp	x10, 405000 <ferror@plt+0x3160>
  4039fc:	add	x10, x10, #0xdd6
  403a00:	adr	x11, 403a14 <ferror@plt+0x1b74>
  403a04:	ldrb	w12, [x10, x9]
  403a08:	add	x11, x11, x12, lsl #2
  403a0c:	mov	w9, #0x64                  	// #100
  403a10:	br	x11
  403a14:	mov	w9, #0x70                  	// #112
  403a18:	b	403a40 <ferror@plt+0x1ba0>
  403a1c:	mov	w9, #0x63                  	// #99
  403a20:	b	403a40 <ferror@plt+0x1ba0>
  403a24:	mov	w9, #0x62                  	// #98
  403a28:	b	403a40 <ferror@plt+0x1ba0>
  403a2c:	mov	w9, #0x6c                  	// #108
  403a30:	b	403a40 <ferror@plt+0x1ba0>
  403a34:	mov	w9, #0x73                  	// #115
  403a38:	b	403a40 <ferror@plt+0x1ba0>
  403a3c:	mov	w9, #0x2d                  	// #45
  403a40:	mov	w8, #0x1                   	// #1
  403a44:	strb	w9, [x1]
  403a48:	tst	w0, #0x100
  403a4c:	mov	w9, #0x72                  	// #114
  403a50:	mov	w10, #0x2d                  	// #45
  403a54:	add	x11, x1, x8
  403a58:	mov	w12, #0x77                  	// #119
  403a5c:	csel	w17, w10, w9, eq  // eq = none
  403a60:	tst	w0, #0x80
  403a64:	mov	w14, #0x53                  	// #83
  403a68:	mov	w15, #0x73                  	// #115
  403a6c:	mov	w16, #0x78                  	// #120
  403a70:	strb	w17, [x11]
  403a74:	csel	w17, w10, w12, eq  // eq = none
  403a78:	tst	w0, #0x40
  403a7c:	orr	x13, x8, #0x2
  403a80:	strb	w17, [x11, #1]
  403a84:	csel	w11, w15, w14, ne  // ne = any
  403a88:	csel	w17, w16, w10, ne  // ne = any
  403a8c:	tst	w0, #0x800
  403a90:	csel	w11, w17, w11, eq  // eq = none
  403a94:	add	x13, x13, x1
  403a98:	tst	w0, #0x20
  403a9c:	strb	w11, [x13]
  403aa0:	csel	w11, w10, w9, eq  // eq = none
  403aa4:	tst	w0, #0x10
  403aa8:	strb	w11, [x13, #1]
  403aac:	csel	w11, w10, w12, eq  // eq = none
  403ab0:	tst	w0, #0x8
  403ab4:	csel	w14, w15, w14, ne  // ne = any
  403ab8:	csel	w15, w16, w10, ne  // ne = any
  403abc:	tst	w0, #0x400
  403ac0:	orr	x8, x8, #0x6
  403ac4:	csel	w14, w15, w14, eq  // eq = none
  403ac8:	tst	w0, #0x4
  403acc:	add	x8, x8, x1
  403ad0:	csel	w9, w10, w9, eq  // eq = none
  403ad4:	tst	w0, #0x2
  403ad8:	mov	w17, #0x54                  	// #84
  403adc:	strb	w11, [x13, #2]
  403ae0:	mov	w11, #0x74                  	// #116
  403ae4:	strb	w14, [x13, #3]
  403ae8:	strb	w9, [x8]
  403aec:	csel	w9, w10, w12, eq  // eq = none
  403af0:	tst	w0, #0x1
  403af4:	strb	w9, [x8, #1]
  403af8:	csel	w9, w11, w17, ne  // ne = any
  403afc:	csel	w10, w16, w10, ne  // ne = any
  403b00:	tst	w0, #0x200
  403b04:	csel	w9, w10, w9, eq  // eq = none
  403b08:	mov	x0, x1
  403b0c:	strb	w9, [x8, #2]
  403b10:	strb	wzr, [x8, #3]
  403b14:	ret
  403b18:	sub	sp, sp, #0x50
  403b1c:	add	x8, sp, #0x8
  403b20:	stp	x29, x30, [sp, #48]
  403b24:	stp	x20, x19, [sp, #64]
  403b28:	add	x29, sp, #0x30
  403b2c:	tbz	w0, #1, 403b3c <ferror@plt+0x1c9c>
  403b30:	orr	x8, x8, #0x1
  403b34:	mov	w9, #0x20                  	// #32
  403b38:	strb	w9, [sp, #8]
  403b3c:	cmp	x1, #0x400
  403b40:	b.cs	403b54 <ferror@plt+0x1cb4>  // b.hs, b.nlast
  403b44:	mov	w9, #0x42                  	// #66
  403b48:	mov	w19, w1
  403b4c:	strh	w9, [x8]
  403b50:	b	403cb4 <ferror@plt+0x1e14>
  403b54:	cmp	x1, #0x100, lsl #12
  403b58:	b.cs	403b64 <ferror@plt+0x1cc4>  // b.hs, b.nlast
  403b5c:	mov	w9, #0xa                   	// #10
  403b60:	b	403ba8 <ferror@plt+0x1d08>
  403b64:	lsr	x9, x1, #30
  403b68:	cbnz	x9, 403b74 <ferror@plt+0x1cd4>
  403b6c:	mov	w9, #0x14                  	// #20
  403b70:	b	403ba8 <ferror@plt+0x1d08>
  403b74:	lsr	x9, x1, #40
  403b78:	cbnz	x9, 403b84 <ferror@plt+0x1ce4>
  403b7c:	mov	w9, #0x1e                  	// #30
  403b80:	b	403ba8 <ferror@plt+0x1d08>
  403b84:	lsr	x9, x1, #50
  403b88:	cbnz	x9, 403b94 <ferror@plt+0x1cf4>
  403b8c:	mov	w9, #0x28                  	// #40
  403b90:	b	403ba8 <ferror@plt+0x1d08>
  403b94:	lsr	x9, x1, #60
  403b98:	mov	w10, #0x3c                  	// #60
  403b9c:	cmp	x9, #0x0
  403ba0:	mov	w9, #0x32                  	// #50
  403ba4:	csel	w9, w9, w10, eq  // eq = none
  403ba8:	mov	w10, #0xcccd                	// #52429
  403bac:	movk	w10, #0xcccc, lsl #16
  403bb0:	adrp	x11, 405000 <ferror@plt+0x3160>
  403bb4:	umull	x10, w9, w10
  403bb8:	add	x11, x11, #0xdfd
  403bbc:	lsr	x10, x10, #35
  403bc0:	ldrb	w12, [x11, x10]
  403bc4:	mov	x10, #0xffffffffffffffff    	// #-1
  403bc8:	lsl	x10, x10, x9
  403bcc:	mov	x11, x8
  403bd0:	lsr	x19, x1, x9
  403bd4:	bic	x10, x1, x10
  403bd8:	strb	w12, [x11], #1
  403bdc:	tbz	w0, #0, 403bf4 <ferror@plt+0x1d54>
  403be0:	cmp	w9, #0xa
  403be4:	b.cc	403bf4 <ferror@plt+0x1d54>  // b.lo, b.ul, b.last
  403be8:	mov	w11, #0x4269                	// #17001
  403bec:	sturh	w11, [x8, #1]
  403bf0:	add	x11, x8, #0x3
  403bf4:	strb	wzr, [x11]
  403bf8:	cbz	x10, 403cb4 <ferror@plt+0x1e14>
  403bfc:	sub	w8, w9, #0xa
  403c00:	lsr	x8, x10, x8
  403c04:	tbnz	w0, #2, 403c1c <ferror@plt+0x1d7c>
  403c08:	sub	x9, x8, #0x3b6
  403c0c:	cmp	x9, #0x64
  403c10:	b.cs	403c90 <ferror@plt+0x1df0>  // b.hs, b.nlast
  403c14:	add	w19, w19, #0x1
  403c18:	b	403cb4 <ferror@plt+0x1e14>
  403c1c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403c20:	add	x8, x8, #0x5
  403c24:	movk	x9, #0xcccd
  403c28:	umulh	x10, x8, x9
  403c2c:	lsr	x20, x10, #3
  403c30:	mul	x9, x20, x9
  403c34:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403c38:	ror	x9, x9, #1
  403c3c:	movk	x10, #0x1999, lsl #48
  403c40:	cmp	x9, x10
  403c44:	b.ls	403c94 <ferror@plt+0x1df4>  // b.plast
  403c48:	cbz	x20, 403cb4 <ferror@plt+0x1e14>
  403c4c:	bl	401b40 <localeconv@plt>
  403c50:	cbz	x0, 403c64 <ferror@plt+0x1dc4>
  403c54:	ldr	x4, [x0]
  403c58:	cbz	x4, 403c64 <ferror@plt+0x1dc4>
  403c5c:	ldrb	w8, [x4]
  403c60:	cbnz	w8, 403c6c <ferror@plt+0x1dcc>
  403c64:	adrp	x4, 405000 <ferror@plt+0x3160>
  403c68:	add	x4, x4, #0xf57
  403c6c:	adrp	x2, 405000 <ferror@plt+0x3160>
  403c70:	add	x2, x2, #0xe05
  403c74:	add	x0, sp, #0x10
  403c78:	add	x6, sp, #0x8
  403c7c:	mov	w1, #0x20                  	// #32
  403c80:	mov	w3, w19
  403c84:	mov	x5, x20
  403c88:	bl	401b30 <snprintf@plt>
  403c8c:	b	403cd0 <ferror@plt+0x1e30>
  403c90:	add	x8, x8, #0x32
  403c94:	mov	x9, #0xf5c3                	// #62915
  403c98:	movk	x9, #0x5c28, lsl #16
  403c9c:	movk	x9, #0xc28f, lsl #32
  403ca0:	lsr	x8, x8, #2
  403ca4:	movk	x9, #0x28f5, lsl #48
  403ca8:	umulh	x8, x8, x9
  403cac:	lsr	x20, x8, #2
  403cb0:	cbnz	x20, 403c4c <ferror@plt+0x1dac>
  403cb4:	adrp	x2, 405000 <ferror@plt+0x3160>
  403cb8:	add	x2, x2, #0xe0f
  403cbc:	add	x0, sp, #0x10
  403cc0:	add	x4, sp, #0x8
  403cc4:	mov	w1, #0x20                  	// #32
  403cc8:	mov	w3, w19
  403ccc:	bl	401b30 <snprintf@plt>
  403cd0:	add	x0, sp, #0x10
  403cd4:	bl	401c20 <strdup@plt>
  403cd8:	ldp	x20, x19, [sp, #64]
  403cdc:	ldp	x29, x30, [sp, #48]
  403ce0:	add	sp, sp, #0x50
  403ce4:	ret
  403ce8:	stp	x29, x30, [sp, #-64]!
  403cec:	stp	x24, x23, [sp, #16]
  403cf0:	stp	x22, x21, [sp, #32]
  403cf4:	stp	x20, x19, [sp, #48]
  403cf8:	mov	x29, sp
  403cfc:	cbz	x0, 403db8 <ferror@plt+0x1f18>
  403d00:	mov	x19, x3
  403d04:	mov	x9, x0
  403d08:	mov	w0, #0xffffffff            	// #-1
  403d0c:	cbz	x3, 403dbc <ferror@plt+0x1f1c>
  403d10:	mov	x20, x2
  403d14:	cbz	x2, 403dbc <ferror@plt+0x1f1c>
  403d18:	mov	x21, x1
  403d1c:	cbz	x1, 403dbc <ferror@plt+0x1f1c>
  403d20:	ldrb	w10, [x9]
  403d24:	cbz	w10, 403dbc <ferror@plt+0x1f1c>
  403d28:	mov	x23, xzr
  403d2c:	mov	x8, xzr
  403d30:	add	x22, x9, #0x1
  403d34:	b	403d48 <ferror@plt+0x1ea8>
  403d38:	mov	x0, x23
  403d3c:	add	x22, x22, #0x1
  403d40:	mov	x23, x0
  403d44:	cbz	w10, 403dbc <ferror@plt+0x1f1c>
  403d48:	cmp	x23, x20
  403d4c:	b.cs	403dd0 <ferror@plt+0x1f30>  // b.hs, b.nlast
  403d50:	and	w11, w10, #0xff
  403d54:	ldrb	w10, [x22]
  403d58:	sub	x9, x22, #0x1
  403d5c:	cmp	x8, #0x0
  403d60:	csel	x8, x9, x8, eq  // eq = none
  403d64:	cmp	w11, #0x2c
  403d68:	csel	x9, x9, xzr, eq  // eq = none
  403d6c:	cmp	w10, #0x0
  403d70:	csel	x24, x22, x9, eq  // eq = none
  403d74:	cbz	x8, 403d38 <ferror@plt+0x1e98>
  403d78:	cbz	x24, 403d38 <ferror@plt+0x1e98>
  403d7c:	subs	x1, x24, x8
  403d80:	b.ls	403db8 <ferror@plt+0x1f18>  // b.plast
  403d84:	mov	x0, x8
  403d88:	blr	x19
  403d8c:	cmn	w0, #0x1
  403d90:	b.eq	403db8 <ferror@plt+0x1f18>  // b.none
  403d94:	str	w0, [x21, x23, lsl #2]
  403d98:	ldrb	w8, [x24]
  403d9c:	add	x0, x23, #0x1
  403da0:	cbz	w8, 403dbc <ferror@plt+0x1f1c>
  403da4:	ldrb	w10, [x22], #1
  403da8:	mov	x8, xzr
  403dac:	mov	x23, x0
  403db0:	cbnz	w10, 403d48 <ferror@plt+0x1ea8>
  403db4:	b	403dbc <ferror@plt+0x1f1c>
  403db8:	mov	w0, #0xffffffff            	// #-1
  403dbc:	ldp	x20, x19, [sp, #48]
  403dc0:	ldp	x22, x21, [sp, #32]
  403dc4:	ldp	x24, x23, [sp, #16]
  403dc8:	ldp	x29, x30, [sp], #64
  403dcc:	ret
  403dd0:	mov	w0, #0xfffffffe            	// #-2
  403dd4:	b	403dbc <ferror@plt+0x1f1c>
  403dd8:	stp	x29, x30, [sp, #-80]!
  403ddc:	str	x25, [sp, #16]
  403de0:	stp	x24, x23, [sp, #32]
  403de4:	stp	x22, x21, [sp, #48]
  403de8:	stp	x20, x19, [sp, #64]
  403dec:	mov	x29, sp
  403df0:	cbz	x0, 403e18 <ferror@plt+0x1f78>
  403df4:	mov	x19, x3
  403df8:	mov	x9, x0
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	cbz	x3, 403e1c <ferror@plt+0x1f7c>
  403e04:	ldrb	w8, [x9]
  403e08:	cbz	w8, 403e1c <ferror@plt+0x1f7c>
  403e0c:	ldr	x11, [x19]
  403e10:	cmp	x11, x2
  403e14:	b.ls	403e34 <ferror@plt+0x1f94>  // b.plast
  403e18:	mov	w0, #0xffffffff            	// #-1
  403e1c:	ldp	x20, x19, [sp, #64]
  403e20:	ldp	x22, x21, [sp, #48]
  403e24:	ldp	x24, x23, [sp, #32]
  403e28:	ldr	x25, [sp, #16]
  403e2c:	ldp	x29, x30, [sp], #80
  403e30:	ret
  403e34:	mov	x20, x4
  403e38:	cmp	w8, #0x2b
  403e3c:	b.ne	403e48 <ferror@plt+0x1fa8>  // b.any
  403e40:	add	x9, x9, #0x1
  403e44:	b	403e50 <ferror@plt+0x1fb0>
  403e48:	mov	x11, xzr
  403e4c:	str	xzr, [x19]
  403e50:	mov	w0, #0xffffffff            	// #-1
  403e54:	cbz	x20, 403e1c <ferror@plt+0x1f7c>
  403e58:	sub	x21, x2, x11
  403e5c:	cbz	x21, 403e1c <ferror@plt+0x1f7c>
  403e60:	cbz	x1, 403e1c <ferror@plt+0x1f7c>
  403e64:	ldrb	w10, [x9]
  403e68:	cbz	w10, 403e1c <ferror@plt+0x1f7c>
  403e6c:	mov	x24, xzr
  403e70:	mov	x8, xzr
  403e74:	add	x22, x1, x11, lsl #2
  403e78:	add	x23, x9, #0x1
  403e7c:	b	403e90 <ferror@plt+0x1ff0>
  403e80:	mov	x0, x24
  403e84:	add	x23, x23, #0x1
  403e88:	mov	x24, x0
  403e8c:	cbz	w10, 403efc <ferror@plt+0x205c>
  403e90:	cmp	x24, x21
  403e94:	b.cs	403f14 <ferror@plt+0x2074>  // b.hs, b.nlast
  403e98:	and	w11, w10, #0xff
  403e9c:	ldrb	w10, [x23]
  403ea0:	sub	x9, x23, #0x1
  403ea4:	cmp	x8, #0x0
  403ea8:	csel	x8, x9, x8, eq  // eq = none
  403eac:	cmp	w11, #0x2c
  403eb0:	csel	x9, x9, xzr, eq  // eq = none
  403eb4:	cmp	w10, #0x0
  403eb8:	csel	x25, x23, x9, eq  // eq = none
  403ebc:	cbz	x8, 403e80 <ferror@plt+0x1fe0>
  403ec0:	cbz	x25, 403e80 <ferror@plt+0x1fe0>
  403ec4:	subs	x1, x25, x8
  403ec8:	b.ls	403e18 <ferror@plt+0x1f78>  // b.plast
  403ecc:	mov	x0, x8
  403ed0:	blr	x20
  403ed4:	cmn	w0, #0x1
  403ed8:	b.eq	403e18 <ferror@plt+0x1f78>  // b.none
  403edc:	str	w0, [x22, x24, lsl #2]
  403ee0:	ldrb	w8, [x25]
  403ee4:	add	x0, x24, #0x1
  403ee8:	cbz	w8, 403efc <ferror@plt+0x205c>
  403eec:	ldrb	w10, [x23], #1
  403ef0:	mov	x8, xzr
  403ef4:	mov	x24, x0
  403ef8:	cbnz	w10, 403e90 <ferror@plt+0x1ff0>
  403efc:	cmp	w0, #0x1
  403f00:	b.lt	403e1c <ferror@plt+0x1f7c>  // b.tstop
  403f04:	ldr	x8, [x19]
  403f08:	add	x8, x8, w0, uxtw
  403f0c:	str	x8, [x19]
  403f10:	b	403e1c <ferror@plt+0x1f7c>
  403f14:	mov	w0, #0xfffffffe            	// #-2
  403f18:	b	403e1c <ferror@plt+0x1f7c>
  403f1c:	stp	x29, x30, [sp, #-64]!
  403f20:	mov	x8, x0
  403f24:	mov	w0, #0xffffffea            	// #-22
  403f28:	str	x23, [sp, #16]
  403f2c:	stp	x22, x21, [sp, #32]
  403f30:	stp	x20, x19, [sp, #48]
  403f34:	mov	x29, sp
  403f38:	cbz	x1, 403fe0 <ferror@plt+0x2140>
  403f3c:	cbz	x8, 403fe0 <ferror@plt+0x2140>
  403f40:	mov	x19, x2
  403f44:	cbz	x2, 403fe0 <ferror@plt+0x2140>
  403f48:	ldrb	w9, [x8]
  403f4c:	cbz	w9, 403fdc <ferror@plt+0x213c>
  403f50:	mov	x20, x1
  403f54:	mov	x0, xzr
  403f58:	add	x21, x8, #0x1
  403f5c:	mov	w22, #0x1                   	// #1
  403f60:	b	403f6c <ferror@plt+0x20cc>
  403f64:	add	x21, x21, #0x1
  403f68:	cbz	w9, 403fdc <ferror@plt+0x213c>
  403f6c:	mov	x8, x21
  403f70:	ldrb	w10, [x8], #-1
  403f74:	and	w9, w9, #0xff
  403f78:	cmp	x0, #0x0
  403f7c:	csel	x0, x8, x0, eq  // eq = none
  403f80:	cmp	w9, #0x2c
  403f84:	csel	x8, x8, xzr, eq  // eq = none
  403f88:	cmp	w10, #0x0
  403f8c:	mov	w9, w10
  403f90:	csel	x23, x21, x8, eq  // eq = none
  403f94:	cbz	x0, 403f64 <ferror@plt+0x20c4>
  403f98:	cbz	x23, 403f64 <ferror@plt+0x20c4>
  403f9c:	subs	x1, x23, x0
  403fa0:	b.ls	403ff4 <ferror@plt+0x2154>  // b.plast
  403fa4:	blr	x19
  403fa8:	tbnz	w0, #31, 403fe0 <ferror@plt+0x2140>
  403fac:	mov	w8, w0
  403fb0:	lsr	x8, x8, #3
  403fb4:	ldrb	w9, [x20, x8]
  403fb8:	and	w10, w0, #0x7
  403fbc:	lsl	w10, w22, w10
  403fc0:	orr	w9, w9, w10
  403fc4:	strb	w9, [x20, x8]
  403fc8:	ldrb	w8, [x23]
  403fcc:	cbz	w8, 403fdc <ferror@plt+0x213c>
  403fd0:	ldrb	w9, [x21]
  403fd4:	mov	x0, xzr
  403fd8:	b	403f64 <ferror@plt+0x20c4>
  403fdc:	mov	w0, wzr
  403fe0:	ldp	x20, x19, [sp, #48]
  403fe4:	ldp	x22, x21, [sp, #32]
  403fe8:	ldr	x23, [sp, #16]
  403fec:	ldp	x29, x30, [sp], #64
  403ff0:	ret
  403ff4:	mov	w0, #0xffffffff            	// #-1
  403ff8:	b	403fe0 <ferror@plt+0x2140>
  403ffc:	stp	x29, x30, [sp, #-48]!
  404000:	mov	x8, x0
  404004:	mov	w0, #0xffffffea            	// #-22
  404008:	stp	x22, x21, [sp, #16]
  40400c:	stp	x20, x19, [sp, #32]
  404010:	mov	x29, sp
  404014:	cbz	x1, 4040a8 <ferror@plt+0x2208>
  404018:	cbz	x8, 4040a8 <ferror@plt+0x2208>
  40401c:	mov	x19, x2
  404020:	cbz	x2, 4040a8 <ferror@plt+0x2208>
  404024:	ldrb	w9, [x8]
  404028:	cbz	w9, 4040a4 <ferror@plt+0x2204>
  40402c:	mov	x20, x1
  404030:	mov	x0, xzr
  404034:	add	x21, x8, #0x1
  404038:	b	404044 <ferror@plt+0x21a4>
  40403c:	add	x21, x21, #0x1
  404040:	cbz	w9, 4040a4 <ferror@plt+0x2204>
  404044:	mov	x8, x21
  404048:	ldrb	w10, [x8], #-1
  40404c:	and	w9, w9, #0xff
  404050:	cmp	x0, #0x0
  404054:	csel	x0, x8, x0, eq  // eq = none
  404058:	cmp	w9, #0x2c
  40405c:	csel	x8, x8, xzr, eq  // eq = none
  404060:	cmp	w10, #0x0
  404064:	mov	w9, w10
  404068:	csel	x22, x21, x8, eq  // eq = none
  40406c:	cbz	x0, 40403c <ferror@plt+0x219c>
  404070:	cbz	x22, 40403c <ferror@plt+0x219c>
  404074:	subs	x1, x22, x0
  404078:	b.ls	4040b8 <ferror@plt+0x2218>  // b.plast
  40407c:	blr	x19
  404080:	tbnz	x0, #63, 4040a8 <ferror@plt+0x2208>
  404084:	ldr	x8, [x20]
  404088:	orr	x8, x8, x0
  40408c:	str	x8, [x20]
  404090:	ldrb	w8, [x22]
  404094:	cbz	w8, 4040a4 <ferror@plt+0x2204>
  404098:	ldrb	w9, [x21]
  40409c:	mov	x0, xzr
  4040a0:	b	40403c <ferror@plt+0x219c>
  4040a4:	mov	w0, wzr
  4040a8:	ldp	x20, x19, [sp, #32]
  4040ac:	ldp	x22, x21, [sp, #16]
  4040b0:	ldp	x29, x30, [sp], #48
  4040b4:	ret
  4040b8:	mov	w0, #0xffffffff            	// #-1
  4040bc:	ldp	x20, x19, [sp, #32]
  4040c0:	ldp	x22, x21, [sp, #16]
  4040c4:	ldp	x29, x30, [sp], #48
  4040c8:	ret
  4040cc:	stp	x29, x30, [sp, #-64]!
  4040d0:	mov	x29, sp
  4040d4:	str	x23, [sp, #16]
  4040d8:	stp	x22, x21, [sp, #32]
  4040dc:	stp	x20, x19, [sp, #48]
  4040e0:	str	xzr, [x29, #24]
  4040e4:	cbz	x0, 4041bc <ferror@plt+0x231c>
  4040e8:	mov	w21, w3
  4040ec:	mov	x19, x2
  4040f0:	mov	x23, x1
  4040f4:	mov	x22, x0
  4040f8:	str	w3, [x1]
  4040fc:	str	w3, [x2]
  404100:	bl	401e50 <__errno_location@plt>
  404104:	str	wzr, [x0]
  404108:	ldrb	w8, [x22]
  40410c:	mov	x20, x0
  404110:	cmp	w8, #0x3a
  404114:	b.ne	404120 <ferror@plt+0x2280>  // b.any
  404118:	add	x21, x22, #0x1
  40411c:	b	40417c <ferror@plt+0x22dc>
  404120:	add	x1, x29, #0x18
  404124:	mov	w2, #0xa                   	// #10
  404128:	mov	x0, x22
  40412c:	bl	401d00 <strtol@plt>
  404130:	str	w0, [x23]
  404134:	str	w0, [x19]
  404138:	ldr	x8, [x29, #24]
  40413c:	mov	w0, #0xffffffff            	// #-1
  404140:	cmp	x8, x22
  404144:	b.eq	4041bc <ferror@plt+0x231c>  // b.none
  404148:	ldr	w9, [x20]
  40414c:	cbnz	w9, 4041bc <ferror@plt+0x231c>
  404150:	cbz	x8, 4041bc <ferror@plt+0x231c>
  404154:	ldrb	w9, [x8]
  404158:	cmp	w9, #0x2d
  40415c:	b.eq	404170 <ferror@plt+0x22d0>  // b.none
  404160:	cmp	w9, #0x3a
  404164:	b.ne	4041b8 <ferror@plt+0x2318>  // b.any
  404168:	ldrb	w9, [x8, #1]
  40416c:	cbz	w9, 4041d0 <ferror@plt+0x2330>
  404170:	add	x21, x8, #0x1
  404174:	str	xzr, [x29, #24]
  404178:	str	wzr, [x20]
  40417c:	add	x1, x29, #0x18
  404180:	mov	w2, #0xa                   	// #10
  404184:	mov	x0, x21
  404188:	bl	401d00 <strtol@plt>
  40418c:	str	w0, [x19]
  404190:	ldr	w8, [x20]
  404194:	mov	w0, #0xffffffff            	// #-1
  404198:	cbnz	w8, 4041bc <ferror@plt+0x231c>
  40419c:	ldr	x8, [x29, #24]
  4041a0:	cbz	x8, 4041bc <ferror@plt+0x231c>
  4041a4:	cmp	x8, x21
  4041a8:	mov	w0, #0xffffffff            	// #-1
  4041ac:	b.eq	4041bc <ferror@plt+0x231c>  // b.none
  4041b0:	ldrb	w8, [x8]
  4041b4:	cbnz	w8, 4041bc <ferror@plt+0x231c>
  4041b8:	mov	w0, wzr
  4041bc:	ldp	x20, x19, [sp, #48]
  4041c0:	ldp	x22, x21, [sp, #32]
  4041c4:	ldr	x23, [sp, #16]
  4041c8:	ldp	x29, x30, [sp], #64
  4041cc:	ret
  4041d0:	str	w21, [x19]
  4041d4:	b	4041b8 <ferror@plt+0x2318>
  4041d8:	stp	x29, x30, [sp, #-48]!
  4041dc:	mov	w8, wzr
  4041e0:	str	x21, [sp, #16]
  4041e4:	stp	x20, x19, [sp, #32]
  4041e8:	mov	x29, sp
  4041ec:	cbz	x1, 404320 <ferror@plt+0x2480>
  4041f0:	cbz	x0, 404320 <ferror@plt+0x2480>
  4041f4:	ldrb	w8, [x0]
  4041f8:	and	w8, w8, #0xff
  4041fc:	cmp	w8, #0x2f
  404200:	mov	x19, x0
  404204:	b.ne	404220 <ferror@plt+0x2380>  // b.any
  404208:	mov	x0, x19
  40420c:	ldrb	w8, [x0, #1]!
  404210:	cmp	w8, #0x2f
  404214:	mov	w8, #0x2f                  	// #47
  404218:	b.eq	4041f8 <ferror@plt+0x2358>  // b.none
  40421c:	b	404230 <ferror@plt+0x2390>
  404220:	cbnz	w8, 404230 <ferror@plt+0x2390>
  404224:	mov	x20, xzr
  404228:	mov	x19, xzr
  40422c:	b	404250 <ferror@plt+0x23b0>
  404230:	mov	w20, #0x1                   	// #1
  404234:	ldrb	w8, [x19, x20]
  404238:	cbz	w8, 404250 <ferror@plt+0x23b0>
  40423c:	cmp	w8, #0x2f
  404240:	b.eq	404250 <ferror@plt+0x23b0>  // b.none
  404244:	add	x20, x20, #0x1
  404248:	ldrb	w8, [x19, x20]
  40424c:	cbnz	w8, 40423c <ferror@plt+0x239c>
  404250:	ldrb	w8, [x1]
  404254:	and	w8, w8, #0xff
  404258:	cmp	w8, #0x2f
  40425c:	mov	x21, x1
  404260:	b.ne	40427c <ferror@plt+0x23dc>  // b.any
  404264:	mov	x1, x21
  404268:	ldrb	w8, [x1, #1]!
  40426c:	cmp	w8, #0x2f
  404270:	mov	w8, #0x2f                  	// #47
  404274:	b.eq	404254 <ferror@plt+0x23b4>  // b.none
  404278:	b	40428c <ferror@plt+0x23ec>
  40427c:	cbnz	w8, 40428c <ferror@plt+0x23ec>
  404280:	mov	x8, xzr
  404284:	mov	x21, xzr
  404288:	b	4042ac <ferror@plt+0x240c>
  40428c:	mov	w8, #0x1                   	// #1
  404290:	ldrb	w9, [x21, x8]
  404294:	cbz	w9, 4042ac <ferror@plt+0x240c>
  404298:	cmp	w9, #0x2f
  40429c:	b.eq	4042ac <ferror@plt+0x240c>  // b.none
  4042a0:	add	x8, x8, #0x1
  4042a4:	ldrb	w9, [x21, x8]
  4042a8:	cbnz	w9, 404298 <ferror@plt+0x23f8>
  4042ac:	add	x9, x8, x20
  4042b0:	cmp	x9, #0x1
  4042b4:	b.eq	4042c0 <ferror@plt+0x2420>  // b.none
  4042b8:	cbnz	x9, 4042e0 <ferror@plt+0x2440>
  4042bc:	b	404314 <ferror@plt+0x2474>
  4042c0:	cbz	x19, 4042d0 <ferror@plt+0x2430>
  4042c4:	ldrb	w9, [x19]
  4042c8:	cmp	w9, #0x2f
  4042cc:	b.eq	404314 <ferror@plt+0x2474>  // b.none
  4042d0:	cbz	x21, 40431c <ferror@plt+0x247c>
  4042d4:	ldrb	w9, [x21]
  4042d8:	cmp	w9, #0x2f
  4042dc:	b.eq	404314 <ferror@plt+0x2474>  // b.none
  4042e0:	cmp	x20, x8
  4042e4:	mov	w8, wzr
  4042e8:	b.ne	404320 <ferror@plt+0x2480>  // b.any
  4042ec:	cbz	x19, 404320 <ferror@plt+0x2480>
  4042f0:	cbz	x21, 404320 <ferror@plt+0x2480>
  4042f4:	mov	x0, x19
  4042f8:	mov	x1, x21
  4042fc:	mov	x2, x20
  404300:	bl	401b90 <strncmp@plt>
  404304:	cbnz	w0, 40431c <ferror@plt+0x247c>
  404308:	add	x0, x19, x20
  40430c:	add	x1, x21, x20
  404310:	b	4041f4 <ferror@plt+0x2354>
  404314:	mov	w8, #0x1                   	// #1
  404318:	b	404320 <ferror@plt+0x2480>
  40431c:	mov	w8, wzr
  404320:	ldp	x20, x19, [sp, #32]
  404324:	ldr	x21, [sp, #16]
  404328:	mov	w0, w8
  40432c:	ldp	x29, x30, [sp], #48
  404330:	ret
  404334:	stp	x29, x30, [sp, #-64]!
  404338:	orr	x8, x0, x1
  40433c:	stp	x24, x23, [sp, #16]
  404340:	stp	x22, x21, [sp, #32]
  404344:	stp	x20, x19, [sp, #48]
  404348:	mov	x29, sp
  40434c:	cbz	x8, 404380 <ferror@plt+0x24e0>
  404350:	mov	x19, x1
  404354:	mov	x21, x0
  404358:	mov	x20, x2
  40435c:	cbz	x0, 40439c <ferror@plt+0x24fc>
  404360:	cbz	x19, 4043b8 <ferror@plt+0x2518>
  404364:	mov	x0, x21
  404368:	bl	401a30 <strlen@plt>
  40436c:	mvn	x8, x0
  404370:	cmp	x8, x20
  404374:	b.cs	4043c0 <ferror@plt+0x2520>  // b.hs, b.nlast
  404378:	mov	x22, xzr
  40437c:	b	4043fc <ferror@plt+0x255c>
  404380:	adrp	x0, 405000 <ferror@plt+0x3160>
  404384:	add	x0, x0, #0x9a4
  404388:	ldp	x20, x19, [sp, #48]
  40438c:	ldp	x22, x21, [sp, #32]
  404390:	ldp	x24, x23, [sp, #16]
  404394:	ldp	x29, x30, [sp], #64
  404398:	b	401c20 <strdup@plt>
  40439c:	mov	x0, x19
  4043a0:	mov	x1, x20
  4043a4:	ldp	x20, x19, [sp, #48]
  4043a8:	ldp	x22, x21, [sp, #32]
  4043ac:	ldp	x24, x23, [sp, #16]
  4043b0:	ldp	x29, x30, [sp], #64
  4043b4:	b	401d50 <strndup@plt>
  4043b8:	mov	x0, x21
  4043bc:	b	404388 <ferror@plt+0x24e8>
  4043c0:	add	x24, x0, x20
  4043c4:	mov	x23, x0
  4043c8:	add	x0, x24, #0x1
  4043cc:	bl	401b70 <malloc@plt>
  4043d0:	mov	x22, x0
  4043d4:	cbz	x0, 4043fc <ferror@plt+0x255c>
  4043d8:	mov	x0, x22
  4043dc:	mov	x1, x21
  4043e0:	mov	x2, x23
  4043e4:	bl	401a00 <memcpy@plt>
  4043e8:	add	x0, x22, x23
  4043ec:	mov	x1, x19
  4043f0:	mov	x2, x20
  4043f4:	bl	401a00 <memcpy@plt>
  4043f8:	strb	wzr, [x22, x24]
  4043fc:	mov	x0, x22
  404400:	ldp	x20, x19, [sp, #48]
  404404:	ldp	x22, x21, [sp, #32]
  404408:	ldp	x24, x23, [sp, #16]
  40440c:	ldp	x29, x30, [sp], #64
  404410:	ret
  404414:	stp	x29, x30, [sp, #-64]!
  404418:	stp	x20, x19, [sp, #48]
  40441c:	mov	x20, x0
  404420:	stp	x24, x23, [sp, #16]
  404424:	stp	x22, x21, [sp, #32]
  404428:	mov	x29, sp
  40442c:	cbz	x1, 404460 <ferror@plt+0x25c0>
  404430:	mov	x0, x1
  404434:	mov	x19, x1
  404438:	bl	401a30 <strlen@plt>
  40443c:	mov	x21, x0
  404440:	cbz	x20, 40446c <ferror@plt+0x25cc>
  404444:	mov	x0, x20
  404448:	bl	401a30 <strlen@plt>
  40444c:	mvn	x8, x0
  404450:	cmp	x21, x8
  404454:	b.ls	404488 <ferror@plt+0x25e8>  // b.plast
  404458:	mov	x22, xzr
  40445c:	b	4044c4 <ferror@plt+0x2624>
  404460:	cbz	x20, 4044dc <ferror@plt+0x263c>
  404464:	mov	x0, x20
  404468:	b	4044e4 <ferror@plt+0x2644>
  40446c:	mov	x0, x19
  404470:	mov	x1, x21
  404474:	ldp	x20, x19, [sp, #48]
  404478:	ldp	x22, x21, [sp, #32]
  40447c:	ldp	x24, x23, [sp, #16]
  404480:	ldp	x29, x30, [sp], #64
  404484:	b	401d50 <strndup@plt>
  404488:	add	x24, x0, x21
  40448c:	mov	x23, x0
  404490:	add	x0, x24, #0x1
  404494:	bl	401b70 <malloc@plt>
  404498:	mov	x22, x0
  40449c:	cbz	x0, 4044c4 <ferror@plt+0x2624>
  4044a0:	mov	x0, x22
  4044a4:	mov	x1, x20
  4044a8:	mov	x2, x23
  4044ac:	bl	401a00 <memcpy@plt>
  4044b0:	add	x0, x22, x23
  4044b4:	mov	x1, x19
  4044b8:	mov	x2, x21
  4044bc:	bl	401a00 <memcpy@plt>
  4044c0:	strb	wzr, [x22, x24]
  4044c4:	mov	x0, x22
  4044c8:	ldp	x20, x19, [sp, #48]
  4044cc:	ldp	x22, x21, [sp, #32]
  4044d0:	ldp	x24, x23, [sp, #16]
  4044d4:	ldp	x29, x30, [sp], #64
  4044d8:	ret
  4044dc:	adrp	x0, 405000 <ferror@plt+0x3160>
  4044e0:	add	x0, x0, #0x9a4
  4044e4:	ldp	x20, x19, [sp, #48]
  4044e8:	ldp	x22, x21, [sp, #32]
  4044ec:	ldp	x24, x23, [sp, #16]
  4044f0:	ldp	x29, x30, [sp], #64
  4044f4:	b	401c20 <strdup@plt>
  4044f8:	sub	sp, sp, #0x140
  4044fc:	stp	x29, x30, [sp, #240]
  404500:	add	x29, sp, #0xf0
  404504:	sub	x9, x29, #0x70
  404508:	mov	x10, sp
  40450c:	mov	x11, #0xffffffffffffffd0    	// #-48
  404510:	add	x8, x29, #0x50
  404514:	movk	x11, #0xff80, lsl #32
  404518:	add	x9, x9, #0x30
  40451c:	add	x10, x10, #0x80
  404520:	stp	x8, x9, [x29, #-32]
  404524:	stp	x10, x11, [x29, #-16]
  404528:	stp	x2, x3, [x29, #-112]
  40452c:	stp	x4, x5, [x29, #-96]
  404530:	stp	x6, x7, [x29, #-80]
  404534:	stp	q1, q2, [sp, #16]
  404538:	str	q0, [sp]
  40453c:	ldp	q0, q1, [x29, #-32]
  404540:	stp	x20, x19, [sp, #304]
  404544:	mov	x19, x0
  404548:	add	x0, x29, #0x18
  40454c:	sub	x2, x29, #0x40
  404550:	str	x28, [sp, #256]
  404554:	stp	x24, x23, [sp, #272]
  404558:	stp	x22, x21, [sp, #288]
  40455c:	stp	q3, q4, [sp, #48]
  404560:	stp	q5, q6, [sp, #80]
  404564:	str	q7, [sp, #112]
  404568:	stp	q0, q1, [x29, #-64]
  40456c:	bl	401d40 <vasprintf@plt>
  404570:	tbnz	w0, #31, 4045a8 <ferror@plt+0x2708>
  404574:	ldr	x21, [x29, #24]
  404578:	orr	x8, x19, x21
  40457c:	cbz	x8, 4045b0 <ferror@plt+0x2710>
  404580:	mov	w22, w0
  404584:	cbz	x19, 4045c4 <ferror@plt+0x2724>
  404588:	cbz	x21, 4045d8 <ferror@plt+0x2738>
  40458c:	mov	x0, x19
  404590:	bl	401a30 <strlen@plt>
  404594:	mvn	x8, x0
  404598:	cmp	x8, x22
  40459c:	b.cs	4045e0 <ferror@plt+0x2740>  // b.hs, b.nlast
  4045a0:	mov	x20, xzr
  4045a4:	b	40461c <ferror@plt+0x277c>
  4045a8:	mov	x20, xzr
  4045ac:	b	404624 <ferror@plt+0x2784>
  4045b0:	adrp	x0, 405000 <ferror@plt+0x3160>
  4045b4:	add	x0, x0, #0x9a4
  4045b8:	bl	401c20 <strdup@plt>
  4045bc:	mov	x20, x0
  4045c0:	b	40461c <ferror@plt+0x277c>
  4045c4:	mov	x0, x21
  4045c8:	mov	x1, x22
  4045cc:	bl	401d50 <strndup@plt>
  4045d0:	mov	x20, x0
  4045d4:	b	40461c <ferror@plt+0x277c>
  4045d8:	mov	x0, x19
  4045dc:	b	4045b8 <ferror@plt+0x2718>
  4045e0:	add	x24, x0, x22
  4045e4:	mov	x23, x0
  4045e8:	add	x0, x24, #0x1
  4045ec:	bl	401b70 <malloc@plt>
  4045f0:	mov	x20, x0
  4045f4:	cbz	x0, 40461c <ferror@plt+0x277c>
  4045f8:	mov	x0, x20
  4045fc:	mov	x1, x19
  404600:	mov	x2, x23
  404604:	bl	401a00 <memcpy@plt>
  404608:	add	x0, x20, x23
  40460c:	mov	x1, x21
  404610:	mov	x2, x22
  404614:	bl	401a00 <memcpy@plt>
  404618:	strb	wzr, [x20, x24]
  40461c:	ldr	x0, [x29, #24]
  404620:	bl	401d10 <free@plt>
  404624:	mov	x0, x20
  404628:	ldp	x20, x19, [sp, #304]
  40462c:	ldp	x22, x21, [sp, #288]
  404630:	ldp	x24, x23, [sp, #272]
  404634:	ldr	x28, [sp, #256]
  404638:	ldp	x29, x30, [sp, #240]
  40463c:	add	sp, sp, #0x140
  404640:	ret
  404644:	sub	sp, sp, #0x60
  404648:	stp	x29, x30, [sp, #16]
  40464c:	stp	x26, x25, [sp, #32]
  404650:	stp	x24, x23, [sp, #48]
  404654:	stp	x22, x21, [sp, #64]
  404658:	stp	x20, x19, [sp, #80]
  40465c:	ldr	x23, [x0]
  404660:	add	x29, sp, #0x10
  404664:	ldrb	w8, [x23]
  404668:	cbz	w8, 404828 <ferror@plt+0x2988>
  40466c:	mov	x20, x0
  404670:	mov	x22, x1
  404674:	mov	x0, x23
  404678:	mov	x1, x2
  40467c:	mov	w24, w3
  404680:	mov	x21, x2
  404684:	bl	401d60 <strspn@plt>
  404688:	add	x19, x23, x0
  40468c:	ldrb	w25, [x19]
  404690:	cbz	x25, 404824 <ferror@plt+0x2984>
  404694:	cbz	w24, 404724 <ferror@plt+0x2884>
  404698:	cmp	w25, #0x3f
  40469c:	b.hi	404740 <ferror@plt+0x28a0>  // b.pmore
  4046a0:	mov	w8, #0x1                   	// #1
  4046a4:	mov	x9, #0x1                   	// #1
  4046a8:	lsl	x8, x8, x25
  4046ac:	movk	x9, #0x84, lsl #32
  4046b0:	and	x8, x8, x9
  4046b4:	cbz	x8, 404740 <ferror@plt+0x28a0>
  4046b8:	sturb	w25, [x29, #-4]
  4046bc:	sturb	wzr, [x29, #-3]
  4046c0:	mov	x24, x19
  4046c4:	ldrb	w9, [x24, #1]!
  4046c8:	cbz	w9, 4047c0 <ferror@plt+0x2920>
  4046cc:	add	x10, x0, x23
  4046d0:	mov	x26, xzr
  4046d4:	mov	w8, wzr
  4046d8:	add	x23, x10, #0x2
  4046dc:	b	404700 <ferror@plt+0x2860>
  4046e0:	sxtb	w1, w9
  4046e4:	sub	x0, x29, #0x4
  4046e8:	bl	401d70 <strchr@plt>
  4046ec:	cbnz	x0, 4047d4 <ferror@plt+0x2934>
  4046f0:	mov	w8, wzr
  4046f4:	ldrb	w9, [x23, x26]
  4046f8:	add	x26, x26, #0x1
  4046fc:	cbz	w9, 404720 <ferror@plt+0x2880>
  404700:	cbnz	w8, 4046f0 <ferror@plt+0x2850>
  404704:	and	w8, w9, #0xff
  404708:	cmp	w8, #0x5c
  40470c:	b.ne	4046e0 <ferror@plt+0x2840>  // b.any
  404710:	mov	w8, #0x1                   	// #1
  404714:	ldrb	w9, [x23, x26]
  404718:	add	x26, x26, #0x1
  40471c:	cbnz	w9, 404700 <ferror@plt+0x2860>
  404720:	b	4047d8 <ferror@plt+0x2938>
  404724:	mov	x0, x19
  404728:	mov	x1, x21
  40472c:	bl	401e20 <strcspn@plt>
  404730:	add	x8, x19, x0
  404734:	str	x0, [x22]
  404738:	str	x8, [x20]
  40473c:	b	40482c <ferror@plt+0x298c>
  404740:	add	x9, x0, x23
  404744:	mov	x24, xzr
  404748:	mov	w8, wzr
  40474c:	add	x23, x9, #0x1
  404750:	b	404774 <ferror@plt+0x28d4>
  404754:	sxtb	w1, w25
  404758:	mov	x0, x21
  40475c:	bl	401d70 <strchr@plt>
  404760:	cbnz	x0, 4047cc <ferror@plt+0x292c>
  404764:	mov	w8, wzr
  404768:	ldrb	w25, [x23, x24]
  40476c:	add	x24, x24, #0x1
  404770:	cbz	w25, 404794 <ferror@plt+0x28f4>
  404774:	cbnz	w8, 404764 <ferror@plt+0x28c4>
  404778:	and	w8, w25, #0xff
  40477c:	cmp	w8, #0x5c
  404780:	b.ne	404754 <ferror@plt+0x28b4>  // b.any
  404784:	mov	w8, #0x1                   	// #1
  404788:	ldrb	w25, [x23, x24]
  40478c:	add	x24, x24, #0x1
  404790:	cbnz	w25, 404774 <ferror@plt+0x28d4>
  404794:	sub	w8, w24, w8
  404798:	sxtw	x8, w8
  40479c:	str	x8, [x22]
  4047a0:	add	x22, x19, x8
  4047a4:	ldrsb	w1, [x22]
  4047a8:	cbz	w1, 4047b8 <ferror@plt+0x2918>
  4047ac:	mov	x0, x21
  4047b0:	bl	401d70 <strchr@plt>
  4047b4:	cbz	x0, 404824 <ferror@plt+0x2984>
  4047b8:	str	x22, [x20]
  4047bc:	b	40482c <ferror@plt+0x298c>
  4047c0:	mov	w8, wzr
  4047c4:	mov	w26, wzr
  4047c8:	b	4047d8 <ferror@plt+0x2938>
  4047cc:	mov	w8, wzr
  4047d0:	b	404794 <ferror@plt+0x28f4>
  4047d4:	mov	w8, wzr
  4047d8:	sub	w8, w26, w8
  4047dc:	sxtw	x23, w8
  4047e0:	str	x23, [x22]
  4047e4:	add	x8, x23, x19
  4047e8:	ldrb	w8, [x8, #1]
  4047ec:	cbz	w8, 404824 <ferror@plt+0x2984>
  4047f0:	cmp	w8, w25
  4047f4:	b.ne	404824 <ferror@plt+0x2984>  // b.any
  4047f8:	add	x8, x23, x19
  4047fc:	ldrsb	w1, [x8, #2]
  404800:	cbz	w1, 404810 <ferror@plt+0x2970>
  404804:	mov	x0, x21
  404808:	bl	401d70 <strchr@plt>
  40480c:	cbz	x0, 404824 <ferror@plt+0x2984>
  404810:	add	x8, x19, x23
  404814:	add	x8, x8, #0x2
  404818:	str	x8, [x20]
  40481c:	mov	x19, x24
  404820:	b	40482c <ferror@plt+0x298c>
  404824:	str	x19, [x20]
  404828:	mov	x19, xzr
  40482c:	mov	x0, x19
  404830:	ldp	x20, x19, [sp, #80]
  404834:	ldp	x22, x21, [sp, #64]
  404838:	ldp	x24, x23, [sp, #48]
  40483c:	ldp	x26, x25, [sp, #32]
  404840:	ldp	x29, x30, [sp, #16]
  404844:	add	sp, sp, #0x60
  404848:	ret
  40484c:	stp	x29, x30, [sp, #-32]!
  404850:	str	x19, [sp, #16]
  404854:	mov	x19, x0
  404858:	mov	x29, sp
  40485c:	mov	x0, x19
  404860:	bl	401bc0 <fgetc@plt>
  404864:	cmp	w0, #0xa
  404868:	b.eq	404884 <ferror@plt+0x29e4>  // b.none
  40486c:	cmn	w0, #0x1
  404870:	b.ne	40485c <ferror@plt+0x29bc>  // b.any
  404874:	mov	w0, #0x1                   	// #1
  404878:	ldr	x19, [sp, #16]
  40487c:	ldp	x29, x30, [sp], #32
  404880:	ret
  404884:	mov	w0, wzr
  404888:	ldr	x19, [sp, #16]
  40488c:	ldp	x29, x30, [sp], #32
  404890:	ret
  404894:	sub	sp, sp, #0xc0
  404898:	stp	x29, x30, [sp, #144]
  40489c:	str	x21, [sp, #160]
  4048a0:	stp	x20, x19, [sp, #176]
  4048a4:	add	x29, sp, #0x90
  4048a8:	stp	xzr, xzr, [sp]
  4048ac:	cbz	x0, 404f58 <ferror@plt+0x30b8>
  4048b0:	mov	x19, x1
  4048b4:	cbz	x1, 404f78 <ferror@plt+0x30d8>
  4048b8:	mov	x20, x0
  4048bc:	mov	x0, xzr
  4048c0:	bl	401b60 <time@plt>
  4048c4:	str	x0, [x29, #24]
  4048c8:	add	x0, x29, #0x18
  4048cc:	sub	x1, x29, #0x40
  4048d0:	bl	401ad0 <localtime_r@plt>
  4048d4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4048d8:	mov	w21, #0xffffffff            	// #-1
  4048dc:	add	x1, x1, #0xeaa
  4048e0:	mov	x0, x20
  4048e4:	stur	w21, [x29, #-32]
  4048e8:	bl	401cd0 <strcmp@plt>
  4048ec:	cbz	w0, 40498c <ferror@plt+0x2aec>
  4048f0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4048f4:	add	x1, x1, #0xeae
  4048f8:	mov	x0, x20
  4048fc:	bl	401cd0 <strcmp@plt>
  404900:	cbz	w0, 404954 <ferror@plt+0x2ab4>
  404904:	adrp	x1, 405000 <ferror@plt+0x3160>
  404908:	add	x1, x1, #0xeb4
  40490c:	mov	x0, x20
  404910:	bl	401cd0 <strcmp@plt>
  404914:	cbz	w0, 404960 <ferror@plt+0x2ac0>
  404918:	adrp	x1, 405000 <ferror@plt+0x3160>
  40491c:	add	x1, x1, #0xebe
  404920:	mov	x0, x20
  404924:	bl	401cd0 <strcmp@plt>
  404928:	cbz	w0, 404974 <ferror@plt+0x2ad4>
  40492c:	ldrb	w8, [x20]
  404930:	cmp	w8, #0x2d
  404934:	b.eq	4049d4 <ferror@plt+0x2b34>  // b.none
  404938:	cmp	w8, #0x2b
  40493c:	b.ne	4049ec <ferror@plt+0x2b4c>  // b.any
  404940:	add	x0, x20, #0x1
  404944:	add	x1, sp, #0x8
  404948:	bl	404f98 <ferror@plt+0x30f8>
  40494c:	tbz	w0, #31, 404988 <ferror@plt+0x2ae8>
  404950:	b	4049e4 <ferror@plt+0x2b44>
  404954:	stur	xzr, [x29, #-60]
  404958:	stur	wzr, [x29, #-64]
  40495c:	b	404988 <ferror@plt+0x2ae8>
  404960:	ldur	w8, [x29, #-52]
  404964:	stur	xzr, [x29, #-60]
  404968:	stur	wzr, [x29, #-64]
  40496c:	sub	w8, w8, #0x1
  404970:	b	404984 <ferror@plt+0x2ae4>
  404974:	ldur	w8, [x29, #-52]
  404978:	stur	xzr, [x29, #-60]
  40497c:	stur	wzr, [x29, #-64]
  404980:	add	w8, w8, #0x1
  404984:	stur	w8, [x29, #-52]
  404988:	mov	w21, #0xffffffff            	// #-1
  40498c:	sub	x0, x29, #0x40
  404990:	bl	401c70 <mktime@plt>
  404994:	cmn	x0, #0x1
  404998:	str	x0, [x29, #24]
  40499c:	b.eq	404f28 <ferror@plt+0x3088>  // b.none
  4049a0:	tbnz	w21, #31, 4049b0 <ferror@plt+0x2b10>
  4049a4:	ldur	w8, [x29, #-40]
  4049a8:	cmp	w8, w21
  4049ac:	b.ne	404f28 <ferror@plt+0x3088>  // b.any
  4049b0:	ldp	x9, x8, [sp]
  4049b4:	mov	w10, #0x4240                	// #16960
  4049b8:	movk	w10, #0xf, lsl #16
  4049bc:	mov	w20, wzr
  4049c0:	madd	x8, x0, x10, x8
  4049c4:	subs	x8, x8, x9
  4049c8:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4049cc:	str	x8, [x19]
  4049d0:	b	404f2c <ferror@plt+0x308c>
  4049d4:	add	x0, x20, #0x1
  4049d8:	mov	x1, sp
  4049dc:	bl	404f98 <ferror@plt+0x30f8>
  4049e0:	tbz	w0, #31, 404988 <ferror@plt+0x2ae8>
  4049e4:	mov	w20, w0
  4049e8:	b	404f2c <ferror@plt+0x308c>
  4049ec:	mov	x0, x20
  4049f0:	bl	401a30 <strlen@plt>
  4049f4:	subs	x1, x0, #0x4
  4049f8:	b.cc	404a14 <ferror@plt+0x2b74>  // b.lo, b.ul, b.last
  4049fc:	add	x8, x20, x0
  404a00:	ldur	w8, [x8, #-4]
  404a04:	mov	w9, #0x6120                	// #24864
  404a08:	movk	w9, #0x6f67, lsl #16
  404a0c:	cmp	w8, w9
  404a10:	b.eq	404b94 <ferror@plt+0x2cf4>  // b.none
  404a14:	adrp	x1, 405000 <ferror@plt+0x3160>
  404a18:	add	x1, x1, #0xe14
  404a1c:	mov	w2, #0x6                   	// #6
  404a20:	mov	x0, x20
  404a24:	bl	401d30 <strncasecmp@plt>
  404a28:	cbnz	w0, 404a44 <ferror@plt+0x2ba4>
  404a2c:	ldrb	w8, [x20, #6]
  404a30:	cmp	w8, #0x20
  404a34:	b.ne	404a44 <ferror@plt+0x2ba4>  // b.any
  404a38:	mov	x9, xzr
  404a3c:	mov	w8, #0x7                   	// #7
  404a40:	b	404ce4 <ferror@plt+0x2e44>
  404a44:	adrp	x1, 405000 <ferror@plt+0x3160>
  404a48:	add	x1, x1, #0xe1b
  404a4c:	mov	w2, #0x3                   	// #3
  404a50:	mov	x0, x20
  404a54:	bl	401d30 <strncasecmp@plt>
  404a58:	cbnz	w0, 404a74 <ferror@plt+0x2bd4>
  404a5c:	ldrb	w8, [x20, #3]
  404a60:	cmp	w8, #0x20
  404a64:	b.ne	404a74 <ferror@plt+0x2bd4>  // b.any
  404a68:	mov	w8, #0x4                   	// #4
  404a6c:	mov	w9, #0x1                   	// #1
  404a70:	b	404ce4 <ferror@plt+0x2e44>
  404a74:	adrp	x1, 405000 <ferror@plt+0x3160>
  404a78:	add	x1, x1, #0xe1f
  404a7c:	mov	w2, #0x6                   	// #6
  404a80:	mov	x0, x20
  404a84:	bl	401d30 <strncasecmp@plt>
  404a88:	cbnz	w0, 404aa4 <ferror@plt+0x2c04>
  404a8c:	ldrb	w8, [x20, #6]
  404a90:	cmp	w8, #0x20
  404a94:	b.ne	404aa4 <ferror@plt+0x2c04>  // b.any
  404a98:	mov	w8, #0x7                   	// #7
  404a9c:	mov	w9, #0x2                   	// #2
  404aa0:	b	404ce4 <ferror@plt+0x2e44>
  404aa4:	adrp	x1, 405000 <ferror@plt+0x3160>
  404aa8:	add	x1, x1, #0xe26
  404aac:	mov	w2, #0x3                   	// #3
  404ab0:	mov	x0, x20
  404ab4:	bl	401d30 <strncasecmp@plt>
  404ab8:	cbnz	w0, 404ad4 <ferror@plt+0x2c34>
  404abc:	ldrb	w8, [x20, #3]
  404ac0:	cmp	w8, #0x20
  404ac4:	b.ne	404ad4 <ferror@plt+0x2c34>  // b.any
  404ac8:	mov	w8, #0x4                   	// #4
  404acc:	mov	w9, #0x3                   	// #3
  404ad0:	b	404ce4 <ferror@plt+0x2e44>
  404ad4:	adrp	x1, 405000 <ferror@plt+0x3160>
  404ad8:	add	x1, x1, #0xe2a
  404adc:	mov	w2, #0x7                   	// #7
  404ae0:	mov	x0, x20
  404ae4:	bl	401d30 <strncasecmp@plt>
  404ae8:	cbnz	w0, 404b04 <ferror@plt+0x2c64>
  404aec:	ldrb	w8, [x20, #7]
  404af0:	cmp	w8, #0x20
  404af4:	b.ne	404b04 <ferror@plt+0x2c64>  // b.any
  404af8:	mov	w8, #0x8                   	// #8
  404afc:	mov	w9, #0x4                   	// #4
  404b00:	b	404ce4 <ferror@plt+0x2e44>
  404b04:	adrp	x1, 405000 <ferror@plt+0x3160>
  404b08:	add	x1, x1, #0xe32
  404b0c:	mov	w2, #0x3                   	// #3
  404b10:	mov	x0, x20
  404b14:	bl	401d30 <strncasecmp@plt>
  404b18:	cbnz	w0, 404b34 <ferror@plt+0x2c94>
  404b1c:	ldrb	w8, [x20, #3]
  404b20:	cmp	w8, #0x20
  404b24:	b.ne	404b34 <ferror@plt+0x2c94>  // b.any
  404b28:	mov	w8, #0x4                   	// #4
  404b2c:	mov	w9, #0x5                   	// #5
  404b30:	b	404ce4 <ferror@plt+0x2e44>
  404b34:	adrp	x1, 405000 <ferror@plt+0x3160>
  404b38:	add	x1, x1, #0xe36
  404b3c:	mov	w2, #0x9                   	// #9
  404b40:	mov	x0, x20
  404b44:	bl	401d30 <strncasecmp@plt>
  404b48:	cbnz	w0, 404b64 <ferror@plt+0x2cc4>
  404b4c:	ldrb	w8, [x20, #9]
  404b50:	cmp	w8, #0x20
  404b54:	b.ne	404b64 <ferror@plt+0x2cc4>  // b.any
  404b58:	mov	w8, #0xa                   	// #10
  404b5c:	mov	w9, #0x6                   	// #6
  404b60:	b	404ce4 <ferror@plt+0x2e44>
  404b64:	adrp	x1, 405000 <ferror@plt+0x3160>
  404b68:	add	x1, x1, #0xe40
  404b6c:	mov	w2, #0x3                   	// #3
  404b70:	mov	x0, x20
  404b74:	bl	401d30 <strncasecmp@plt>
  404b78:	cbnz	w0, 404bc0 <ferror@plt+0x2d20>
  404b7c:	ldrb	w8, [x20, #3]
  404b80:	cmp	w8, #0x20
  404b84:	b.ne	404bc0 <ferror@plt+0x2d20>  // b.any
  404b88:	mov	w8, #0x4                   	// #4
  404b8c:	mov	w9, #0x7                   	// #7
  404b90:	b	404ce4 <ferror@plt+0x2e44>
  404b94:	mov	x0, x20
  404b98:	bl	401d50 <strndup@plt>
  404b9c:	cbz	x0, 404c80 <ferror@plt+0x2de0>
  404ba0:	mov	x1, sp
  404ba4:	mov	x21, x0
  404ba8:	bl	404f98 <ferror@plt+0x30f8>
  404bac:	mov	w20, w0
  404bb0:	mov	x0, x21
  404bb4:	bl	401d10 <free@plt>
  404bb8:	tbz	w20, #31, 404988 <ferror@plt+0x2ae8>
  404bbc:	b	404f2c <ferror@plt+0x308c>
  404bc0:	adrp	x1, 405000 <ferror@plt+0x3160>
  404bc4:	add	x1, x1, #0xe44
  404bc8:	mov	w2, #0x8                   	// #8
  404bcc:	mov	x0, x20
  404bd0:	bl	401d30 <strncasecmp@plt>
  404bd4:	cbnz	w0, 404bf0 <ferror@plt+0x2d50>
  404bd8:	ldrb	w8, [x20, #8]
  404bdc:	cmp	w8, #0x20
  404be0:	b.ne	404bf0 <ferror@plt+0x2d50>  // b.any
  404be4:	mov	w8, #0x9                   	// #9
  404be8:	mov	w9, #0x8                   	// #8
  404bec:	b	404ce4 <ferror@plt+0x2e44>
  404bf0:	adrp	x1, 405000 <ferror@plt+0x3160>
  404bf4:	add	x1, x1, #0xe4d
  404bf8:	mov	w2, #0x3                   	// #3
  404bfc:	mov	x0, x20
  404c00:	bl	401d30 <strncasecmp@plt>
  404c04:	cbnz	w0, 404c20 <ferror@plt+0x2d80>
  404c08:	ldrb	w8, [x20, #3]
  404c0c:	cmp	w8, #0x20
  404c10:	b.ne	404c20 <ferror@plt+0x2d80>  // b.any
  404c14:	mov	w8, #0x4                   	// #4
  404c18:	mov	w9, #0x9                   	// #9
  404c1c:	b	404ce4 <ferror@plt+0x2e44>
  404c20:	adrp	x1, 405000 <ferror@plt+0x3160>
  404c24:	add	x1, x1, #0xe51
  404c28:	mov	w2, #0x6                   	// #6
  404c2c:	mov	x0, x20
  404c30:	bl	401d30 <strncasecmp@plt>
  404c34:	cbnz	w0, 404c50 <ferror@plt+0x2db0>
  404c38:	ldrb	w8, [x20, #6]
  404c3c:	cmp	w8, #0x20
  404c40:	b.ne	404c50 <ferror@plt+0x2db0>  // b.any
  404c44:	mov	w8, #0x7                   	// #7
  404c48:	mov	w9, #0xa                   	// #10
  404c4c:	b	404ce4 <ferror@plt+0x2e44>
  404c50:	adrp	x1, 405000 <ferror@plt+0x3160>
  404c54:	add	x1, x1, #0xe58
  404c58:	mov	w2, #0x3                   	// #3
  404c5c:	mov	x0, x20
  404c60:	bl	401d30 <strncasecmp@plt>
  404c64:	cbnz	w0, 404c88 <ferror@plt+0x2de8>
  404c68:	ldrb	w8, [x20, #3]
  404c6c:	cmp	w8, #0x20
  404c70:	b.ne	404c88 <ferror@plt+0x2de8>  // b.any
  404c74:	mov	w8, #0x4                   	// #4
  404c78:	mov	w9, #0xb                   	// #11
  404c7c:	b	404ce4 <ferror@plt+0x2e44>
  404c80:	mov	w20, #0xfffffff4            	// #-12
  404c84:	b	404f2c <ferror@plt+0x308c>
  404c88:	adrp	x1, 405000 <ferror@plt+0x3160>
  404c8c:	add	x1, x1, #0xe5c
  404c90:	mov	w2, #0x8                   	// #8
  404c94:	mov	x0, x20
  404c98:	bl	401d30 <strncasecmp@plt>
  404c9c:	cbnz	w0, 404cb8 <ferror@plt+0x2e18>
  404ca0:	ldrb	w8, [x20, #8]
  404ca4:	cmp	w8, #0x20
  404ca8:	b.ne	404cb8 <ferror@plt+0x2e18>  // b.any
  404cac:	mov	w8, #0x9                   	// #9
  404cb0:	mov	w9, #0xc                   	// #12
  404cb4:	b	404ce4 <ferror@plt+0x2e44>
  404cb8:	adrp	x1, 405000 <ferror@plt+0x3160>
  404cbc:	add	x1, x1, #0xe65
  404cc0:	mov	w2, #0x3                   	// #3
  404cc4:	mov	x0, x20
  404cc8:	bl	401d30 <strncasecmp@plt>
  404ccc:	cbnz	w0, 404f50 <ferror@plt+0x30b0>
  404cd0:	ldrb	w8, [x20, #3]
  404cd4:	cmp	w8, #0x20
  404cd8:	b.ne	404f50 <ferror@plt+0x30b0>  // b.any
  404cdc:	mov	w8, #0x4                   	// #4
  404ce0:	mov	w9, #0xd                   	// #13
  404ce4:	adrp	x10, 416000 <ferror@plt+0x14160>
  404ce8:	add	x10, x10, #0xb38
  404cec:	add	x9, x10, x9, lsl #4
  404cf0:	ldr	w21, [x9, #8]
  404cf4:	add	x20, x20, x8
  404cf8:	ldp	q0, q1, [x29, #-64]
  404cfc:	ldur	q2, [x29, #-32]
  404d00:	ldur	x8, [x29, #-16]
  404d04:	adrp	x1, 405000 <ferror@plt+0x3160>
  404d08:	add	x1, x1, #0xecc
  404d0c:	sub	x2, x29, #0x40
  404d10:	mov	x0, x20
  404d14:	stp	q0, q1, [sp, #16]
  404d18:	str	q2, [sp, #48]
  404d1c:	str	x8, [sp, #64]
  404d20:	bl	401b20 <strptime@plt>
  404d24:	cbz	x0, 404d30 <ferror@plt+0x2e90>
  404d28:	ldrb	w8, [x0]
  404d2c:	cbz	w8, 40498c <ferror@plt+0x2aec>
  404d30:	ldp	q0, q1, [sp, #16]
  404d34:	ldr	q2, [sp, #48]
  404d38:	ldr	x8, [sp, #64]
  404d3c:	adrp	x1, 405000 <ferror@plt+0x3160>
  404d40:	add	x1, x1, #0xede
  404d44:	sub	x2, x29, #0x40
  404d48:	mov	x0, x20
  404d4c:	stp	q0, q1, [x29, #-64]
  404d50:	stur	q2, [x29, #-32]
  404d54:	stur	x8, [x29, #-16]
  404d58:	bl	401b20 <strptime@plt>
  404d5c:	cbz	x0, 404d68 <ferror@plt+0x2ec8>
  404d60:	ldrb	w8, [x0]
  404d64:	cbz	w8, 40498c <ferror@plt+0x2aec>
  404d68:	ldp	q0, q1, [sp, #16]
  404d6c:	ldr	q2, [sp, #48]
  404d70:	ldr	x8, [sp, #64]
  404d74:	adrp	x1, 405000 <ferror@plt+0x3160>
  404d78:	add	x1, x1, #0xef0
  404d7c:	sub	x2, x29, #0x40
  404d80:	mov	x0, x20
  404d84:	stp	q0, q1, [x29, #-64]
  404d88:	stur	q2, [x29, #-32]
  404d8c:	stur	x8, [x29, #-16]
  404d90:	bl	401b20 <strptime@plt>
  404d94:	cbz	x0, 404da0 <ferror@plt+0x2f00>
  404d98:	ldrb	w8, [x0]
  404d9c:	cbz	w8, 40498c <ferror@plt+0x2aec>
  404da0:	ldp	q0, q1, [sp, #16]
  404da4:	ldr	q2, [sp, #48]
  404da8:	ldr	x8, [sp, #64]
  404dac:	adrp	x1, 405000 <ferror@plt+0x3160>
  404db0:	add	x1, x1, #0xf02
  404db4:	sub	x2, x29, #0x40
  404db8:	mov	x0, x20
  404dbc:	stp	q0, q1, [x29, #-64]
  404dc0:	stur	q2, [x29, #-32]
  404dc4:	stur	x8, [x29, #-16]
  404dc8:	bl	401b20 <strptime@plt>
  404dcc:	cbz	x0, 404dd8 <ferror@plt+0x2f38>
  404dd0:	ldrb	w8, [x0]
  404dd4:	cbz	w8, 404f48 <ferror@plt+0x30a8>
  404dd8:	ldp	q0, q1, [sp, #16]
  404ddc:	ldr	q2, [sp, #48]
  404de0:	ldr	x8, [sp, #64]
  404de4:	adrp	x1, 405000 <ferror@plt+0x3160>
  404de8:	add	x1, x1, #0xf11
  404dec:	sub	x2, x29, #0x40
  404df0:	mov	x0, x20
  404df4:	stp	q0, q1, [x29, #-64]
  404df8:	stur	q2, [x29, #-32]
  404dfc:	stur	x8, [x29, #-16]
  404e00:	bl	401b20 <strptime@plt>
  404e04:	cbz	x0, 404e10 <ferror@plt+0x2f70>
  404e08:	ldrb	w8, [x0]
  404e0c:	cbz	w8, 404f48 <ferror@plt+0x30a8>
  404e10:	ldp	q0, q1, [sp, #16]
  404e14:	ldr	q2, [sp, #48]
  404e18:	ldr	x8, [sp, #64]
  404e1c:	adrp	x1, 405000 <ferror@plt+0x3160>
  404e20:	add	x1, x1, #0xf20
  404e24:	sub	x2, x29, #0x40
  404e28:	mov	x0, x20
  404e2c:	stp	q0, q1, [x29, #-64]
  404e30:	stur	q2, [x29, #-32]
  404e34:	stur	x8, [x29, #-16]
  404e38:	bl	401b20 <strptime@plt>
  404e3c:	cbz	x0, 404e48 <ferror@plt+0x2fa8>
  404e40:	ldrb	w8, [x0]
  404e44:	cbz	w8, 404f44 <ferror@plt+0x30a4>
  404e48:	ldp	q0, q1, [sp, #16]
  404e4c:	ldr	q2, [sp, #48]
  404e50:	ldr	x8, [sp, #64]
  404e54:	adrp	x1, 405000 <ferror@plt+0x3160>
  404e58:	add	x1, x1, #0xf29
  404e5c:	sub	x2, x29, #0x40
  404e60:	mov	x0, x20
  404e64:	stp	q0, q1, [x29, #-64]
  404e68:	stur	q2, [x29, #-32]
  404e6c:	stur	x8, [x29, #-16]
  404e70:	bl	401b20 <strptime@plt>
  404e74:	cbz	x0, 404e80 <ferror@plt+0x2fe0>
  404e78:	ldrb	w8, [x0]
  404e7c:	cbz	w8, 404f44 <ferror@plt+0x30a4>
  404e80:	ldp	q0, q1, [sp, #16]
  404e84:	ldr	q2, [sp, #48]
  404e88:	ldr	x8, [sp, #64]
  404e8c:	adrp	x1, 405000 <ferror@plt+0x3160>
  404e90:	add	x1, x1, #0xee7
  404e94:	sub	x2, x29, #0x40
  404e98:	mov	x0, x20
  404e9c:	stp	q0, q1, [x29, #-64]
  404ea0:	stur	q2, [x29, #-32]
  404ea4:	stur	x8, [x29, #-16]
  404ea8:	bl	401b20 <strptime@plt>
  404eac:	cbz	x0, 404eb8 <ferror@plt+0x3018>
  404eb0:	ldrb	w8, [x0]
  404eb4:	cbz	w8, 40498c <ferror@plt+0x2aec>
  404eb8:	ldp	q0, q1, [sp, #16]
  404ebc:	ldr	q2, [sp, #48]
  404ec0:	ldr	x8, [sp, #64]
  404ec4:	adrp	x1, 405000 <ferror@plt+0x3160>
  404ec8:	add	x1, x1, #0xf1a
  404ecc:	sub	x2, x29, #0x40
  404ed0:	mov	x0, x20
  404ed4:	stp	q0, q1, [x29, #-64]
  404ed8:	stur	q2, [x29, #-32]
  404edc:	stur	x8, [x29, #-16]
  404ee0:	bl	401b20 <strptime@plt>
  404ee4:	cbz	x0, 404ef0 <ferror@plt+0x3050>
  404ee8:	ldrb	w8, [x0]
  404eec:	cbz	w8, 404f48 <ferror@plt+0x30a8>
  404ef0:	ldp	q0, q1, [sp, #16]
  404ef4:	ldr	q2, [sp, #48]
  404ef8:	ldr	x8, [sp, #64]
  404efc:	adrp	x1, 405000 <ferror@plt+0x3160>
  404f00:	add	x1, x1, #0xf32
  404f04:	sub	x2, x29, #0x40
  404f08:	mov	x0, x20
  404f0c:	stp	q0, q1, [x29, #-64]
  404f10:	stur	q2, [x29, #-32]
  404f14:	stur	x8, [x29, #-16]
  404f18:	bl	401b20 <strptime@plt>
  404f1c:	cbz	x0, 404f28 <ferror@plt+0x3088>
  404f20:	ldrb	w8, [x0]
  404f24:	cbz	w8, 404f48 <ferror@plt+0x30a8>
  404f28:	mov	w20, #0xffffffea            	// #-22
  404f2c:	mov	w0, w20
  404f30:	ldp	x20, x19, [sp, #176]
  404f34:	ldr	x21, [sp, #160]
  404f38:	ldp	x29, x30, [sp, #144]
  404f3c:	add	sp, sp, #0xc0
  404f40:	ret
  404f44:	stur	xzr, [x29, #-60]
  404f48:	stur	wzr, [x29, #-64]
  404f4c:	b	40498c <ferror@plt+0x2aec>
  404f50:	mov	w21, #0xffffffff            	// #-1
  404f54:	b	404cf8 <ferror@plt+0x2e58>
  404f58:	adrp	x0, 405000 <ferror@plt+0x3160>
  404f5c:	adrp	x1, 405000 <ferror@plt+0x3160>
  404f60:	adrp	x3, 405000 <ferror@plt+0x3160>
  404f64:	add	x0, x0, #0xe67
  404f68:	add	x1, x1, #0xe69
  404f6c:	add	x3, x3, #0xe79
  404f70:	mov	w2, #0xc4                  	// #196
  404f74:	bl	401e40 <__assert_fail@plt>
  404f78:	adrp	x0, 405000 <ferror@plt+0x3160>
  404f7c:	adrp	x1, 405000 <ferror@plt+0x3160>
  404f80:	adrp	x3, 405000 <ferror@plt+0x3160>
  404f84:	add	x0, x0, #0xea5
  404f88:	add	x1, x1, #0xe69
  404f8c:	add	x3, x3, #0xe79
  404f90:	mov	w2, #0xc5                  	// #197
  404f94:	bl	401e40 <__assert_fail@plt>
  404f98:	sub	sp, sp, #0x80
  404f9c:	stp	x29, x30, [sp, #32]
  404fa0:	stp	x28, x27, [sp, #48]
  404fa4:	stp	x26, x25, [sp, #64]
  404fa8:	stp	x24, x23, [sp, #80]
  404fac:	stp	x22, x21, [sp, #96]
  404fb0:	stp	x20, x19, [sp, #112]
  404fb4:	add	x29, sp, #0x20
  404fb8:	cbz	x0, 405188 <ferror@plt+0x32e8>
  404fbc:	mov	x26, x1
  404fc0:	cbz	x1, 4051a8 <ferror@plt+0x3308>
  404fc4:	adrp	x1, 405000 <ferror@plt+0x3160>
  404fc8:	add	x1, x1, #0xff5
  404fcc:	mov	x20, x0
  404fd0:	bl	401d60 <strspn@plt>
  404fd4:	add	x23, x20, x0
  404fd8:	ldrb	w8, [x23]
  404fdc:	cbz	w8, 405154 <ferror@plt+0x32b4>
  404fe0:	bl	401e50 <__errno_location@plt>
  404fe4:	adrp	x21, 405000 <ferror@plt+0x3160>
  404fe8:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  404fec:	mov	x20, x0
  404ff0:	mov	x19, xzr
  404ff4:	add	x21, x21, #0xff5
  404ff8:	movk	x28, #0xcccd
  404ffc:	sub	x1, x29, #0x8
  405000:	mov	w2, #0xa                   	// #10
  405004:	mov	x0, x23
  405008:	str	wzr, [x20]
  40500c:	bl	401a80 <strtoll@plt>
  405010:	ldr	w8, [x20]
  405014:	cmp	w8, #0x1
  405018:	b.ge	405178 <ferror@plt+0x32d8>  // b.tcont
  40501c:	mov	x22, x0
  405020:	tbnz	x0, #63, 405180 <ferror@plt+0x32e0>
  405024:	ldur	x25, [x29, #-8]
  405028:	ldrb	w8, [x25]
  40502c:	cmp	w8, #0x2e
  405030:	b.ne	405074 <ferror@plt+0x31d4>  // b.any
  405034:	add	x24, x25, #0x1
  405038:	sub	x1, x29, #0x8
  40503c:	mov	w2, #0xa                   	// #10
  405040:	mov	x0, x24
  405044:	str	wzr, [x20]
  405048:	bl	401a80 <strtoll@plt>
  40504c:	ldr	w8, [x20]
  405050:	cmp	w8, #0x1
  405054:	b.ge	405178 <ferror@plt+0x32d8>  // b.tcont
  405058:	mov	x23, x0
  40505c:	tbnz	x0, #63, 405180 <ferror@plt+0x32e0>
  405060:	ldur	x25, [x29, #-8]
  405064:	cmp	x25, x24
  405068:	b.eq	405154 <ferror@plt+0x32b4>  // b.none
  40506c:	sub	w27, w25, w24
  405070:	b	405084 <ferror@plt+0x31e4>
  405074:	cmp	x25, x23
  405078:	b.eq	405154 <ferror@plt+0x32b4>  // b.none
  40507c:	mov	x23, xzr
  405080:	mov	w27, wzr
  405084:	mov	x0, x25
  405088:	mov	x1, x21
  40508c:	bl	401d60 <strspn@plt>
  405090:	add	x24, x25, x0
  405094:	stur	x24, [x29, #-8]
  405098:	cbz	x25, 405154 <ferror@plt+0x32b4>
  40509c:	str	x19, [sp, #16]
  4050a0:	adrp	x19, 416000 <ferror@plt+0x14160>
  4050a4:	mov	x21, xzr
  4050a8:	add	x19, x19, #0xc20
  4050ac:	b	4050c0 <ferror@plt+0x3220>
  4050b0:	add	x21, x21, #0x1
  4050b4:	cmp	x21, #0x1c
  4050b8:	add	x19, x19, #0x10
  4050bc:	b.eq	405154 <ferror@plt+0x32b4>  // b.none
  4050c0:	ldur	x25, [x19, #-8]
  4050c4:	mov	x0, x25
  4050c8:	bl	401a30 <strlen@plt>
  4050cc:	cbz	x0, 4050b0 <ferror@plt+0x3210>
  4050d0:	mov	x2, x0
  4050d4:	mov	x0, x24
  4050d8:	mov	x1, x25
  4050dc:	bl	401b90 <strncmp@plt>
  4050e0:	cbnz	w0, 4050b0 <ferror@plt+0x3210>
  4050e4:	ldr	x19, [x19]
  4050e8:	str	x26, [sp, #8]
  4050ec:	mul	x26, x19, x23
  4050f0:	cbz	w27, 405104 <ferror@plt+0x3264>
  4050f4:	umulh	x8, x26, x28
  4050f8:	subs	w27, w27, #0x1
  4050fc:	lsr	x26, x8, #3
  405100:	b.ne	4050f4 <ferror@plt+0x3254>  // b.any
  405104:	cmp	w21, #0x1c
  405108:	b.cs	405154 <ferror@plt+0x32b4>  // b.hs, b.nlast
  40510c:	mov	x0, x25
  405110:	bl	401a30 <strlen@plt>
  405114:	ldr	x8, [sp, #16]
  405118:	adrp	x21, 405000 <ferror@plt+0x3160>
  40511c:	add	x23, x24, x0
  405120:	add	x21, x21, #0xff5
  405124:	madd	x8, x19, x22, x8
  405128:	mov	x0, x23
  40512c:	mov	x1, x21
  405130:	add	x19, x8, x26
  405134:	bl	401d60 <strspn@plt>
  405138:	add	x23, x23, x0
  40513c:	ldrb	w8, [x23]
  405140:	ldr	x26, [sp, #8]
  405144:	cbnz	w8, 404ffc <ferror@plt+0x315c>
  405148:	mov	w0, wzr
  40514c:	str	x19, [x26]
  405150:	b	405158 <ferror@plt+0x32b8>
  405154:	mov	w0, #0xffffffea            	// #-22
  405158:	ldp	x20, x19, [sp, #112]
  40515c:	ldp	x22, x21, [sp, #96]
  405160:	ldp	x24, x23, [sp, #80]
  405164:	ldp	x26, x25, [sp, #64]
  405168:	ldp	x28, x27, [sp, #48]
  40516c:	ldp	x29, x30, [sp, #32]
  405170:	add	sp, sp, #0x80
  405174:	ret
  405178:	neg	w0, w8
  40517c:	b	405158 <ferror@plt+0x32b8>
  405180:	mov	w0, #0xffffffde            	// #-34
  405184:	b	405158 <ferror@plt+0x32b8>
  405188:	adrp	x0, 405000 <ferror@plt+0x3160>
  40518c:	adrp	x1, 405000 <ferror@plt+0x3160>
  405190:	adrp	x3, 405000 <ferror@plt+0x3160>
  405194:	add	x0, x0, #0xe67
  405198:	add	x1, x1, #0xe69
  40519c:	add	x3, x3, #0xfcf
  4051a0:	mov	w2, #0x4d                  	// #77
  4051a4:	bl	401e40 <__assert_fail@plt>
  4051a8:	adrp	x0, 405000 <ferror@plt+0x3160>
  4051ac:	adrp	x1, 405000 <ferror@plt+0x3160>
  4051b0:	adrp	x3, 405000 <ferror@plt+0x3160>
  4051b4:	add	x0, x0, #0xea5
  4051b8:	add	x1, x1, #0xe69
  4051bc:	add	x3, x3, #0xfcf
  4051c0:	mov	w2, #0x4e                  	// #78
  4051c4:	bl	401e40 <__assert_fail@plt>
  4051c8:	ldr	w8, [x0, #32]
  4051cc:	tbnz	w8, #31, 4051d8 <ferror@plt+0x3338>
  4051d0:	ldr	w0, [x0, #40]
  4051d4:	ret
  4051d8:	mov	w0, wzr
  4051dc:	ret
  4051e0:	sub	sp, sp, #0x70
  4051e4:	stp	x22, x21, [sp, #80]
  4051e8:	stp	x20, x19, [sp, #96]
  4051ec:	mov	x20, x3
  4051f0:	mov	x21, x2
  4051f4:	mov	w22, w1
  4051f8:	mov	x19, x0
  4051fc:	stp	x29, x30, [sp, #64]
  405200:	add	x29, sp, #0x40
  405204:	tbnz	w1, #6, 405234 <ferror@plt+0x3394>
  405208:	add	x1, sp, #0x8
  40520c:	mov	x0, x19
  405210:	bl	401ad0 <localtime_r@plt>
  405214:	cbz	x0, 405244 <ferror@plt+0x33a4>
  405218:	ldr	x1, [x19, #8]
  40521c:	add	x0, sp, #0x8
  405220:	mov	w2, w22
  405224:	mov	x3, x21
  405228:	mov	x4, x20
  40522c:	bl	405274 <ferror@plt+0x33d4>
  405230:	b	405260 <ferror@plt+0x33c0>
  405234:	add	x1, sp, #0x8
  405238:	mov	x0, x19
  40523c:	bl	401be0 <gmtime_r@plt>
  405240:	cbnz	x0, 405218 <ferror@plt+0x3378>
  405244:	adrp	x1, 405000 <ferror@plt+0x3160>
  405248:	add	x1, x1, #0xf3f
  40524c:	mov	w2, #0x5                   	// #5
  405250:	bl	401e00 <dcgettext@plt>
  405254:	ldr	x1, [x19]
  405258:	bl	401dd0 <warnx@plt>
  40525c:	mov	w0, #0xffffffff            	// #-1
  405260:	ldp	x20, x19, [sp, #96]
  405264:	ldp	x22, x21, [sp, #80]
  405268:	ldp	x29, x30, [sp, #64]
  40526c:	add	sp, sp, #0x70
  405270:	ret
  405274:	stp	x29, x30, [sp, #-64]!
  405278:	str	x23, [sp, #16]
  40527c:	stp	x22, x21, [sp, #32]
  405280:	stp	x20, x19, [sp, #48]
  405284:	mov	x19, x4
  405288:	mov	x20, x3
  40528c:	mov	w22, w2
  405290:	mov	x23, x1
  405294:	mov	x21, x0
  405298:	mov	x29, sp
  40529c:	tbnz	w2, #0, 4052d8 <ferror@plt+0x3438>
  4052a0:	tbz	w22, #1, 40531c <ferror@plt+0x347c>
  4052a4:	ldp	w4, w3, [x21, #4]
  4052a8:	ldr	w5, [x21]
  4052ac:	adrp	x2, 406000 <ferror@plt+0x4160>
  4052b0:	add	x2, x2, #0x9
  4052b4:	mov	x0, x20
  4052b8:	mov	x1, x19
  4052bc:	bl	401b30 <snprintf@plt>
  4052c0:	tbnz	w0, #31, 40541c <ferror@plt+0x357c>
  4052c4:	mov	w8, w0
  4052c8:	subs	x19, x19, x8
  4052cc:	b.cc	40541c <ferror@plt+0x357c>  // b.lo, b.ul, b.last
  4052d0:	add	x20, x20, x8
  4052d4:	b	40531c <ferror@plt+0x347c>
  4052d8:	ldp	w9, w8, [x21, #16]
  4052dc:	ldr	w5, [x21, #12]
  4052e0:	adrp	x2, 405000 <ferror@plt+0x3160>
  4052e4:	sxtw	x8, w8
  4052e8:	add	x3, x8, #0x76c
  4052ec:	add	w4, w9, #0x1
  4052f0:	add	x2, x2, #0xffa
  4052f4:	mov	x0, x20
  4052f8:	mov	x1, x19
  4052fc:	bl	401b30 <snprintf@plt>
  405300:	tbnz	w0, #31, 40541c <ferror@plt+0x357c>
  405304:	mov	w8, w0
  405308:	cmp	x8, x19
  40530c:	b.hi	40541c <ferror@plt+0x357c>  // b.pmore
  405310:	sub	x19, x19, x8
  405314:	add	x20, x20, x8
  405318:	tbnz	w22, #1, 405370 <ferror@plt+0x34d0>
  40531c:	tbnz	w22, #3, 405330 <ferror@plt+0x3490>
  405320:	tbz	w22, #4, 40535c <ferror@plt+0x34bc>
  405324:	adrp	x2, 406000 <ferror@plt+0x4160>
  405328:	add	x2, x2, #0x1f
  40532c:	b	405338 <ferror@plt+0x3498>
  405330:	adrp	x2, 406000 <ferror@plt+0x4160>
  405334:	add	x2, x2, #0x18
  405338:	mov	x0, x20
  40533c:	mov	x1, x19
  405340:	mov	x3, x23
  405344:	bl	401b30 <snprintf@plt>
  405348:	tbnz	w0, #31, 40541c <ferror@plt+0x357c>
  40534c:	mov	w8, w0
  405350:	subs	x19, x19, x8
  405354:	b.cc	40541c <ferror@plt+0x357c>  // b.lo, b.ul, b.last
  405358:	add	x20, x20, x8
  40535c:	tbz	w22, #2, 405414 <ferror@plt+0x3574>
  405360:	ldr	w8, [x21, #32]
  405364:	tbnz	w8, #31, 405390 <ferror@plt+0x34f0>
  405368:	ldr	w8, [x21, #40]
  40536c:	b	405394 <ferror@plt+0x34f4>
  405370:	cbz	x19, 40541c <ferror@plt+0x357c>
  405374:	tst	w22, #0x20
  405378:	mov	w8, #0x54                  	// #84
  40537c:	mov	w9, #0x20                  	// #32
  405380:	csel	w8, w9, w8, eq  // eq = none
  405384:	strb	w8, [x20], #1
  405388:	sub	x19, x19, #0x1
  40538c:	b	4052a4 <ferror@plt+0x3404>
  405390:	mov	w8, wzr
  405394:	mov	w9, #0x8889                	// #34953
  405398:	movk	w9, #0x8888, lsl #16
  40539c:	mov	w10, #0xb3c5                	// #46021
  4053a0:	movk	w10, #0x91a2, lsl #16
  4053a4:	smull	x11, w8, w9
  4053a8:	smull	x10, w8, w10
  4053ac:	lsr	x11, x11, #32
  4053b0:	lsr	x10, x10, #32
  4053b4:	add	w11, w11, w8
  4053b8:	add	w8, w10, w8
  4053bc:	asr	w10, w11, #5
  4053c0:	add	w10, w10, w11, lsr #31
  4053c4:	asr	w11, w8, #11
  4053c8:	add	w3, w11, w8, lsr #31
  4053cc:	smull	x8, w10, w9
  4053d0:	lsr	x8, x8, #32
  4053d4:	add	w8, w8, w10
  4053d8:	asr	w9, w8, #5
  4053dc:	add	w8, w9, w8, lsr #31
  4053e0:	mov	w9, #0x3c                  	// #60
  4053e4:	msub	w8, w8, w9, w10
  4053e8:	cmp	w8, #0x0
  4053ec:	adrp	x2, 406000 <ferror@plt+0x4160>
  4053f0:	cneg	w4, w8, mi  // mi = first
  4053f4:	add	x2, x2, #0x26
  4053f8:	mov	x0, x20
  4053fc:	mov	x1, x19
  405400:	bl	401b30 <snprintf@plt>
  405404:	tbnz	w0, #31, 40541c <ferror@plt+0x357c>
  405408:	sxtw	x8, w0
  40540c:	cmp	x19, x8
  405410:	b.cc	40541c <ferror@plt+0x357c>  // b.lo, b.ul, b.last
  405414:	mov	w0, wzr
  405418:	b	405438 <ferror@plt+0x3598>
  40541c:	adrp	x1, 406000 <ferror@plt+0x4160>
  405420:	add	x1, x1, #0x31
  405424:	mov	w2, #0x5                   	// #5
  405428:	mov	x0, xzr
  40542c:	bl	401e00 <dcgettext@plt>
  405430:	bl	401dd0 <warnx@plt>
  405434:	mov	w0, #0xffffffff            	// #-1
  405438:	ldp	x20, x19, [sp, #48]
  40543c:	ldp	x22, x21, [sp, #32]
  405440:	ldr	x23, [sp, #16]
  405444:	ldp	x29, x30, [sp], #64
  405448:	ret
  40544c:	mov	x4, x3
  405450:	mov	x3, x2
  405454:	mov	w2, w1
  405458:	mov	x1, xzr
  40545c:	b	405274 <ferror@plt+0x33d4>
  405460:	sub	sp, sp, #0x70
  405464:	stp	x22, x21, [sp, #80]
  405468:	stp	x20, x19, [sp, #96]
  40546c:	mov	x20, x3
  405470:	mov	x21, x2
  405474:	mov	w22, w1
  405478:	mov	x19, x0
  40547c:	stp	x29, x30, [sp, #64]
  405480:	add	x29, sp, #0x40
  405484:	tbnz	w1, #6, 4054b4 <ferror@plt+0x3614>
  405488:	add	x1, sp, #0x8
  40548c:	mov	x0, x19
  405490:	bl	401ad0 <localtime_r@plt>
  405494:	cbz	x0, 4054c4 <ferror@plt+0x3624>
  405498:	add	x0, sp, #0x8
  40549c:	mov	x1, xzr
  4054a0:	mov	w2, w22
  4054a4:	mov	x3, x21
  4054a8:	mov	x4, x20
  4054ac:	bl	405274 <ferror@plt+0x33d4>
  4054b0:	b	4054e0 <ferror@plt+0x3640>
  4054b4:	add	x1, sp, #0x8
  4054b8:	mov	x0, x19
  4054bc:	bl	401be0 <gmtime_r@plt>
  4054c0:	cbnz	x0, 405498 <ferror@plt+0x35f8>
  4054c4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4054c8:	add	x1, x1, #0xf3f
  4054cc:	mov	w2, #0x5                   	// #5
  4054d0:	bl	401e00 <dcgettext@plt>
  4054d4:	mov	x1, x19
  4054d8:	bl	401dd0 <warnx@plt>
  4054dc:	mov	w0, #0xffffffff            	// #-1
  4054e0:	ldp	x20, x19, [sp, #96]
  4054e4:	ldp	x22, x21, [sp, #80]
  4054e8:	ldp	x29, x30, [sp, #64]
  4054ec:	add	sp, sp, #0x70
  4054f0:	ret
  4054f4:	sub	sp, sp, #0xb0
  4054f8:	stp	x29, x30, [sp, #112]
  4054fc:	stp	x22, x21, [sp, #144]
  405500:	stp	x20, x19, [sp, #160]
  405504:	ldr	x8, [x1]
  405508:	str	x23, [sp, #128]
  40550c:	mov	x19, x4
  405510:	mov	x20, x3
  405514:	mov	w21, w2
  405518:	mov	x22, x1
  40551c:	mov	x23, x0
  405520:	add	x29, sp, #0x70
  405524:	cbnz	x8, 405534 <ferror@plt+0x3694>
  405528:	mov	x0, x22
  40552c:	mov	x1, xzr
  405530:	bl	401bd0 <gettimeofday@plt>
  405534:	add	x1, sp, #0x38
  405538:	mov	x0, x23
  40553c:	bl	401ad0 <localtime_r@plt>
  405540:	mov	x1, sp
  405544:	mov	x0, x22
  405548:	bl	401ad0 <localtime_r@plt>
  40554c:	ldr	w8, [sp, #76]
  405550:	ldr	w9, [sp, #20]
  405554:	cmp	w8, w9
  405558:	b.ne	4055a4 <ferror@plt+0x3704>  // b.any
  40555c:	ldr	w10, [sp, #84]
  405560:	ldr	w11, [sp, #28]
  405564:	cmp	w10, w11
  405568:	b.ne	4055a4 <ferror@plt+0x3704>  // b.any
  40556c:	ldp	w4, w3, [sp, #60]
  405570:	adrp	x2, 406000 <ferror@plt+0x4160>
  405574:	add	x2, x2, #0xe
  405578:	mov	x0, x20
  40557c:	mov	x1, x19
  405580:	bl	401b30 <snprintf@plt>
  405584:	mov	w8, w0
  405588:	mov	w0, #0xffffffff            	// #-1
  40558c:	tbnz	w8, #31, 4055e4 <ferror@plt+0x3744>
  405590:	sxtw	x8, w8
  405594:	cmp	x8, x19
  405598:	b.hi	4055e4 <ferror@plt+0x3744>  // b.pmore
  40559c:	mov	w0, wzr
  4055a0:	b	4055e4 <ferror@plt+0x3744>
  4055a4:	adrp	x10, 405000 <ferror@plt+0x3160>
  4055a8:	adrp	x11, 405000 <ferror@plt+0x3160>
  4055ac:	add	x10, x10, #0xf59
  4055b0:	add	x11, x11, #0xf67
  4055b4:	tst	w21, #0x2
  4055b8:	adrp	x12, 405000 <ferror@plt+0x3160>
  4055bc:	add	x12, x12, #0xf64
  4055c0:	csel	x10, x11, x10, eq  // eq = none
  4055c4:	cmp	w8, w9
  4055c8:	csel	x2, x10, x12, eq  // eq = none
  4055cc:	add	x3, sp, #0x38
  4055d0:	mov	x0, x20
  4055d4:	mov	x1, x19
  4055d8:	bl	401ae0 <strftime@plt>
  4055dc:	cmp	w0, #0x1
  4055e0:	csetm	w0, lt  // lt = tstop
  4055e4:	ldp	x20, x19, [sp, #160]
  4055e8:	ldp	x22, x21, [sp, #144]
  4055ec:	ldr	x23, [sp, #128]
  4055f0:	ldp	x29, x30, [sp, #112]
  4055f4:	add	sp, sp, #0xb0
  4055f8:	ret
  4055fc:	nop
  405600:	stp	x29, x30, [sp, #-64]!
  405604:	mov	x29, sp
  405608:	stp	x19, x20, [sp, #16]
  40560c:	adrp	x20, 416000 <ferror@plt+0x14160>
  405610:	add	x20, x20, #0xb30
  405614:	stp	x21, x22, [sp, #32]
  405618:	adrp	x21, 416000 <ferror@plt+0x14160>
  40561c:	add	x21, x21, #0xb28
  405620:	sub	x20, x20, x21
  405624:	mov	w22, w0
  405628:	stp	x23, x24, [sp, #48]
  40562c:	mov	x23, x1
  405630:	mov	x24, x2
  405634:	bl	4019c0 <memcpy@plt-0x40>
  405638:	cmp	xzr, x20, asr #3
  40563c:	b.eq	405668 <ferror@plt+0x37c8>  // b.none
  405640:	asr	x20, x20, #3
  405644:	mov	x19, #0x0                   	// #0
  405648:	ldr	x3, [x21, x19, lsl #3]
  40564c:	mov	x2, x24
  405650:	add	x19, x19, #0x1
  405654:	mov	x1, x23
  405658:	mov	w0, w22
  40565c:	blr	x3
  405660:	cmp	x20, x19
  405664:	b.ne	405648 <ferror@plt+0x37a8>  // b.any
  405668:	ldp	x19, x20, [sp, #16]
  40566c:	ldp	x21, x22, [sp, #32]
  405670:	ldp	x23, x24, [sp, #48]
  405674:	ldp	x29, x30, [sp], #64
  405678:	ret
  40567c:	nop
  405680:	ret
  405684:	nop
  405688:	adrp	x2, 417000 <ferror@plt+0x15160>
  40568c:	mov	x1, #0x0                   	// #0
  405690:	ldr	x2, [x2, #608]
  405694:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405698 <.fini>:
  405698:	stp	x29, x30, [sp, #-16]!
  40569c:	mov	x29, sp
  4056a0:	ldp	x29, x30, [sp], #16
  4056a4:	ret
