--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml didact_top.twx didact_top.ncd -o didact_top.twr
didact_top.pcf -ucf didact_top.ucf

Design file:              didact_top.ncd
Physical constraint file: didact_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" 
TS_clkin / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1951 paths analyzed, 533 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.446ns.
--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau1/tmp_score_5 (SLICE_X27Y24.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_3 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.430 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_3 to Inst_msa_hdl_Niveau1/tmp_score_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.DQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_3
    SLICE_X25Y34.D2      net (fanout=8)        1.005   Inst_msa_hdl_Niveau1/etatpres<3>
    SLICE_X25Y34.DMUX    Tilo                  0.313   Inst_msa_hdl_Niveau1/_n0174
                                                       Inst_msa_hdl_Niveau1/_n0131<4>1
    SLICE_X27Y34.B4      net (fanout=2)        0.519   Inst_msa_hdl_Niveau1/_n0131
    SLICE_X27Y34.B       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811
    SLICE_X27Y24.A1      net (fanout=8)        1.136   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81
    SLICE_X27Y24.CLK     Tas                   0.322   Inst_msa_hdl_Niveau1/tmp_score<6>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT12
                                                       Inst_msa_hdl_Niveau1/tmp_score_5
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.285ns logic, 2.660ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_1 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.430 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_1 to Inst_msa_hdl_Niveau1/tmp_score_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.BQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_1
    SLICE_X24Y34.D2      net (fanout=10)       0.877   Inst_msa_hdl_Niveau1/etatpres<1>
    SLICE_X24Y34.DMUX    Tilo                  0.251   enable_del<0>
                                                       Inst_msa_hdl_Niveau1/_n0124<4>1
    SLICE_X27Y34.B1      net (fanout=2)        0.640   Inst_msa_hdl_Niveau1/_n0124
    SLICE_X27Y34.B       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811
    SLICE_X27Y24.A1      net (fanout=8)        1.136   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81
    SLICE_X27Y24.CLK     Tas                   0.322   Inst_msa_hdl_Niveau1/tmp_score<6>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT12
                                                       Inst_msa_hdl_Niveau1/tmp_score_5
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.223ns logic, 2.653ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.430 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_0 to Inst_msa_hdl_Niveau1/tmp_score_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_0
    SLICE_X24Y34.D1      net (fanout=12)       0.867   Inst_msa_hdl_Niveau1/etatpres<0>
    SLICE_X24Y34.DMUX    Tilo                  0.251   enable_del<0>
                                                       Inst_msa_hdl_Niveau1/_n0124<4>1
    SLICE_X27Y34.B1      net (fanout=2)        0.640   Inst_msa_hdl_Niveau1/_n0124
    SLICE_X27Y34.B       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811
    SLICE_X27Y24.A1      net (fanout=8)        1.136   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81
    SLICE_X27Y24.CLK     Tas                   0.322   Inst_msa_hdl_Niveau1/tmp_score<6>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT12
                                                       Inst_msa_hdl_Niveau1/tmp_score_5
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.223ns logic, 2.643ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau1/tmp_score_4 (SLICE_X26Y24.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_3 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.430 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_3 to Inst_msa_hdl_Niveau1/tmp_score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.DQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_3
    SLICE_X25Y34.D2      net (fanout=8)        1.005   Inst_msa_hdl_Niveau1/etatpres<3>
    SLICE_X25Y34.D       Tilo                  0.259   Inst_msa_hdl_Niveau1/_n0174
                                                       Inst_msa_hdl_Niveau1/_n0174<4>1
    SLICE_X27Y34.C4      net (fanout=2)        0.487   Inst_msa_hdl_Niveau1/_n0174
    SLICE_X27Y34.C       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT821
    SLICE_X26Y24.D2      net (fanout=8)        1.163   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT82
    SLICE_X26Y24.CLK     Tas                   0.289   Inst_msa_hdl_Niveau1/tmp_score<4>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT102
                                                       Inst_msa_hdl_Niveau1/tmp_score_4
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.198ns logic, 2.655ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_2 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.742ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.430 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_2 to Inst_msa_hdl_Niveau1/tmp_score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_2
    SLICE_X25Y34.D1      net (fanout=9)        0.894   Inst_msa_hdl_Niveau1/etatpres<2>
    SLICE_X25Y34.D       Tilo                  0.259   Inst_msa_hdl_Niveau1/_n0174
                                                       Inst_msa_hdl_Niveau1/_n0174<4>1
    SLICE_X27Y34.C4      net (fanout=2)        0.487   Inst_msa_hdl_Niveau1/_n0174
    SLICE_X27Y34.C       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT821
    SLICE_X26Y24.D2      net (fanout=8)        1.163   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT82
    SLICE_X26Y24.CLK     Tas                   0.289   Inst_msa_hdl_Niveau1/tmp_score<4>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT102
                                                       Inst_msa_hdl_Niveau1/tmp_score_4
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.198ns logic, 2.544ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_1 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.740ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.430 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_1 to Inst_msa_hdl_Niveau1/tmp_score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.BQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_1
    SLICE_X24Y34.D2      net (fanout=10)       0.877   Inst_msa_hdl_Niveau1/etatpres<1>
    SLICE_X24Y34.DMUX    Tilo                  0.251   enable_del<0>
                                                       Inst_msa_hdl_Niveau1/_n0124<4>1
    SLICE_X27Y34.C3      net (fanout=2)        0.510   Inst_msa_hdl_Niveau1/_n0124
    SLICE_X27Y34.C       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT821
    SLICE_X26Y24.D2      net (fanout=8)        1.163   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT82
    SLICE_X26Y24.CLK     Tas                   0.289   Inst_msa_hdl_Niveau1/tmp_score<4>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT102
                                                       Inst_msa_hdl_Niveau1/tmp_score_4
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.190ns logic, 2.550ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau1/tmp_score_7 (SLICE_X24Y24.A6), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_3 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.424 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_3 to Inst_msa_hdl_Niveau1/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.DQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_3
    SLICE_X25Y34.D2      net (fanout=8)        1.005   Inst_msa_hdl_Niveau1/etatpres<3>
    SLICE_X25Y34.DMUX    Tilo                  0.313   Inst_msa_hdl_Niveau1/_n0174
                                                       Inst_msa_hdl_Niveau1/_n0131<4>1
    SLICE_X27Y34.B4      net (fanout=2)        0.519   Inst_msa_hdl_Niveau1/_n0131
    SLICE_X27Y34.B       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811
    SLICE_X24Y24.A6      net (fanout=8)        1.005   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81
    SLICE_X24Y24.CLK     Tas                   0.341   Inst_msa_hdl_Niveau1/tmp_score<7>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT16
                                                       Inst_msa_hdl_Niveau1/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.304ns logic, 2.529ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_1 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.764ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.424 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_1 to Inst_msa_hdl_Niveau1/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.BQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_1
    SLICE_X24Y34.D2      net (fanout=10)       0.877   Inst_msa_hdl_Niveau1/etatpres<1>
    SLICE_X24Y34.DMUX    Tilo                  0.251   enable_del<0>
                                                       Inst_msa_hdl_Niveau1/_n0124<4>1
    SLICE_X27Y34.B1      net (fanout=2)        0.640   Inst_msa_hdl_Niveau1/_n0124
    SLICE_X27Y34.B       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811
    SLICE_X24Y24.A6      net (fanout=8)        1.005   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81
    SLICE_X24Y24.CLK     Tas                   0.341   Inst_msa_hdl_Niveau1/tmp_score<7>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT16
                                                       Inst_msa_hdl_Niveau1/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.242ns logic, 2.522ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau1/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.424 - 0.448)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau1/etatpres_0 to Inst_msa_hdl_Niveau1/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau1/etatpres<3>
                                                       Inst_msa_hdl_Niveau1/etatpres_0
    SLICE_X24Y34.D1      net (fanout=12)       0.867   Inst_msa_hdl_Niveau1/etatpres<0>
    SLICE_X24Y34.DMUX    Tilo                  0.251   enable_del<0>
                                                       Inst_msa_hdl_Niveau1/_n0124<4>1
    SLICE_X27Y34.B1      net (fanout=2)        0.640   Inst_msa_hdl_Niveau1/_n0124
    SLICE_X27Y34.B       Tilo                  0.259   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811
    SLICE_X24Y24.A6      net (fanout=8)        1.005   Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81
    SLICE_X24Y24.CLK     Tas                   0.341   Inst_msa_hdl_Niveau1/tmp_score<7>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT16
                                                       Inst_msa_hdl_Niveau1/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.242ns logic, 2.512ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2 (SLICE_X20Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2 (FF)
  Destination:          Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2 to Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.CQ      Tcko                  0.200   Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2
                                                       Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2
    SLICE_X20Y43.CX      net (fanout=4)        0.100   Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2
    SLICE_X20Y43.CLK     Tckdi       (-Th)    -0.106   Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2
                                                       Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2-In4
                                                       Inst_msa_hdl_Niveau9/etatpres_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.306ns logic, 0.100ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2 (SLICE_X24Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2 (FF)
  Destination:          Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2 to Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.CQ      Tcko                  0.200   Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2
                                                       Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2
    SLICE_X24Y49.CX      net (fanout=6)        0.120   Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2
    SLICE_X24Y49.CLK     Tckdi       (-Th)    -0.106   Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2
                                                       Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2-In3
                                                       Inst_msa_hdl_Niveau7/etatpres_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.306ns logic, 0.120ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau1/tmp_score_1 (SLICE_X27Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau1/tmp_score_1 (FF)
  Destination:          Inst_msa_hdl_Niveau1/tmp_score_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 falling at 93.750ns
  Destination Clock:    clk_dcm1 falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau1/tmp_score_1 to Inst_msa_hdl_Niveau1/tmp_score_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.DQ      Tcko                  0.198   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/tmp_score_1
    SLICE_X27Y34.D6      net (fanout=13)       0.025   Inst_msa_hdl_Niveau1/tmp_score<1>
    SLICE_X27Y34.CLK     Tah         (-Th)    -0.215   Inst_msa_hdl_Niveau1/tmp_score<1>
                                                       Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT41
                                                       Inst_msa_hdl_Niveau1/tmp_score_1
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 60.770ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_dcm1/clkout1_buf/I0
  Logical resource: Inst_dcm1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_dcm1/clkfx
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt2khz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt2khz_0/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt2khz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt2khz_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     10.000ns|      5.340ns|      1.511ns|            0|            0|            0|         1951|
| TS_Inst_dcm1_clkfx            |     62.500ns|      9.446ns|          N/A|            0|            0|         1951|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    5.260|    2.043|    4.723|    4.233|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1951 paths, 0 nets, and 759 connections

Design statistics:
   Minimum period:   9.446ns{1}   (Maximum frequency: 105.865MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 08 00:29:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



