<stg><name>main</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="14" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="15" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %A = alloca i64 1

]]></Node>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_13_2, i32 %A

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_13_2, i32 %A

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="10" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:4 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_4_1, i32 %A, i10 %in_r, i10 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="10" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:4 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_4_1, i32 %A, i10 %in_r, i10 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32">
<![CDATA[
entry:5 %ret_ln19 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="16" name="in_r" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="17" name="out_r" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="19" from="StgValue_18" to="A" fromId="18" toId="5">
</dataflow>
<dataflow id="21" from="main_Pipeline_VITIS_LOOP_13_2" to="call_ln0" fromId="20" toId="6">
</dataflow>
<dataflow id="22" from="A" to="call_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="23" from="main_Pipeline_VITIS_LOOP_13_2" to="call_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="24" from="A" to="call_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="26" from="main_Pipeline_VITIS_LOOP_4_1" to="call_ln0" fromId="25" toId="8">
</dataflow>
<dataflow id="27" from="A" to="call_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="28" from="in_r" to="call_ln0" fromId="16" toId="8">
</dataflow>
<dataflow id="29" from="out_r" to="call_ln0" fromId="17" toId="8">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="30" toId="9">
</dataflow>
<dataflow id="33" from="StgValue_32" to="specbitsmap_ln0" fromId="32" toId="9">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="34" toId="10">
</dataflow>
<dataflow id="37" from="empty" to="spectopmodule_ln3" fromId="36" toId="10">
</dataflow>
<dataflow id="38" from="main_Pipeline_VITIS_LOOP_4_1" to="call_ln0" fromId="25" toId="11">
</dataflow>
<dataflow id="39" from="A" to="call_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="40" from="in_r" to="call_ln0" fromId="16" toId="11">
</dataflow>
<dataflow id="41" from="out_r" to="call_ln0" fromId="17" toId="11">
</dataflow>
<dataflow id="42" from="StgValue_32" to="ret_ln19" fromId="32" toId="12">
</dataflow>
</dataflows>


</stg>
