Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "machine"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/program_rom.v" into library work
Parsing module <program_rom>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v" into library work
Parsing module <processor>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" into library work
Parsing module <machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <machine>.

Elaborating module <processor>.

Elaborating module <regfile>.
WARNING:HDLCompiler:413 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v" Line 48: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" Line 23: Assignment to result ignored, since the identifier is never used

Elaborating module <program_rom>.
WARNING:Xst:2972 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" line 19. All outputs of instance <_processor> of block <processor> are unconnected in block <machine>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" line 27. All outputs of instance <_program> of block <program_rom> are unconnected in block <machine>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <machine>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v".
INFO:Xst:3210 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" line 19: Output port <result> of the instance <_processor> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <out>.
    Found 4-bit register for signal <an>.
    Found 32-bit register for signal <timer>.
    Found 32-bit adder for signal <timer[31]_GND_1_o_add_1_OUT> created at line 34.
    Found 32-bit comparator lessequal for signal <n0001> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <machine> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/regfile.v".
WARNING:Xst:647 - Input <address_a<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <regs>, simulation mismatch.
    Found 3x16-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 1-bit register for signal <data_b<15>>.
    Found 1-bit register for signal <data_b<14>>.
    Found 1-bit register for signal <data_b<13>>.
    Found 1-bit register for signal <data_b<12>>.
    Found 1-bit register for signal <data_b<11>>.
    Found 1-bit register for signal <data_b<10>>.
    Found 1-bit register for signal <data_b<9>>.
    Found 1-bit register for signal <data_b<8>>.
    Found 1-bit register for signal <data_b<7>>.
    Found 1-bit register for signal <data_b<6>>.
    Found 1-bit register for signal <data_b<5>>.
    Found 1-bit register for signal <data_b<4>>.
    Found 1-bit register for signal <data_b<3>>.
    Found 1-bit register for signal <data_b<2>>.
    Found 1-bit register for signal <data_b<1>>.
    Found 1-bit register for signal <data_b<0>>.
    Found 1-bit register for signal <data_a<15>>.
    Found 1-bit register for signal <data_a<14>>.
    Found 1-bit register for signal <data_a<13>>.
    Found 1-bit register for signal <data_a<12>>.
    Found 1-bit register for signal <data_a<11>>.
    Found 1-bit register for signal <data_a<10>>.
    Found 1-bit register for signal <data_a<9>>.
    Found 1-bit register for signal <data_a<8>>.
    Found 1-bit register for signal <data_a<7>>.
    Found 1-bit register for signal <data_a<6>>.
    Found 1-bit register for signal <data_a<5>>.
    Found 1-bit register for signal <data_a<4>>.
    Found 1-bit register for signal <data_a<3>>.
    Found 1-bit register for signal <data_a<2>>.
    Found 1-bit register for signal <data_a<1>>.
    Found 1-bit register for signal <data_a<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <regfile> synthesized.

Synthesizing Unit <mod_32u_26u>.
    Related source file is "".
    Summary:
	no macro.
Unit <mod_32u_26u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <out_1> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_7> (without init value) has a constant value of 1 in block <machine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <out_5> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <an_0> 
INFO:Xst:2261 - The FF/Latch <out_0> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <out_3> 

Optimizing unit <machine> ...
WARNING:Xst:1710 - FF/Latch <timer_19> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_20> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_21> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_22> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_23> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_24> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_25> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_26> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_27> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_28> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_29> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_30> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_31> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <out_0> in Unit <machine> is the opposite to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:3203 - The FF/Latch <out_2> in Unit <machine> is the opposite to the following FF/Latch, which will be removed : <an_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 23
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 12
#      LUT6                        : 16
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 25
#      FD                          : 19
#      FDR                         : 3
#      FDRE                        : 1
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              25  out of  18224     0%  
 Number of Slice LUTs:                   76  out of   9112     0%  
    Number used as Logic:                76  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     77
   Number with an unused Flip Flop:      52  out of     77    67%  
   Number with an unused LUT:             1  out of     77     1%  
   Number of fully used LUT-FF pairs:    24  out of     77    31%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.050ns (Maximum Frequency: 110.494MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.138ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.050ns (frequency: 110.494MHz)
  Total number of paths / destination ports: 40250 / 33
-------------------------------------------------------------------------
Delay:               9.050ns (Levels of Logic = 29)
  Source:            timer_0 (FF)
  Destination:       out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_0 to out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  timer_0 (timer_0)
     INV:I->O              1   0.255   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_lut<0>_INV_0 (Madd_timer[31]_GND_1_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<0> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<1> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<2> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<3> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<4> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<5> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<6> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<7> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<8> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<9> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<10> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<11> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<12> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<13> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<14> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<15> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<16> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<17> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           0   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<18> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<18>)
     XORCY:CI->O           3   0.206   1.196  Madd_timer[31]_GND_1_o_add_1_OUT_xor<19> (timer[31]_GND_1_o_add_1_OUT<19>)
     LUT5:I0->O            1   0.254   0.000  Mcompar_GND_1_o_timer[31]_LessThan_3_o_lut<2> (Mcompar_GND_1_o_timer[31]_LessThan_3_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<2> (Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<3> (Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<4> (Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<4>)
     MUXCY:CI->O          32   0.023   1.520  Mcompar_GND_1_o_timer[31]_LessThan_3_o_cy<5> (GND_1_o_timer[31]_LessThan_3_o)
     LUT6:I5->O            6   0.254   0.984  timer[31]_GND_1_o_equal_11_o<31>1 (timer[31]_GND_1_o_equal_11_o<31>)
     LUT3:I1->O            2   0.250   0.726  timer[31]_GND_1_o_equal_11_o<31>3 (timer[31]_GND_1_o_equal_11_o)
     LUT6:I5->O            2   0.254   0.725  _n0040_inv (_n0040_inv)
     FDRE:CE                   0.302          out_0
    ----------------------------------------
    Total                      9.050ns (3.218ns logic, 5.832ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.138ns (Levels of Logic = 2)
  Source:            out_2 (FF)
  Destination:       an<2> (PAD)
  Source Clock:      clk rising

  Data Path: out_2 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  out_2 (out_2)
     INV:I->O              1   0.255   0.681  out<2>_inv1_INV_0 (an_2_OBUF)
     OBUF:I->O                 2.912          an_2_OBUF (an<2>)
    ----------------------------------------
    Total                      5.138ns (3.692ns logic, 1.446ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.050|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.87 secs
 
--> 


Total memory usage is 500400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    5 (   0 filtered)

