Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Jun 20 15:42:33 2023
| Host         : strange running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file etl_test_fw_utilization_placed_1.rpt -pb etl_test_fw_utilization_placed_1.pb
| Design       : etl_test_fw
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 33034 |     0 |          0 |    242400 | 13.63 |
|   LUT as Logic             | 32180 |     0 |          0 |    242400 | 13.28 |
|   LUT as Memory            |   854 |     0 |          0 |    112800 |  0.76 |
|     LUT as Distributed RAM |   116 |     0 |            |           |       |
|     LUT as Shift Register  |   738 |     0 |            |           |       |
| CLB Registers              | 44969 |     0 |          0 |    484800 |  9.28 |
|   Register as Flip Flop    | 44967 |     0 |          0 |    484800 |  9.28 |
|   Register as Latch        |     2 |     0 |          0 |    484800 | <0.01 |
| CARRY8                     |   940 |     0 |          0 |     30300 |  3.10 |
| F7 Muxes                   |  2831 |     0 |          0 |    121200 |  2.34 |
| F8 Muxes                   |   281 |     0 |          0 |     60600 |  0.46 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 6     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 240   |          Yes |           - |          Set |
| 5513  |          Yes |           - |        Reset |
| 1473  |          Yes |         Set |            - |
| 37737 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8363 |     0 |          0 |     30300 | 27.60 |
|   CLBL                                     |  4598 |     0 |            |           |       |
|   CLBM                                     |  3765 |     0 |            |           |       |
| LUT as Logic                               | 32180 |     0 |          0 |    242400 | 13.28 |
|   using O5 output only                     |   722 |       |            |           |       |
|   using O6 output only                     | 25926 |       |            |           |       |
|   using O5 and O6                          |  5532 |       |            |           |       |
| LUT as Memory                              |   854 |     0 |          0 |    112800 |  0.76 |
|   LUT as Distributed RAM                   |   116 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |   116 |       |            |           |       |
|   LUT as Shift Register                    |   738 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   143 |       |            |           |       |
|     using O5 and O6                        |   595 |       |            |           |       |
| CLB Registers                              | 44969 |     0 |          0 |    484800 |  9.28 |
|   Register driven from within the CLB      | 20673 |       |            |           |       |
|   Register driven from outside the CLB     | 24296 |       |            |           |       |
|     LUT in front of the register is unused | 17108 |       |            |           |       |
|     LUT in front of the register is used   |  7188 |       |            |           |       |
| Unique Control Sets                        |  1811 |       |          0 |     60600 |  2.99 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  345 |     0 |          0 |       600 | 57.50 |
|   RAMB36/FIFO*    |  343 |     0 |          0 |       600 | 57.17 |
|     RAMB36E2 only |  343 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |      1200 |  0.33 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |      1920 |  0.10 |
|   DSP48E2 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   31 |    31 |          0 |       520 |  5.96 |
| HPIOB            |   10 |    10 |          0 |       416 |  2.40 |
|   INPUT          |    8 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HRIO             |   21 |    21 |          0 |       104 | 20.19 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |   15 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOBDIFFINBUF   |    2 |     2 |          0 |       192 |  1.04 |
|   DIFFINBUF      |    2 |     2 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    2 |     2 |          0 |        48 |  4.17 |
|   DIFFINBUF      |    2 |     2 |            |           |       |
| HRIODIFFOUTBUF   |    1 |     1 |          0 |        48 |  2.08 |
|   OBUFDS         |    1 |     1 |            |           |       |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    7 |     5 |          0 |      3120 |  0.22 |
|   IDELAY         |    3 |     2 |            |           |       |
|   ODELAY         |    1 |       |            |           |       |
|   ISERDES        |    2 |     2 |            |           |       |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   16 |     0 |          0 |       480 |  3.33 |
|   BUFGCE             |   10 |     0 |          0 |       240 |  4.17 |
|   BUFGCE_DIV         |    1 |     0 |          0 |        40 |  2.50 |
|   BUFG_GT            |    5 |     0 |          0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    2 |     0 |          0 |        10 | 20.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    2 |     2 |          0 |        20 | 10.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    1 |     1 |          0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 37737 |            Register |
| LUT6          | 17090 |                 CLB |
| LUT5          |  6401 |                 CLB |
| LUT4          |  5817 |                 CLB |
| FDCE          |  5515 |            Register |
| LUT3          |  5012 |                 CLB |
| MUXF7         |  2831 |                 CLB |
| LUT2          |  2612 |                 CLB |
| FDSE          |  1473 |            Register |
| CARRY8        |   940 |                 CLB |
| SRL16E        |   885 |                 CLB |
| LUT1          |   780 |                 CLB |
| SRLC32E       |   444 |                 CLB |
| RAMB36E2      |   343 |            BLOCKRAM |
| MUXF8         |   281 |                 CLB |
| FDPE          |   242 |            Register |
| RAMD32        |   196 |                 CLB |
| RAMS32        |    36 |                 CLB |
| OBUF          |    15 |                 I/O |
| IBUFCTRL      |    11 |              Others |
| BUFGCE        |    10 |               Clock |
| INBUF         |     6 |                 I/O |
| BUFG_GT_SYNC  |     5 |               Clock |
| BUFG_GT       |     5 |               Clock |
| SRLC16E       |     4 |                 CLB |
| RAMB18E2      |     4 |            BLOCKRAM |
| DIFFINBUF     |     4 |                 I/O |
| IDELAYE3      |     3 |                 I/O |
| MMCME3_ADV    |     2 |               Clock |
| LDCE          |     2 |            Register |
| ISERDESE3     |     2 |                 I/O |
| GTHE3_CHANNEL |     2 |            Advanced |
| DSP48E2       |     2 |          Arithmetic |
| OSERDESE3     |     1 |                 I/O |
| ODELAYE3      |     1 |                 I/O |
| OBUFT         |     1 |                 I/O |
| OBUFDS        |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| DNA_PORTE2    |     1 |       Configuration |
| BUFGCE_DIV    |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| xlx_ku_mgt_ip_10g24                  |    2 |
| system_clocks                        |    1 |
| ila_sca                              |    1 |
| ila_lpgbt                            |    1 |
| gig_eth_pcs_pma_gmii_to_sgmii_bridge |    1 |
| dbg_hub                              |    1 |
+--------------------------------------+------+


