<sld_project_info>
  <project>
    <hash md5_digest_80b="12bdb73bf21fd035e7bf"/>
  </project>
  <file_info>
    <file device="EP2C35F672C6" path="DE2_Verilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
