-- Structural VHDL generated by lepton-netlist
-- Context clause
library IEEE;
use IEEE.Std_Logic_1164.all;
-- Entity declaration

ENTITY not found IS
END not found;


-- Secondary unit
ARCHITECTURE netlist OF not found IS
    COMPONENT RESISTOR
    END COMPONENT ;

    SIGNAL GND : Std_Logic;
    SIGNAL netx : Std_Logic;
    SIGNAL nety : Std_Logic;
BEGIN
-- Architecture statement part
    R1 : RESISTOR
    PORT MAP (
        1 => GND,
        2 => netx);

    R2 : RESISTOR
    PORT MAP (
        1 => netx,
        2 => nety);

    R3 : RESISTOR
    PORT MAP (
        1 => nety,
        2 => GND);

-- Signal assignment part
END netlist;
