{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665828090787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665828090787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 13:01:30 2022 " "Processing started: Sat Oct 15 13:01:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665828090787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828090787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828090787 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665828091137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c top.sv(158) " "Verilog HDL Declaration information at top.sv(158): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665828099131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b top.sv(169) " "Verilog HDL Declaration information at top.sv(169): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665828099131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665828099133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828099133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_4_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_4_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_4_digits " "Found entity 1: seven_segment_4_digits" {  } { { "seven_segment_4_digits.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/seven_segment_4_digits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665828099134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828099134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665828099159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance top.sv(56) " "Verilog HDL or VHDL warning at top.sv(56): object \"distance\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665828099160 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(111) " "Verilog HDL assignment warning at top.sv(111): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099161 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(104) " "Verilog HDL assignment warning at top.sv(104): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099162 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(135) " "Verilog HDL assignment warning at top.sv(135): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099162 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(136) " "Verilog HDL assignment warning at top.sv(136): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099163 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(137) " "Verilog HDL assignment warning at top.sv(137): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099164 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(138) " "Verilog HDL assignment warning at top.sv(138): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099164 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(139) " "Verilog HDL assignment warning at top.sv(139): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099165 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(140) " "Verilog HDL assignment warning at top.sv(140): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099166 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(141) " "Verilog HDL assignment warning at top.sv(141): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099166 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(142) " "Verilog HDL assignment warning at top.sv(142): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099167 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(143) " "Verilog HDL assignment warning at top.sv(143): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099167 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(144) " "Verilog HDL assignment warning at top.sv(144): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099168 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(145) " "Verilog HDL assignment warning at top.sv(145): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099169 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(146) " "Verilog HDL assignment warning at top.sv(146): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099170 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 top.sv(195) " "Verilog HDL assignment warning at top.sv(195): truncated value with size 32 to match size of target (18)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828099170 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(268) " "Verilog HDL Case Statement information at top.sv(268): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665828099171 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "digilent_pmod_mic3_spi_receiver.sv 1 1 " "Using design file digilent_pmod_mic3_spi_receiver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 digilent_pmod_mic3_spi_receiver " "Found entity 1: digilent_pmod_mic3_spi_receiver" {  } { { "digilent_pmod_mic3_spi_receiver.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/digilent_pmod_mic3_spi_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665828099206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665828099206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digilent_pmod_mic3_spi_receiver digilent_pmod_mic3_spi_receiver:i_microphone " "Elaborating entity \"digilent_pmod_mic3_spi_receiver\" for hierarchy \"digilent_pmod_mic3_spi_receiver:i_microphone\"" {  } { { "top.sv" "i_microphone" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665828099207 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[0\] " "Inserted always-enabled tri-state buffer between \"gpio\[0\]\" and its non-tri-state driver." {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[6\] " "Inserted always-enabled tri-state buffer between \"gpio\[6\]\" and its non-tri-state driver." {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1665828099701 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1665828099701 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828099701 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1665828099701 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio\[8\] GND pin " "The pin \"gpio\[8\]\" is fed by GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1665828099702 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio\[10\] VCC pin " "The pin \"gpio\[10\]\" is fed by VCC" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1665828099702 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1665828099702 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 252 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665828099704 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665828099704 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[0\]~synth " "Node \"gpio\[0\]~synth\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828099915 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[6\]~synth " "Node \"gpio\[6\]~synth\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828099915 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[10\]~synth " "Node \"gpio\[10\]~synth\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828099915 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665828099915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[0\] VCC " "Pin \"abcdefgh\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|abcdefgh[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[2\] GND " "Pin \"rgb\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828099915 "|top|rgb[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665828099915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665828099992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665828100740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.map.smsg " "Generated suppressed messages file C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828100771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665828100872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665828100872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[0\] " "No output dependent on input pin \"key_sw\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828100928 "|top|key_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[1\] " "No output dependent on input pin \"key_sw\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828100928 "|top|key_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[2\] " "No output dependent on input pin \"key_sw\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828100928 "|top|key_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[3\] " "No output dependent on input pin \"key_sw\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828100928 "|top|key_sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665828100928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665828100929 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665828100929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665828100929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665828100929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665828100929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665828100956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 13:01:40 2022 " "Processing ended: Sat Oct 15 13:01:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665828100956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665828100956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665828100956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828100956 ""}
