// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2023 FIXME
// Generated with linux-mdss-dsi-panel-driver-generator from vendor device tree:
//   Copyright (c) 2014, The Linux Foundation. All rights reserved. (FIXME)

#ifndef _PANEL_RM67162_WQVGA_CMD_H_
#define _PANEL_RM67162_WQVGA_CMD_H_

#include <mipi_dsi.h>
#include <panel_display.h>
#include <panel.h>
#include <string.h>

static struct panel_config rm67162_wqvga_cmd_panel_data = {
	.panel_node_id = "qcom,mdss_dsi_rm67162_wqvga_cmd",
	.panel_controller = "dsi:0:",
	.panel_compatible = "qcom,mdss-dsi-panel",
	.panel_type = 1,
	.panel_destination = "DISPLAY_1",
	/* .panel_orientation not supported yet */
	.panel_framerate = 60,
	.panel_lp11_init = 0,
	.panel_init_delay = 0,
};

static struct panel_resolution rm67162_wqvga_cmd_panel_res = {
	.panel_width = 400,
	.panel_height = 400,
	.hfront_porch = 20,
	.hback_porch = 40,
	.hpulse_width = 20,
	.hsync_skew = 0,
	.vfront_porch = 20,
	.vback_porch = 12,
	.vpulse_width = 4,
	/* Borders not supported yet */
};

static struct color_info rm67162_wqvga_cmd_color = {
	.color_format = 24,
	.color_order = DSI_RGB_SWAP_RGB,
	.underflow_color = 0xff,
	/* Borders and pixel packing not supported yet */
};

static char rm67162_wqvga_cmd_on_cmd_0[] = {
	0xfe, 0x0a, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_1[] = {
	0x29, 0x10, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_2[] = {
	0xfe, 0x05, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_3[] = {
	0x05, 0x00, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_4[] = {
	0xfe, 0x00, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_5[] = {
	0x35, 0x00, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_6[] = {
	0x53, 0x20, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_7[] = {
	0x51, 0x00, 0x15, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_8[] = {
	0x11, 0x00, 0x05, 0x80
};
static char rm67162_wqvga_cmd_on_cmd_9[] = {
	0x29, 0x00, 0x05, 0x80
};

static struct mipi_dsi_cmd rm67162_wqvga_cmd_on_command[] = {
	{ sizeof(rm67162_wqvga_cmd_on_cmd_0), rm67162_wqvga_cmd_on_cmd_0, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_1), rm67162_wqvga_cmd_on_cmd_1, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_2), rm67162_wqvga_cmd_on_cmd_2, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_3), rm67162_wqvga_cmd_on_cmd_3, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_4), rm67162_wqvga_cmd_on_cmd_4, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_5), rm67162_wqvga_cmd_on_cmd_5, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_6), rm67162_wqvga_cmd_on_cmd_6, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_7), rm67162_wqvga_cmd_on_cmd_7, 0 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_8), rm67162_wqvga_cmd_on_cmd_8, 120 },
	{ sizeof(rm67162_wqvga_cmd_on_cmd_9), rm67162_wqvga_cmd_on_cmd_9, 0 },
};

static char rm67162_wqvga_cmd_off_cmd_0[] = {
	0x28, 0x00, 0x15, 0x80
};
static char rm67162_wqvga_cmd_off_cmd_1[] = {
	0x10, 0x00, 0x15, 0x80
};
static char rm67162_wqvga_cmd_off_cmd_2[] = {
	0x4f, 0x01, 0x15, 0x80
};

static struct mipi_dsi_cmd rm67162_wqvga_cmd_off_command[] = {
	{ sizeof(rm67162_wqvga_cmd_off_cmd_0), rm67162_wqvga_cmd_off_cmd_0, 0 },
	{ sizeof(rm67162_wqvga_cmd_off_cmd_1), rm67162_wqvga_cmd_off_cmd_1, 120 },
	{ sizeof(rm67162_wqvga_cmd_off_cmd_2), rm67162_wqvga_cmd_off_cmd_2, 0 },
};

static struct command_state rm67162_wqvga_cmd_state = {
	.oncommand_state = 0,
	.offcommand_state = 1,
};

static struct commandpanel_info rm67162_wqvga_cmd_command_panel = {
	/* FIXME: This is a command mode panel */
};

static struct videopanel_info rm67162_wqvga_cmd_video_panel = {
	.hsync_pulse = 0,
	.hfp_power_mode = 0,
	.hbp_power_mode = 0,
	.hsa_power_mode = 0,
	.bllp_eof_power_mode = 1,
	.bllp_power_mode = 1,
	.traffic_mode = 2,
	/* This is bllp_eof_power_mode and bllp_power_mode combined */
	.bllp_eof_power = 1 << 3 | 1 << 0,
};

static struct lane_configuration rm67162_wqvga_cmd_lane_config = {
	.dsi_lanes = 1,
	.dsi_lanemap = 0,
	.lane0_state = 1,
	.lane1_state = 0,
	.lane2_state = 0,
	.lane3_state = 0,
	.force_clk_lane_hs = 0,
};

static const uint32_t rm67162_wqvga_cmd_timings[] = {
	0x43, 0x08, 0x02, 0x00, 0x1e, 0x22, 0x06, 0x0a, 0x03, 0x03, 0x04, 0x00
};

static struct panel_timing rm67162_wqvga_cmd_timing_info = {
	.tclk_post = 0x07,
	.tclk_pre = 0x10,
};

static struct panel_reset_sequence rm67162_wqvga_cmd_reset_seq = {
	.pin_state = { 1, 0, 1 },
	.sleep = { 20, 20, 20 },
	.pin_direction = 2,
};

static struct backlight rm67162_wqvga_cmd_backlight = {
	.bl_interface_type = BL_DCS,
	.bl_min_level = 1,
	.bl_max_level = 255,
};

static inline void panel_rm67162_wqvga_cmd_select(struct panel_struct *panel,
						  struct msm_panel_info *pinfo,
						  struct mdss_dsi_phy_ctrl *phy_db)
{
	panel->paneldata = &rm67162_wqvga_cmd_panel_data;
	panel->panelres = &rm67162_wqvga_cmd_panel_res;
	panel->color = &rm67162_wqvga_cmd_color;
	panel->videopanel = &rm67162_wqvga_cmd_video_panel;
	panel->commandpanel = &rm67162_wqvga_cmd_command_panel;
	panel->state = &rm67162_wqvga_cmd_state;
	panel->laneconfig = &rm67162_wqvga_cmd_lane_config;
	panel->paneltiminginfo = &rm67162_wqvga_cmd_timing_info;
	panel->panelresetseq = &rm67162_wqvga_cmd_reset_seq;
	panel->backlightinfo = &rm67162_wqvga_cmd_backlight;
	pinfo->mipi.panel_cmds = rm67162_wqvga_cmd_on_command;
	pinfo->mipi.num_of_panel_cmds = ARRAY_SIZE(rm67162_wqvga_cmd_on_command);
	memcpy(phy_db->timing, rm67162_wqvga_cmd_timings, TIMING_SIZE);
	phy_db->regulator_mode = DSI_PHY_REGULATOR_LDO_MODE;
}

#endif /* _PANEL_RM67162_WQVGA_CMD_H_ */
