Analysis & Synthesis report for project2
Wed Apr 27 23:50:55 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |final_test|judge_fsm:inst|fstate
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: judge_fsm:inst
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Apr 27 23:50:55 2016       ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; project2                                    ;
; Top-level Entity Name       ; final_test                                  ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 67                                          ;
; Total pins                  ; 105                                         ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; final_test         ; project2           ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+
; RCA_16_LOW.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/UIC/465 Digital Logic Circuit/pro2/RCA_16_LOW.bdf     ;         ;
; ful_adder_1bit.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/UIC/465 Digital Logic Circuit/pro2/ful_adder_1bit.bdf ;         ;
; register_16bit.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/UIC/465 Digital Logic Circuit/pro2/register_16bit.bdf ;         ;
; CLR_st.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/UIC/465 Digital Logic Circuit/pro2/CLR_st.bdf         ;         ;
; final_test.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/UIC/465 Digital Logic Circuit/pro2/final_test.bdf     ;         ;
; judge_fsm.v                      ; yes             ; Auto-Found Verilog HDL File        ; D:/UIC/465 Digital Logic Circuit/pro2/judge_fsm.v        ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 67    ;
;     -- Combinational with no register       ; 33    ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 34    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 6     ;
;     -- 3 input functions                    ; 59    ;
;     -- 2 input functions                    ; 2     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 67    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 33    ;
;                                             ;       ;
; Total registers                             ; 34    ;
; I/O pins                                    ; 105   ;
; Maximum fan-out node                        ; CLOCK ;
; Maximum fan-out                             ; 36    ;
; Total fan-out                               ; 311   ;
; Average fan-out                             ; 1.81  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node    ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                 ; Library Name ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------+--------------+
; |final_test                   ; 67 (2)      ; 34           ; 0          ; 105  ; 0            ; 33 (1)       ; 0 (0)             ; 34 (1)           ; 0 (0)           ; 0 (0)      ; |final_test                                         ; work         ;
;    |CLR_st:inst20|            ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|CLR_st:inst20                           ; work         ;
;    |RCA_16_LOW:inst10|        ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10                       ; work         ;
;       |ful_adder_1bit:inst20| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst20 ; work         ;
;       |ful_adder_1bit:inst21| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst21 ; work         ;
;       |ful_adder_1bit:inst22| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst22 ; work         ;
;       |ful_adder_1bit:inst23| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst23 ; work         ;
;       |ful_adder_1bit:inst25| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst25 ; work         ;
;       |ful_adder_1bit:inst26| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst26 ; work         ;
;       |ful_adder_1bit:inst28| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst28 ; work         ;
;       |ful_adder_1bit:inst29| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst29 ; work         ;
;       |ful_adder_1bit:inst30| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst30 ; work         ;
;       |ful_adder_1bit:inst31| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst31 ; work         ;
;       |ful_adder_1bit:inst32| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst32 ; work         ;
;       |ful_adder_1bit:inst33| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst33 ; work         ;
;       |ful_adder_1bit:inst34| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst34 ; work         ;
;       |ful_adder_1bit:inst35| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst35 ; work         ;
;       |ful_adder_1bit:inst40| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst10|ful_adder_1bit:inst40 ; work         ;
;    |RCA_16_LOW:inst9|         ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9                        ; work         ;
;       |ful_adder_1bit:inst20| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst20  ; work         ;
;       |ful_adder_1bit:inst21| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst21  ; work         ;
;       |ful_adder_1bit:inst22| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst22  ; work         ;
;       |ful_adder_1bit:inst23| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst23  ; work         ;
;       |ful_adder_1bit:inst25| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst25  ; work         ;
;       |ful_adder_1bit:inst26| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst26  ; work         ;
;       |ful_adder_1bit:inst28| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst28  ; work         ;
;       |ful_adder_1bit:inst29| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst29  ; work         ;
;       |ful_adder_1bit:inst30| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst30  ; work         ;
;       |ful_adder_1bit:inst31| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst31  ; work         ;
;       |ful_adder_1bit:inst32| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst32  ; work         ;
;       |ful_adder_1bit:inst33| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst33  ; work         ;
;       |ful_adder_1bit:inst34| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst34  ; work         ;
;       |ful_adder_1bit:inst35| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst35  ; work         ;
;       |ful_adder_1bit:inst36| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_test|RCA_16_LOW:inst9|ful_adder_1bit:inst36  ; work         ;
;    |judge_fsm:inst|           ; 2 (2)       ; 1            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |final_test|judge_fsm:inst                          ; work         ;
;    |register_16bit:inst14|    ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |final_test|register_16bit:inst14                   ; work         ;
;    |register_16bit:inst15|    ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |final_test|register_16bit:inst15                   ; work         ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |final_test|judge_fsm:inst|fstate ;
+----------+----------+----------+------------------+
; Name     ; fstate.A ; fstate.C ; fstate.B         ;
+----------+----------+----------+------------------+
; fstate.A ; 0        ; 0        ; 0                ;
; fstate.B ; 1        ; 0        ; 1                ;
; fstate.C ; 1        ; 1        ; 0                ;
+----------+----------+----------+------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; judge_fsm:inst|fstate.A               ; Lost fanout        ;
; judge_fsm:inst|fstate~4               ; Lost fanout        ;
; judge_fsm:inst|fstate.B               ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+-------------------------+--------------------+----------------------------------------+
; Register name           ; Reason for Removal ; Registers Removed due to This Register ;
+-------------------------+--------------------+----------------------------------------+
; judge_fsm:inst|fstate.A ; Lost Fanouts       ; judge_fsm:inst|fstate.B                ;
+-------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: judge_fsm:inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; A              ; 0     ; Signed Integer                     ;
; B              ; 1     ; Signed Integer                     ;
; C              ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Apr 27 23:50:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file test_adder.bdf
    Info (12023): Found entity 1: test_adder
Info (12021): Found 1 design units, including 1 entities, in source file rca_16_low.bdf
    Info (12023): Found entity 1: RCA_16_LOW
Info (12021): Found 1 design units, including 1 entities, in source file ful_adder_1bit.bdf
    Info (12023): Found entity 1: ful_adder_1bit
Info (12021): Found 1 design units, including 1 entities, in source file register_16bit.bdf
    Info (12023): Found entity 1: register_16bit
Info (12021): Found 1 design units, including 1 entities, in source file test_register_time.bdf
    Info (12023): Found entity 1: test_register_time
Info (12021): Found 1 design units, including 1 entities, in source file components.bdf
    Info (12023): Found entity 1: components
Info (12021): Found 1 design units, including 1 entities, in source file test2.bdf
    Info (12023): Found entity 1: test2
Info (12021): Found 1 design units, including 1 entities, in source file clr_st.bdf
    Info (12023): Found entity 1: CLR_st
Info (12021): Found 1 design units, including 1 entities, in source file final_test.bdf
    Info (12023): Found entity 1: final_test
Info (12127): Elaborating entity "final_test" for the top level hierarchy
Info (12128): Elaborating entity "register_16bit" for hierarchy "register_16bit:inst14"
Info (12128): Elaborating entity "CLR_st" for hierarchy "CLR_st:inst20"
Warning (275008): Primitive "AND4" of instance "inst1" not used
Warning (275008): Primitive "NOT" of instance "inst4" not used
Info (12128): Elaborating entity "RCA_16_LOW" for hierarchy "RCA_16_LOW:inst9"
Info (12128): Elaborating entity "ful_adder_1bit" for hierarchy "RCA_16_LOW:inst9|ful_adder_1bit:inst40"
Warning (12125): Using design file judge_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: judge_fsm File: D:/UIC/465 Digital Logic Circuit/pro2/judge_fsm.v Line: 23
Warning (12300): Found the following files while searching for definition of entity "judge_fsm", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: judge_fsm.vhd
Info (12128): Elaborating entity "judge_fsm" for hierarchy "judge_fsm:inst"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 172 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 67 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 777 megabytes
    Info: Processing ended: Wed Apr 27 23:50:55 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:27


